Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  1 23:06:40 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    129         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (11)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 127 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.258        0.000                      0                   34        0.292        0.000                      0                   34        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.258        0.000                      0                   34        0.292        0.000                      0                   34        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.959ns (52.111%)  route 1.800ns (47.889%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    divClock_inst/counter0_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    divClock_inst/counter0_carry__1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.551 r  divClock_inst/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.988     8.539    divClock_inst/counter0_carry__2_n_4
    SLICE_X30Y10         LUT5 (Prop_lut5_I4_O)        0.306     8.845 r  divClock_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.845    divClock_inst/counter[16]
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    divClock_inst/clk_out_reg_0
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y10         FDCE (Setup_fdce_C_D)        0.079    15.103    divClock_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 1.977ns (54.973%)  route 1.619ns (45.027%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    divClock_inst/counter0_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    divClock_inst/counter0_carry__1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.572 r  divClock_inst/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.807     8.379    divClock_inst/counter0_carry__2_n_6
    SLICE_X30Y10         LUT5 (Prop_lut5_I4_O)        0.303     8.682 r  divClock_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.682    divClock_inst/counter[14]
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    divClock_inst/clk_out_reg_0
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[14]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y10         FDCE (Setup_fdce_C_D)        0.077    15.101    divClock_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 2.001ns (57.060%)  route 1.506ns (42.940%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     6.158    clk_div_inst/counter[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.989 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.437 r  clk_div_inst/counter_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.853     8.290    clk_div_inst/data0[10]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.303     8.593 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.593    clk_div_inst/counter_0[10]
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.029    15.056    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.861ns (53.425%)  route 1.622ns (46.575%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    divClock_inst/counter0_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  divClock_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.238    divClock_inst/counter0_carry__1_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.460 r  divClock_inst/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.810     8.270    divClock_inst/counter0_carry__2_n_7
    SLICE_X32Y10         LUT5 (Prop_lut5_I4_O)        0.299     8.569 r  divClock_inst/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     8.569    divClock_inst/counter[13]
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    divClock_inst/clk_out_reg_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[13]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X32Y10         FDCE (Setup_fdce_C_D)        0.029    15.053    divClock_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 1.863ns (53.499%)  route 1.619ns (46.501%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    divClock_inst/counter0_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.458 r  divClock_inst/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.807     8.265    divClock_inst/counter0_carry__1_n_6
    SLICE_X30Y9          LUT5 (Prop_lut5_I4_O)        0.303     8.568 r  divClock_inst/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.568    divClock_inst/counter[10]
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X30Y9          FDCE (Setup_fdce_C_D)        0.077    15.101    divClock_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.747ns (51.739%)  route 1.630ns (48.261%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.124 r  divClock_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.124    divClock_inst/counter0_carry__0_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.346 r  divClock_inst/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.817     8.163    divClock_inst/counter0_carry__1_n_7
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.299     8.462 r  divClock_inst/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     8.462    divClock_inst/counter[9]
    SLICE_X29Y9          FDCE                                         r  divClock_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    divClock_inst/clk_out_reg_0
    SLICE_X29Y9          FDCE                                         r  divClock_inst/counter_reg[9]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y9          FDCE (Setup_fdce_C_D)        0.029    15.040    divClock_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 1.731ns (51.420%)  route 1.635ns (48.580%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.323 r  divClock_inst/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.823     8.146    divClock_inst/counter0_carry__0_n_4
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.306     8.452 r  divClock_inst/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.452    divClock_inst/counter[8]
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y8          FDCE (Setup_fdce_C_D)        0.032    15.044    divClock_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.653ns (50.329%)  route 1.631ns (49.671%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.249 r  divClock_inst/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.819     8.068    divClock_inst/counter0_carry__0_n_5
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.302     8.370 r  divClock_inst/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.370    divClock_inst/counter[7]
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y8          FDCE (Setup_fdce_C_D)        0.031    15.043    divClock_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.691ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 2.011ns (60.494%)  route 1.313ns (39.506%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.565     5.086    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clk_div_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.653     6.158    clk_div_inst/counter[1]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     6.989 r  clk_div_inst/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.989    clk_div_inst/counter_reg[4]_i_2_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.103 r  clk_div_inst/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.103    clk_div_inst/counter_reg[8]_i_2_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.416 r  clk_div_inst/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.661     8.077    clk_div_inst/data0[12]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.334     8.411 r  clk_div_inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.411    clk_div_inst/counter_0[12]
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075    15.102    clk_div_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.691    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 divClock_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 1.633ns (50.052%)  route 1.630ns (49.948%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.564     5.085    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  divClock_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.812     6.354    divClock_inst/counter_reg_n_0_[1]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.010 r  divClock_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.010    divClock_inst/counter0_carry_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.232 r  divClock_inst/counter0_carry__0/O[0]
                         net (fo=1, routed)           0.817     8.049    divClock_inst/counter0_carry__0_n_7
    SLICE_X29Y8          LUT5 (Prop_lut5_I4_O)        0.299     8.348 r  divClock_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.348    divClock_inst/counter[5]
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y8          FDCE (Setup_fdce_C_D)        0.029    15.041    divClock_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  6.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    divClock_inst/clk_out_reg_0
    SLICE_X32Y9          FDCE                                         r  divClock_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divClock_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.783    divClock_inst/counter_reg_n_0_[0]
    SLICE_X32Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  divClock_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    divClock_inst/counter[0]
    SLICE_X32Y9          FDCE                                         r  divClock_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X32Y9          FDCE                                         r  divClock_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.091     1.536    divClock_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divClock_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  divClock_inst/clk_out_reg/Q
                         net (fo=3, routed)           0.197     1.783    divClock_inst/CLK
    SLICE_X32Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.828 r  divClock_inst/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    divClock_inst/clk_out_i_1__0_n_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X32Y8          FDCE                                         r  divClock_inst/clk_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X32Y8          FDCE (Hold_fdce_C_D)         0.091     1.536    divClock_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.343%)  route 0.243ns (56.657%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.243     1.830    clk_div_inst/counter[0]
    SLICE_X37Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    clk_div_inst/counter_0[0]
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.092     1.538    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.701%)  route 0.247ns (49.299%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    divClock_inst/clk_out_reg_0
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  divClock_inst/counter_reg[14]/Q
                         net (fo=2, routed)           0.124     1.732    divClock_inst/counter_reg_n_0_[14]
    SLICE_X30Y10         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  divClock_inst/counter[17]_i_3/O
                         net (fo=18, routed)          0.123     1.900    divClock_inst/counter[17]_i_3_n_0
    SLICE_X30Y10         LUT5 (Prop_lut5_I1_O)        0.045     1.945 r  divClock_inst/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.945    divClock_inst/counter[16]
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    divClock_inst/clk_out_reg_0
    SLICE_X30Y10         FDCE                                         r  divClock_inst/counter_reg[16]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y10         FDCE (Hold_fdce_C_D)         0.121     1.565    divClock_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.231ns (45.005%)  route 0.282ns (54.995%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    divClock_inst/clk_out_reg_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  divClock_inst/counter_reg[13]/Q
                         net (fo=2, routed)           0.138     1.723    divClock_inst/counter_reg_n_0_[13]
    SLICE_X30Y9          LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.145     1.912    divClock_inst/counter[17]_i_4_n_0
    SLICE_X29Y9          LUT5 (Prop_lut5_I2_O)        0.045     1.957 r  divClock_inst/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.957    divClock_inst/counter[9]
    SLICE_X29Y9          FDCE                                         r  divClock_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y9          FDCE                                         r  divClock_inst/counter_reg[9]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X29Y9          FDCE (Hold_fdce_C_D)         0.091     1.572    divClock_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.629%)  route 0.275ns (54.371%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.704    divClock_inst/counter_reg_n_0_[7]
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.157     1.906    divClock_inst/counter[17]_i_5_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.951 r  divClock_inst/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.951    divClock_inst/counter[6]
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y8          FDCE (Hold_fdce_C_D)         0.092     1.537    divClock_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.540%)  route 0.276ns (54.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.704    divClock_inst/counter_reg_n_0_[7]
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.158     1.907    divClock_inst/counter[17]_i_5_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.045     1.952 r  divClock_inst/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.952    divClock_inst/counter[5]
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[5]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y8          FDCE (Hold_fdce_C_D)         0.091     1.536    divClock_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.877%)  route 0.334ns (59.123%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    divClock_inst/clk_out_reg_0
    SLICE_X32Y10         FDCE                                         r  divClock_inst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  divClock_inst/counter_reg[13]/Q
                         net (fo=2, routed)           0.138     1.723    divClock_inst/counter_reg_n_0_[13]
    SLICE_X30Y9          LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  divClock_inst/counter[17]_i_4/O
                         net (fo=18, routed)          0.196     1.964    divClock_inst/counter[17]_i_4_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I2_O)        0.045     2.009 r  divClock_inst/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.009    divClock_inst/counter[12]
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y9          FDCE (Hold_fdce_C_D)         0.121     1.582    divClock_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 divClock_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divClock_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.379%)  route 0.356ns (60.621%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  divClock_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.704    divClock_inst/counter_reg_n_0_[7]
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  divClock_inst/counter[17]_i_5/O
                         net (fo=18, routed)          0.237     1.987    divClock_inst/counter[17]_i_5_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I3_O)        0.045     2.032 r  divClock_inst/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.032    divClock_inst/counter[10]
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[10]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y9          FDCE (Hold_fdce_C_D)         0.120     1.600    divClock_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.586%)  route 0.337ns (64.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  clk_div_inst/clk_out_reg/Q
                         net (fo=2, routed)           0.337     1.924    clk_div_inst/clk_out_reg_0
    SLICE_X37Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.969 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.969    clk_div_inst/clk_out_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    clk_div_inst/CLK
    SLICE_X37Y45         FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.091     1.537    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.432    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_div_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_div_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   clk_div_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 4.208ns (41.535%)  route 5.924ns (58.465%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.870     2.326    display/ps[1]
    SLICE_X35Y2          LUT6 (Prop_lut6_I1_O)        0.124     2.450 r  display/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.956     3.406    display/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.530 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.098     6.628    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.132 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.132    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.947ns  (logic 4.233ns (42.558%)  route 5.714ns (57.442%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.869     2.325    display/ps[1]
    SLICE_X35Y2          LUT6 (Prop_lut6_I4_O)        0.124     2.449 r  display/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.653     3.102    display/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.124     3.226 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.191     6.418    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.947 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.947    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.240ns (42.798%)  route 5.667ns (57.202%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.556     2.012    display/ps[1]
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.136 f  display/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.945     3.081    display/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.124     3.205 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.165     6.371    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.906 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.906    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.709ns  (logic 4.215ns (43.408%)  route 5.495ns (56.592%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE                         0.000     0.000 r  display/ps_reg[1]/C
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[1]/Q
                         net (fo=27, routed)          1.379     1.835    display/ps[1]
    SLICE_X34Y2          LUT6 (Prop_lut6_I1_O)        0.124     1.959 r  display/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.955     2.914    display/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I0_O)        0.124     3.038 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.160     6.199    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.709 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.709    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.851ns (50.439%)  route 4.767ns (49.561%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE                         0.000     0.000 r  tx_utf8_data_reg[0]/C
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[0]/Q
                         net (fo=9, routed)           0.838     1.294    display/Q[0]
    SLICE_X31Y3          LUT4 (Prop_lut4_I0_O)        0.152     1.446 r  display/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.766     2.213    display/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I5_O)        0.326     2.539 r  display/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.539    display/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X34Y5          MUXF7 (Prop_muxf7_I0_O)      0.209     2.748 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.162     5.910    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.708     9.618 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.618    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.381ns  (logic 4.841ns (51.602%)  route 4.540ns (48.398%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDRE                         0.000     0.000 r  tx_utf8_data_reg[7]/C
    SLICE_X31Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[7]/Q
                         net (fo=9, routed)           1.070     1.526    display/Q[7]
    SLICE_X34Y4          LUT4 (Prop_lut4_I0_O)        0.150     1.676 r  display/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.310     1.985    display/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.328     2.313 r  display/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.313    display/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X34Y3          MUXF7 (Prop_muxf7_I1_O)      0.214     2.527 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.161     5.688    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.693     9.381 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.381    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 4.297ns (47.528%)  route 4.745ns (52.472%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE                         0.000     0.000 r  tx_utf8_data_reg[14]/C
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tx_utf8_data_reg[14]/Q
                         net (fo=9, routed)           1.033     1.551    display/seg_OBUF[2]_inst_i_1_2
    SLICE_X34Y3          LUT4 (Prop_lut4_I2_O)        0.124     1.675 f  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.656     2.331    display/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124     2.455 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.056     5.511    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.042 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.042    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 3.974ns (45.762%)  route 4.710ns (54.238%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  tx_inst/tx_out_reg/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           4.710     5.166    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.684 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.684    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 4.141ns (49.319%)  route 4.255ns (50.681%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display/ps_reg[0]/Q
                         net (fo=24, routed)          1.028     1.546    display/ps[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.670 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.228     4.897    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.397 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.397    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.377ns  (logic 4.348ns (51.903%)  route 4.029ns (48.097%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y6          FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X34Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display/ps_reg[0]/Q
                         net (fo=24, routed)          0.638     1.156    display/ps[0]
    SLICE_X36Y7          LUT2 (Prop_lut2_I0_O)        0.119     1.275 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.391     4.666    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.377 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.377    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[22]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[22]/Q
                         net (fo=1, routed)           0.101     0.242    rx_inst/utf8_buffer[22]
    SLICE_X32Y4          FDRE                                         r  rx_inst/rx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.855%)  route 0.107ns (43.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[12]/C
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_data_reg[12]/Q
                         net (fo=1, routed)           0.107     0.248    rx_data[12]
    SLICE_X33Y5          FDRE                                         r  tx_utf8_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.997%)  route 0.115ns (45.003%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[18]/C
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[18]/Q
                         net (fo=1, routed)           0.115     0.256    rx_inst/utf8_buffer[18]
    SLICE_X32Y4          FDRE                                         r  rx_inst/rx_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.931%)  route 0.116ns (45.069%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[12]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    rx_inst/utf8_buffer[12]
    SLICE_X32Y4          FDRE                                         r  rx_inst/rx_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[4]/C
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[4]/Q
                         net (fo=2, routed)           0.121     0.262    rx_inst/utf8_buffer[4]
    SLICE_X30Y4          FDRE                                         r  rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.002%)  route 0.116ns (43.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[1]/C
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/utf8_buffer_reg[1]/Q
                         net (fo=2, routed)           0.116     0.264    rx_inst/utf8_buffer[1]
    SLICE_X33Y3          FDRE                                         r  rx_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx_utf8_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.285%)  route 0.120ns (44.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y4          FDRE                         0.000     0.000 r  rx_inst/rx_data_reg[21]/C
    SLICE_X30Y4          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/rx_data_reg[21]/Q
                         net (fo=1, routed)           0.120     0.268    rx_data[21]
    SLICE_X35Y4          FDRE                                         r  tx_utf8_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.607%)  route 0.127ns (47.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[13]/C
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[13]/Q
                         net (fo=2, routed)           0.127     0.268    rx_inst/utf8_buffer[13]
    SLICE_X30Y4          FDRE                                         r  rx_inst/rx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rx_inst/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.197%)  route 0.120ns (44.803%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[3]/C
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rx_inst/utf8_buffer_reg[3]/Q
                         net (fo=2, routed)           0.120     0.268    rx_inst/utf8_buffer[3]
    SLICE_X33Y3          FDRE                                         r  rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            single_pulse_inst/trigger_in_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  rx_inst/rx_ready_reg/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rx_inst/rx_ready_reg/Q
                         net (fo=3, routed)           0.127     0.268    single_pulse_inst/rx_ready
    SLICE_X31Y6          FDRE                                         r  single_pulse_inst/trigger_in_d_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 1.441ns (31.213%)  route 3.176ns (68.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          3.176     4.618    clk_div_inst/AR[0]
    SLICE_X37Y47         FDCE                                         f  clk_div_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446     4.787    clk_div_inst/CLK
    SLICE_X37Y47         FDCE                                         r  clk_div_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.441ns (33.309%)  route 2.886ns (66.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          2.886     4.327    clk_div_inst/AR[0]
    SLICE_X37Y46         FDCE                                         f  clk_div_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_inst/counter_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.441ns (33.309%)  route 2.886ns (66.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          2.886     4.327    clk_div_inst/AR[0]
    SLICE_X37Y46         FDCE                                         f  clk_div_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.441ns (33.309%)  route 2.886ns (66.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          2.886     4.327    clk_div_inst/AR[0]
    SLICE_X37Y46         FDCE                                         f  clk_div_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clk_div_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.327ns  (logic 1.441ns (33.309%)  route 2.886ns (66.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          2.886     4.327    clk_div_inst/AR[0]
    SLICE_X37Y46         FDCE                                         f  clk_div_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445     4.786    clk_div_inst/CLK
    SLICE_X37Y46         FDCE                                         r  clk_div_inst/counter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.210ns (18.906%)  route 0.899ns (81.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.899     1.108    divClock_inst/AR[0]
    SLICE_X29Y9          FDCE                                         f  divClock_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y9          FDCE                                         r  divClock_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.184%)  route 0.943ns (81.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.943     1.152    divClock_inst/AR[0]
    SLICE_X29Y8          FDCE                                         f  divClock_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.184%)  route 0.943ns (81.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.943     1.152    divClock_inst/AR[0]
    SLICE_X29Y8          FDCE                                         f  divClock_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.184%)  route 0.943ns (81.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.943     1.152    divClock_inst/AR[0]
    SLICE_X29Y8          FDCE                                         f  divClock_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.210ns (18.184%)  route 0.943ns (81.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          0.943     1.152    divClock_inst/AR[0]
    SLICE_X29Y8          FDCE                                         f  divClock_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    divClock_inst/clk_out_reg_0
    SLICE_X29Y8          FDCE                                         r  divClock_inst/counter_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.043%)  route 1.020ns (82.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.020     1.229    divClock_inst/AR[0]
    SLICE_X30Y9          FDCE                                         f  divClock_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.043%)  route 1.020ns (82.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.020     1.229    divClock_inst/AR[0]
    SLICE_X30Y9          FDCE                                         f  divClock_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.043%)  route 1.020ns (82.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.020     1.229    divClock_inst/AR[0]
    SLICE_X30Y9          FDCE                                         f  divClock_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y9          FDCE                                         r  divClock_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.210ns (16.991%)  route 1.024ns (83.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.024     1.233    divClock_inst/AR[0]
    SLICE_X32Y9          FDCE                                         f  divClock_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X32Y9          FDCE                                         r  divClock_inst/counter_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divClock_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.210ns (16.583%)  route 1.054ns (83.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=34, routed)          1.054     1.264    divClock_inst/AR[0]
    SLICE_X30Y8          FDCE                                         f  divClock_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    divClock_inst/clk_out_reg_0
    SLICE_X30Y8          FDCE                                         r  divClock_inst/counter_reg[2]/C





