# Verilog-to-Test-Bench-Converter
The code converts Verilog (.v) files to test bench file (.bench).
