# D-flip-flop-in-DSCH-Microwind-Quartz-Verilog
Comparative study of D flip flop using different types of logic style. It was done 3 times, (either using all Basic gates, or all Pass Transistors, or all Transmission Gates)


Sample Images of Results:

Using Microwind (D flip flop using only nand gates):

![3  dff_nand layout in microwind](https://github.com/Mainul-Islam-07/D-flip-flop-in-DSCH-Microwind-Quartz-Verilog-/assets/78782260/7cd490f3-814b-4668-add8-25510b6b4fe3)

Using DSCH (D flip flop using only nand gates):

![1  dff_nand ckt in dsch](https://github.com/Mainul-Islam-07/D-flip-flop-in-DSCH-Microwind-Quartz-Verilog-/assets/78782260/bd9ea1f9-9842-4c2d-8394-09219dbcd59b)


Using DSCH (showing timing diagram of simulation) (D flip flop using only nand gates):

![2  dff_nand timing diagram in dsch](https://github.com/Mainul-Islam-07/D-flip-flop-in-DSCH-Microwind-Quartz-Verilog-/assets/78782260/6da43c09-4158-4545-90c9-d75400d2cf62)


Using Quartz (Verilog code) (D flip flop using only nand gates):

![5  dff_nand verilog](https://github.com/Mainul-Islam-07/D-flip-flop-in-DSCH-Microwind-Quartz-Verilog-/assets/78782260/e9498fde-cc27-4cca-b0a0-fce163e56797)

Using Quartz (showing timing diagram of simulation) (D flip flop using only nand gates):

![6  dff_nand verilog timing diagram](https://github.com/Mainul-Islam-07/D-flip-flop-in-DSCH-Microwind-Quartz-Verilog-/assets/78782260/5b033bc5-44ac-4add-bfa1-050c21fbc8d2)
