--------------------------------------------------------------------------------
Release 10.1 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
D:/Programacion FPGA/Proyecto Radar CSB/NO Doppler/V2.2 No doppler/IO4_Rx/ADC+/ISE/Ex1_Io4v.ise
-intstyle ise -e 3 -s 4 -xml TOP TOP.ncd -o TOP.twr TOP.pcf -ucf Ex1_Io4v.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc2v1000,fg456,-4 (PRODUCTION 1.121 2008-01-09, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_osc3_pin = PERIOD TIMEGRP "osc3_pin" 100 MHz HIGH 50%;

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.193ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_diclk = PERIOD TIMEGRP "diclk" 100 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_drdy = PERIOD TIMEGRP "drdy" 100 MHz HIGH 50%;

 172390 paths analyzed, 10972 endpoints analyzed, 12 failing endpoints
 12 timing errors detected. (12 setup errors, 0 hold errors)
 Minimum period is  10.962ns.
--------------------------------------------------------------------------------
Slack:                  -0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               iUSER_AP/myDDCi/BU25890 (FF)
  Destination:          iUSER_AP/IQ_FIFO_DATA_IN_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.481ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SCLK falling at 5.000ns
  Destination Clock:    SCLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: iUSER_AP/myDDCi/BU25890 to iUSER_AP/IQ_FIFO_DATA_IN_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.XQ      Tcko                  0.568   iUSER_AP/DDC_Q_OUT<11>
                                                       iUSER_AP/myDDCi/BU25890
    SLICE_X26Y32.F4      net (fanout=3)        0.584   iUSER_AP/DDC_Q_OUT<11>
    SLICE_X26Y32.COUT    Topcyf                0.769   iUSER_AP/Q_DATA_addsub0000<4>
                                                       iUSER_AP/DDC_Q_OUT<11>_rt
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<4>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.Y       Tciny                 1.446   iUSER_AP/Q_DATA_addsub0000<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_xor<11>
    SLICE_X23Y32.F3      net (fanout=2)        0.656   iUSER_AP/Q_DATA_addsub0000<11>
    SLICE_X23Y32.X       Tif5x                 0.875   iUSER_AP/IQ_FIFO_DATA_IN<11>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002_G
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002
    SLICE_X23Y32.DX      net (fanout=1)        0.001   iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002
    SLICE_X23Y32.CLK     Tdxck                 0.370   iUSER_AP/IQ_FIFO_DATA_IN<11>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11
    -------------------------------------------------  ---------------------------
    Total                                      5.481ns (4.240ns logic, 1.241ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               iUSER_AP/myDDCi/BU25874 (FF)
  Destination:          iUSER_AP/IQ_FIFO_DATA_IN_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.432ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         SCLK falling at 5.000ns
  Destination Clock:    SCLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: iUSER_AP/myDDCi/BU25874 to iUSER_AP/IQ_FIFO_DATA_IN_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y29.XQ      Tcko                  0.568   iUSER_AP/DDC_Q_OUT<7>
                                                       iUSER_AP/myDDCi/BU25874
    SLICE_X26Y30.F4      net (fanout=2)        0.323   iUSER_AP/DDC_Q_OUT<7>
    SLICE_X26Y30.COUT    Topcyf                0.769   iUSER_AP/Q_DATA_addsub0000<1>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_lut<0>_INV_0
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<0>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<1>
    SLICE_X26Y31.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<1>
    SLICE_X26Y31.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<2>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<2>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<3>
    SLICE_X26Y32.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<3>
    SLICE_X26Y32.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<4>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<4>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.Y       Tciny                 1.446   iUSER_AP/Q_DATA_addsub0000<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_xor<11>
    SLICE_X23Y32.F3      net (fanout=2)        0.656   iUSER_AP/Q_DATA_addsub0000<11>
    SLICE_X23Y32.X       Tif5x                 0.875   iUSER_AP/IQ_FIFO_DATA_IN<11>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002_G
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002
    SLICE_X23Y32.DX      net (fanout=1)        0.001   iUSER_AP/IQ_FIFO_DATA_IN_11_mux0002
    SLICE_X23Y32.CLK     Tdxck                 0.370   iUSER_AP/IQ_FIFO_DATA_IN<11>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_11
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (4.452ns logic, 0.980ns route)
                                                       (82.0% logic, 18.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               iUSER_AP/myDDCi/BU25890 (FF)
  Destination:          iUSER_AP/IQ_FIFO_DATA_IN_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.360ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         SCLK falling at 5.000ns
  Destination Clock:    SCLK rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: iUSER_AP/myDDCi/BU25890 to iUSER_AP/IQ_FIFO_DATA_IN_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y29.XQ      Tcko                  0.568   iUSER_AP/DDC_Q_OUT<11>
                                                       iUSER_AP/myDDCi/BU25890
    SLICE_X26Y32.F4      net (fanout=3)        0.584   iUSER_AP/DDC_Q_OUT<11>
    SLICE_X26Y32.COUT    Topcyf                0.769   iUSER_AP/Q_DATA_addsub0000<4>
                                                       iUSER_AP/DDC_Q_OUT<11>_rt
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<4>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<5>
    SLICE_X26Y33.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<6>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<7>
    SLICE_X26Y34.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<8>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<9>
    SLICE_X26Y35.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<10>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<11>
    SLICE_X26Y36.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<11>
    SLICE_X26Y36.COUT    Tbyp                  0.106   iUSER_AP/Q_DATA_addsub0000<12>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<12>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<13>
    SLICE_X26Y37.CIN     net (fanout=1)        0.000   iUSER_AP/Madd_Q_DATA_addsub0000_cy<13>
    SLICE_X26Y37.Y       Tciny                 1.446   iUSER_AP/Q_DATA_addsub0000<14>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_cy<14>
                                                       iUSER_AP/Madd_Q_DATA_addsub0000_xor<15>
    SLICE_X24Y36.F4      net (fanout=2)        0.323   iUSER_AP/Q_DATA_addsub0000<15>
    SLICE_X24Y36.X       Tif5x                 0.875   iUSER_AP/IQ_FIFO_DATA_IN<15>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_15_mux0002_G
                                                       iUSER_AP/IQ_FIFO_DATA_IN_15_mux0002
    SLICE_X24Y36.DX      net (fanout=1)        0.001   iUSER_AP/IQ_FIFO_DATA_IN_15_mux0002
    SLICE_X24Y36.CLK     Tdxck                 0.370   iUSER_AP/IQ_FIFO_DATA_IN<15>
                                                       iUSER_AP/IQ_FIFO_DATA_IN_15
    -------------------------------------------------  ---------------------------
    Total                                      5.360ns (4.452ns logic, 0.908ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gNV2ES_FIFO_gFCKG_iGCLK_CLK0 = PERIOD TIMEGRP         
"gNV2ES_FIFO_gFCKG_iGCLK_CLK0" TS_diclk HIGH 50%;

 1112 paths analyzed, 404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.429ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_diclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_diclk                       |     10.000ns|          N/A|      8.429ns|            0|            0|            0|         1112|
| TS_gNV2ES_FIFO_gFCKG_iGCLK_CLK|     10.000ns|      8.429ns|          N/A|            0|            0|         1112|            0|
| 0                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock diclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
diclk          |    8.429|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock drdy
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
drdy           |    8.029|    5.481|    4.567|    9.848|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock osc3_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
osc3_pin       |    2.193|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 12  Score: 2262

Constraints cover 173506 paths, 0 nets, and 26712 connections

Design statistics:
   Minimum period:  10.962ns   (Maximum frequency:  91.224MHz)


Analysis completed Fri Apr 27 15:23:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



