\doxysection{fifo\+\_\+ctrl Entity Reference}
\hypertarget{classfifo__ctrl}{}\label{classfifo__ctrl}\index{fifo\_ctrl@{fifo\_ctrl}}


FIFO Control Entity.  


Inheritance diagram for fifo\+\_\+ctrl\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5.000000cm]{d0/dfd/classfifo__ctrl}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__ctrl_1_1behavioral}{fifo\+\_\+ctrl.\+behavioral}} architecture
\begin{DoxyCompactList}\small\item\em Behavioral Architecture of FIFO Control. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__ctrl_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__ctrl_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classfifo__ctrl_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classfifo__ctrl_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em Width of the address bus. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfifo__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Clock input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Reset input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_ac22622d236e78eab4aca10c6dbb9e007}{rd}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Read enable input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_a70acb5c3606f17c158d9d07d5df70204}{wr}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Write enable input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_a740dfa69a5cda978e53c8d517f70061e}{empty}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Flag indicating FIFO is empty. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_abc3ea2e37d83ccb991b87c2ef3105769}{full}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Flag indicating FIFO is full. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_ab3243326a34ee8b08f80232292870cd2}{w\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em \textbackslash{}brief Write address output. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfifo__ctrl_ad1f8c802bb96762f4248ed7ec1013525}{r\+\_\+addr}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Read address output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FIFO Control Entity. 

The FIFO control entity manages the read and write pointers and flags for the FIFO buffer. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}\label{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3} 
\index{fifo\_ctrl@{fifo\_ctrl}!ADDR\_WIDTH@{ADDR\_WIDTH}}
\index{ADDR\_WIDTH@{ADDR\_WIDTH}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{ADDR\_WIDTH}{ADDR\_WIDTH}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



Width of the address bus. 

\Hypertarget{classfifo__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classfifo__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{fifo\_ctrl@{fifo\_ctrl}!clock@{clock}}
\index{clock@{clock}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Clock input. 

\Hypertarget{classfifo__ctrl_a740dfa69a5cda978e53c8d517f70061e}\label{classfifo__ctrl_a740dfa69a5cda978e53c8d517f70061e} 
\index{fifo\_ctrl@{fifo\_ctrl}!empty@{empty}}
\index{empty@{empty}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{empty}{empty}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a740dfa69a5cda978e53c8d517f70061e}{empty}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Flag indicating FIFO is empty. 

\Hypertarget{classfifo__ctrl_abc3ea2e37d83ccb991b87c2ef3105769}\label{classfifo__ctrl_abc3ea2e37d83ccb991b87c2ef3105769} 
\index{fifo\_ctrl@{fifo\_ctrl}!full@{full}}
\index{full@{full}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{full}{full}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_abc3ea2e37d83ccb991b87c2ef3105769}{full}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Flag indicating FIFO is full. 

\Hypertarget{classfifo__ctrl_a0a6af6eef40212dbaf130d57ce711256}\label{classfifo__ctrl_a0a6af6eef40212dbaf130d57ce711256} 
\index{fifo\_ctrl@{fifo\_ctrl}!ieee@{ieee}}
\index{ieee@{ieee}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classfifo__ctrl_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classfifo__ctrl_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{fifo\_ctrl@{fifo\_ctrl}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classfifo__ctrl_a2edc34402b573437d5f25fa90ba4013e}\label{classfifo__ctrl_a2edc34402b573437d5f25fa90ba4013e} 
\index{fifo\_ctrl@{fifo\_ctrl}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classfifo__ctrl_ad1f8c802bb96762f4248ed7ec1013525}\label{classfifo__ctrl_ad1f8c802bb96762f4248ed7ec1013525} 
\index{fifo\_ctrl@{fifo\_ctrl}!r\_addr@{r\_addr}}
\index{r\_addr@{r\_addr}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{r\_addr}{r\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_ad1f8c802bb96762f4248ed7ec1013525}{r\+\_\+addr}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Read address output. 

\Hypertarget{classfifo__ctrl_ac22622d236e78eab4aca10c6dbb9e007}\label{classfifo__ctrl_ac22622d236e78eab4aca10c6dbb9e007} 
\index{fifo\_ctrl@{fifo\_ctrl}!rd@{rd}}
\index{rd@{rd}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{rd}{rd}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_ac22622d236e78eab4aca10c6dbb9e007}{rd}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Read enable input. 

\Hypertarget{classfifo__ctrl_a108f6801ba4104063b9d5f9286194302}\label{classfifo__ctrl_a108f6801ba4104063b9d5f9286194302} 
\index{fifo\_ctrl@{fifo\_ctrl}!reset@{reset}}
\index{reset@{reset}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Reset input. 

\Hypertarget{classfifo__ctrl_acd03516902501cd1c7296a98e22c6fcb}\label{classfifo__ctrl_acd03516902501cd1c7296a98e22c6fcb} 
\index{fifo\_ctrl@{fifo\_ctrl}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classfifo__ctrl_ab3243326a34ee8b08f80232292870cd2}\label{classfifo__ctrl_ab3243326a34ee8b08f80232292870cd2} 
\index{fifo\_ctrl@{fifo\_ctrl}!w\_addr@{w\_addr}}
\index{w\_addr@{w\_addr}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{w\_addr}{w\_addr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_ab3243326a34ee8b08f80232292870cd2}{w\+\_\+addr}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classfifo__ctrl_a97ed8c4ac7d6de2665dc3b2d8ab90ea3}{ADDR\+\_\+\+WIDTH}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Write address output. 

\Hypertarget{classfifo__ctrl_a70acb5c3606f17c158d9d07d5df70204}\label{classfifo__ctrl_a70acb5c3606f17c158d9d07d5df70204} 
\index{fifo\_ctrl@{fifo\_ctrl}!wr@{wr}}
\index{wr@{wr}!fifo\_ctrl@{fifo\_ctrl}}
\doxysubsubsection{\texorpdfstring{wr}{wr}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfifo__ctrl_a70acb5c3606f17c158d9d07d5df70204}{wr}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\textbackslash{}brief Write enable input. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/fifo/\mbox{\hyperlink{fifo__ctrl_8vhdl}{fifo\+\_\+ctrl.\+vhdl}}\end{DoxyCompactItemize}
