
#Collect All Source Files
PKG_SRCS := $(shell find $(PWD)/pkg -name '*.sv')
HDL_SRCS := $(shell find $(PWD)/hdl -name '*.sv')
HVL_SRCS := $(shell find $(PWD)/hvl -name '*.sv' -o -name '*.v')
SRCS := $(PKG_SRCS) $(HDL_SRCS) $(HVL_SRCS)

SYNTH_TCL := $(CURDIR)/synthesis.tcl

VCS_FLAGS= -full64 -lca -sverilog +lint=all,noNS -timescale=1ns/10ps -debug_acc+all -kdb -fsdb 

.PHONY: clean
.PHONY: run
.PHONY: synth

sim/simv: $(SRCS) $(ASM)
	mkdir -p sim
	bin/rv_load_memory.sh $(ASM)
	cd sim && vcs -R $(SRCS) $(VCS_FLAGS) -msg_config=../warn.config

run: sim/simv $(ASM)
	bin/rv_load_memory.sh $(ASM)
	cd sim && ./simv

synth : $(SRCS)
	mkdir -p synth
	cd synth && dc_shell -f $(SYNTH_TCL)

synth-gui : $(SRCS)
	mkdir -p synth
	cd synth && design_vision -f $(SYNTH_TCL)

clean: 
	rm -rf sim synth
