<module name="sDMA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DMA4_REVISION" acronym="DMA4_REVISION" offset="0x0" width="32" description="This register contains the DMA revision code">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="Reserved, Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_IRQSTATUS_Lj_0" acronym="DMA4_IRQSTATUS_Lj_0" offset="0x8" width="32" description="The interrupt status register regroups all the status of the DMA4 channels that can generate an interrupt over line Lj.">
    <bitfield id="CH_31_0_Lj" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel 31 Interrupt on Lj: When an interrupt is seen on the line Lj the status of a interrupting channel i is read in the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_r" description="Channel Interrupt Lj false"/>
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_w" description="Channel Interrupt Lj status bit unchanged"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_w" description="Channel Interrupt Lj status bit is reset"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_r" description="Channel Interrupt Lj true (pending)"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQSTATUS_Lj_1" acronym="DMA4_IRQSTATUS_Lj_1" offset="0xC" width="32" description="The interrupt status register regroups all the status of the DMA4 channels that can generate an interrupt over line Lj.">
    <bitfield id="CH_31_0_Lj" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel 31 Interrupt on Lj: When an interrupt is seen on the line Lj the status of a interrupting channel i is read in the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_r" description="Channel Interrupt Lj false"/>
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_w" description="Channel Interrupt Lj status bit unchanged"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_w" description="Channel Interrupt Lj status bit is reset"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_r" description="Channel Interrupt Lj true (pending)"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQSTATUS_Lj_2" acronym="DMA4_IRQSTATUS_Lj_2" offset="0x10" width="32" description="The interrupt status register regroups all the status of the DMA4 channels that can generate an interrupt over line Lj.">
    <bitfield id="CH_31_0_Lj" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel 31 Interrupt on Lj: When an interrupt is seen on the line Lj the status of a interrupting channel i is read in the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_r" description="Channel Interrupt Lj false"/>
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_w" description="Channel Interrupt Lj status bit unchanged"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_w" description="Channel Interrupt Lj status bit is reset"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_r" description="Channel Interrupt Lj true (pending)"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQSTATUS_Lj_3" acronym="DMA4_IRQSTATUS_Lj_3" offset="0x14" width="32" description="The interrupt status register regroups all the status of the DMA4 channels that can generate an interrupt over line Lj.">
    <bitfield id="CH_31_0_Lj" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel 31 Interrupt on Lj: When an interrupt is seen on the line Lj the status of a interrupting channel i is read in the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_r" description="Channel Interrupt Lj false"/>
      <bitenum value="0" id="0" token="CH_31_0_Lj_0_w" description="Channel Interrupt Lj status bit unchanged"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_w" description="Channel Interrupt Lj status bit is reset"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_1_r" description="Channel Interrupt Lj true (pending)"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQENABLE_Lj_0" acronym="DMA4_IRQENABLE_Lj_0" offset="0x18" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on line Lj">
    <bitfield id="CH_31_0_Lj_EN" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel Interrupt on Lj mask/unmask : to Mask/Unmask a channel i interrupt on Lj the user writes 0/1 on the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_EN_0" description="Channel Interrupt Lj is masked"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_EN_1" description="Channel Interrupt Lj generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQENABLE_Lj_1" acronym="DMA4_IRQENABLE_Lj_1" offset="0x1C" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on line Lj">
    <bitfield id="CH_31_0_Lj_EN" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel Interrupt on Lj mask/unmask : to Mask/Unmask a channel i interrupt on Lj the user writes 0/1 on the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_EN_0" description="Channel Interrupt Lj is masked"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_EN_1" description="Channel Interrupt Lj generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQENABLE_Lj_2" acronym="DMA4_IRQENABLE_Lj_2" offset="0x20" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on line Lj">
    <bitfield id="CH_31_0_Lj_EN" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel Interrupt on Lj mask/unmask : to Mask/Unmask a channel i interrupt on Lj the user writes 0/1 on the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_EN_0" description="Channel Interrupt Lj is masked"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_EN_1" description="Channel Interrupt Lj generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="DMA4_IRQENABLE_Lj_3" acronym="DMA4_IRQENABLE_Lj_3" offset="0x24" width="32" description="The interrupt enable register allows to mask/unmask the module internal sources of interrupt, on line Lj">
    <bitfield id="CH_31_0_Lj_EN" width="32" begin="31" end="0" resetval="0x0000 0000" description="Channel Interrupt on Lj mask/unmask : to Mask/Unmask a channel i interrupt on Lj the user writes 0/1 on the bit field i." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CH_31_0_Lj_EN_0" description="Channel Interrupt Lj is masked"/>
      <bitenum value="1" id="1" token="CH_31_0_Lj_EN_1" description="Channel Interrupt Lj generates an interrupt when it occurs"/>
    </bitfield>
  </register>
  <register id="DMA4_SYSSTATUS" acronym="DMA4_SYSSTATUS" offset="0x28" width="32" description="The register provides status information about the module excluding the interrupt status information (see interrupt status register)">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved for module-specific status information" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="Internal reset monitoring" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RESETDONE_0_r" description="Internal module reset is on-going"/>
      <bitenum value="1" id="1" token="RESETDONE_1_r" description="Reset completed"/>
    </bitfield>
  </register>
  <register id="DMA4_OCP_SYSCONFIG" acronym="DMA4_OCP_SYSCONFIG" offset="0x2C" width="32" description="DMA system configuration register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="MIDLEMODE" width="2" begin="13" end="12" resetval="0x0" description="Read write power management, standby/wait control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MIDLEMODE_0" description="Force-standby: MStandby is asserted only when all the DMA channels are disabled"/>
      <bitenum value="1" id="1" token="MIDLEMODE_1" description="No-Standby: MStandby is never asserted"/>
      <bitenum value="2" id="2" token="MIDLEMODE_2" description="Smart-Standby: MStandby is asserted if at least one of the following two conditions is satisfied: 1. All the channels are disabled, OR 2. There is no non-synchronized channel enabled AND [if hardware synchronized channel is enabled, then no DMA request input is asserted and no requests are pending to be serviced]."/>
      <bitenum value="3" id="3" token="MIDLEMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="Reserved for clocks activities extension" range="" rwaccess="RW"/>
    <bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clocks activities during wake-up Bit 8: Interface clock 0x0: Interface clock can be switched-off Bit 9: Functional clock 0x0: Functional clock can be switched-off" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="EMUFREE" width="1" begin="5" end="5" resetval="0" description="Enable sensitivity to MSuspend" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="EMUFREE_0" description="DMA4 freezes its internal logic upon MSuspend assertion"/>
      <bitenum value="1" id="1" token="EMUFREE_1" description="DMA4 ingnores the MSuspend input"/>
    </bitfield>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Configuration port power management, Idle req/ack control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SIDLEMODE_0" description="Force-idle. An idle request is acknowledged unconditionally"/>
      <bitenum value="1" id="1" token="SIDLEMODE_1" description="No-idle. An idle request is never acknowledged"/>
      <bitenum value="2" id="2" token="SIDLEMODE_2" description="Smart-idle. Idle acknowledge is given by DMA4 if all of the conditions are true: 1. All the channels are disabled. 2. If hardware synchronized channel is enabled, then no DMA request input is asserted and no requests are pending to be serviced. 3. All transactions are completed on all the DMA ports. 4.No interrupts are pending to be serviced."/>
      <bitenum value="3" id="3" token="SIDLEMODE_3" description="Reserved. Do not use"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0" description="Reserved . ." range="" rwaccess="RW"/>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0" description="Internal interface clock gating strategy" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOIDLE_0" description="Interface clock is free running"/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="Automatic interface clock gating strategy is applied, based on the interface activity."/>
    </bitfield>
  </register>
  <register id="DMA4_CAPS_0" acronym="DMA4_CAPS_0" offset="0x64" width="32" description="DMA Capabilities Register 0 LSW">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="LINK_LIST_CPBLTY_TYPE4" width="1" begin="21" end="21" resetval="0" description="Link List capability for type4 descriptor capability" range="" rwaccess="R"/>
    <bitfield id="LINK_LIST_CPBLTY_TYPE123" width="1" begin="20" end="20" resetval="1" description="Link List capability for type123 descriptor capability" range="" rwaccess="R"/>
    <bitfield id="CONST_FILL_CPBLTY" width="1" begin="19" end="19" resetval="1" description="Constant_Fill_Capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CONST_FILL_CPBLTY_0_r" description="No LCH supports constant fill copy"/>
      <bitenum value="1" id="1" token="CONST_FILL_CPBLTY_1_r" description="any LCH supports constant fill copy"/>
    </bitfield>
    <bitfield id="TRANSPARENT_BLT_CPBLTY" width="1" begin="18" end="18" resetval="1" description="Transparent_BLT_Capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="TRANSPARENT_BLT_CPBLTY_0_r" description="No LCH supports transparent BLT copy"/>
      <bitenum value="1" id="1" token="TRANSPARENT_BLT_CPBLTY_1_r" description="any LCH suports transparent BLT copy"/>
    </bitfield>
    <bitfield id="RESERVED" width="18" begin="17" end="0" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CAPS_2" acronym="DMA4_CAPS_2" offset="0x6C" width="32" description="DMA Capabilities Register 2">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="SEPARATE_SRC_AND_DST_INDEX_CPBLTY" width="1" begin="8" end="8" resetval="1" description="Separate_source/destination_index_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SEPARATE_SRC_AND_DST_INDEX_CPBLTY_0_r" description="Does not support separate src/dst index for 2D addressing"/>
      <bitenum value="1" id="1" token="SEPARATE_SRC_AND_DST_INDEX_CPBLTY_1_r" description="Supports separate src/dest index for 2D addressing"/>
    </bitfield>
    <bitfield id="DST_DOUBLE_INDEX_ADRS_CPBLTY" width="1" begin="7" end="7" resetval="1" description="Destination_double_index_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DST_DOUBLE_INDEX_ADRS_CPBLTY_0_r" description="Does not support double index address mode on the destination port"/>
      <bitenum value="1" id="1" token="DST_DOUBLE_INDEX_ADRS_CPBLTY_1_r" description="Supports double index address mode on the destination port"/>
    </bitfield>
    <bitfield id="DST_SINGLE_INDEX_ADRS_CPBLTY" width="1" begin="6" end="6" resetval="1" description="Destination_single_index_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DST_SINGLE_INDEX_ADRS_CPBLTY_0_r" description="Does not support single index address mode on the destination port"/>
      <bitenum value="1" id="1" token="DST_SINGLE_INDEX_ADRS_CPBLTY_1_r" description="Supports single index address mode on the destination port"/>
    </bitfield>
    <bitfield id="DST_POST_INCRMNT_ADRS_CPBLTY" width="1" begin="5" end="5" resetval="1" description="Destination_post_increment_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DST_POST_INCRMNT_ADRS_CPBLTY_0_r" description="Does not supports post-increment address mode in the destination port"/>
      <bitenum value="1" id="1" token="DST_POST_INCRMNT_ADRS_CPBLTY_1_r" description="Supports post-increment address mode in the destination port"/>
    </bitfield>
    <bitfield id="DST_CONST_ADRS_CPBLTY" width="1" begin="4" end="4" resetval="1" description="Destination_constant_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="DST_CONST_ADRS_CPBLTY_0_r" description="Does not supports constant address mode in the destination port"/>
      <bitenum value="1" id="1" token="DST_CONST_ADRS_CPBLTY_1_r" description="Supports constant address mode in the destination port"/>
    </bitfield>
    <bitfield id="SRC_DOUBLE_INDEX_ADRS_CPBLTY" width="1" begin="3" end="3" resetval="1" description="Source_double_index_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SRC_DOUBLE_INDEX_ADRS_CPBLTY_0_r" description="Does not support double index address mode on the source port"/>
      <bitenum value="1" id="1" token="SRC_DOUBLE_INDEX_ADRS_CPBLTY_1_r" description="Supports double index address mode on the source port"/>
    </bitfield>
    <bitfield id="SRC_SINGLE_INDEX_ADRS_CPBLTY" width="1" begin="2" end="2" resetval="1" description="Source_single_index_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SRC_SINGLE_INDEX_ADRS_CPBLTY_0_r" description="Does not support single index address mode on the source port"/>
      <bitenum value="1" id="1" token="SRC_SINGLE_INDEX_ADRS_CPBLTY_1_r" description="Supports single index address mode in the source port"/>
    </bitfield>
    <bitfield id="SRC_POST_INCREMENT_ADRS_CPBLTY" width="1" begin="1" end="1" resetval="1" description="Source_post_increment_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SRC_POST_INCREMENT_ADRS_CPBLTY_0_r" description="Does not supports post-increment address mode in the source port"/>
      <bitenum value="1" id="1" token="SRC_POST_INCREMENT_ADRS_CPBLTY_1_r" description="Supports post-increment address mode in the source port"/>
    </bitfield>
    <bitfield id="SRC_CONST_ADRS_CPBLTY" width="1" begin="0" end="0" resetval="1" description="Source_constant_address_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SRC_CONST_ADRS_CPBLTY_0_r" description="Does not supports constant address mode in the source port"/>
      <bitenum value="1" id="1" token="SRC_CONST_ADRS_CPBLTY_1_r" description="Supports constant address mode in the source port"/>
    </bitfield>
  </register>
  <register id="DMA4_CAPS_3" acronym="DMA4_CAPS_3" offset="0x70" width="32" description="DMA Capabilities Register 3">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Write 0's for future compatibility. Read returns 0" range="" rwaccess="R"/>
    <bitfield id="BLOCK_SYNCHR_CPBLTY" width="1" begin="7" end="7" resetval="1" description="Block_synchronization_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="BLOCK_SYNCHR_CPBLTY_0_r" description="Does not support synchronization transfer on block boundary"/>
      <bitenum value="1" id="1" token="BLOCK_SYNCHR_CPBLTY_1_r" description="Supports synchronization transfer on block boundary"/>
    </bitfield>
    <bitfield id="PKT_SYNCHR_CPBLTY" width="1" begin="6" end="6" resetval="1" description="Packet_synchronization_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PKT_SYNCHR_CPBLTY_0_r" description="Does not support synchronization transfer on packet boundary"/>
      <bitenum value="1" id="1" token="PKT_SYNCHR_CPBLTY_1_r" description="Supports synchronization transfer on packet boundary"/>
    </bitfield>
    <bitfield id="CHANNEL_CHANINIG_CPBLTY" width="1" begin="5" end="5" resetval="1" description="Channel_Chaninig_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CHANNEL_CHANINIG_CPBLTY_0_r" description="Does not support Channel Chaninig capability"/>
      <bitenum value="1" id="1" token="CHANNEL_CHANINIG_CPBLTY_1_r" description="Supports Channel Chaninig capability"/>
    </bitfield>
    <bitfield id="CHANNEL_INTERLEAVE_CPBLTY" width="1" begin="4" end="4" resetval="1" description="Channel_interleave_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="CHANNEL_INTERLEAVE_CPBLTY_0_r" description="Does not support Channel interleave capability"/>
      <bitenum value="1" id="1" token="CHANNEL_INTERLEAVE_CPBLTY_1_r" description="Supports Channel_interleave capability"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FRAME_SYNCHR_CPBLTY" width="1" begin="1" end="1" resetval="1" description="Frame_synchronization_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="FRAME_SYNCHR_CPBLTY_0_r" description="Does not support synchronization transfer on Frame boundary"/>
      <bitenum value="1" id="1" token="FRAME_SYNCHR_CPBLTY_1_r" description="Supports synchronization transfer on Frame boundary"/>
    </bitfield>
    <bitfield id="ELMNT_SYNCHR_CPBLTY" width="1" begin="0" end="0" resetval="1" description="Element_synchronization_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="ELMNT_SYNCHR_CPBLTY_0_r" description="Does not support synchronization transfer on Element boundary"/>
      <bitenum value="1" id="1" token="ELMNT_SYNCHR_CPBLTY_1_r" description="Supports synchronization transfer on Element boundary"/>
    </bitfield>
  </register>
  <register id="DMA4_CAPS_4" acronym="DMA4_CAPS_4" offset="0x74" width="32" description="DMA Capabilities Register 4">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="EOSB_INTERRUPT_CPBLTY" width="1" begin="14" end="14" resetval="1" description="End of Super Block detection capability." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRAIN_END_INTERRUPT_CPBLTY" width="1" begin="12" end="12" resetval="1" description="Drain End detection capability." range="" rwaccess="R"/>
    <bitfield id="MISALIGNED_ADRS_ERR_INTERRUPT_CPBLTY" width="1" begin="11" end="11" resetval="1" description="Misaligned error detection capability." range="" rwaccess="R"/>
    <bitfield id="SUPERVISOR_ERR_INTERRUPT_CPBLTY" width="1" begin="10" end="10" resetval="1" description="Supervisor error detection capability." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRANS_ERR_INTERRUPT_CPBLTY" width="1" begin="8" end="8" resetval="1" description="Transaction error detection capability." range="" rwaccess="R"/>
    <bitfield id="PKT_INTERRUPT_CPBLTY" width="1" begin="7" end="7" resetval="1" description="End of Packet detection capability." range="" rwaccess="R">
      <bitenum value="0" id="0" token="PKT_INTERRUPT_CPBLTY_0_r" description="Does not support end of packet interrupt generation capabitity"/>
      <bitenum value="1" id="1" token="PKT_INTERRUPT_CPBLTY_1_r" description="Supports end of packet interrupt generation capability"/>
    </bitfield>
    <bitfield id="SYNC_STATUS_CPBLTY" width="1" begin="6" end="6" resetval="1" description="Sync_status_capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="SYNC_STATUS_CPBLTY_0_r" description="Does not support synchronized transfer status bit generation"/>
      <bitenum value="1" id="1" token="SYNC_STATUS_CPBLTY_1_r" description="Supports synchronized transfer status bit generation"/>
    </bitfield>
    <bitfield id="BLOCK_INTERRUPT_CPBLTY" width="1" begin="5" end="5" resetval="1" description="End of block detection capability." range="" rwaccess="R">
      <bitenum value="0" id="0" token="BLOCK_INTERRUPT_CPBLTY_0_r" description="Does not support end of block interrupt generation capability"/>
      <bitenum value="1" id="1" token="BLOCK_INTERRUPT_CPBLTY_1_r" description="Supports end of block interrupt generation capability"/>
    </bitfield>
    <bitfield id="LAST_FRAME_INTERRUPT_CPBLTY" width="1" begin="4" end="4" resetval="1" description="Start of last frame detection capability." range="" rwaccess="R">
      <bitenum value="0" id="0" token="LAST_FRAME_INTERRUPT_CPBLTY_0_r" description="Does not support last frame interrupt generation capability"/>
      <bitenum value="1" id="1" token="LAST_FRAME_INTERRUPT_CPBLTY_1_r" description="Supports last frame interrupt generation capability"/>
    </bitfield>
    <bitfield id="FRAME_INTERRUPT_CPBLTY" width="1" begin="3" end="3" resetval="1" description="End of frame detection capability." range="" rwaccess="R">
      <bitenum value="0" id="0" token="FRAME_INTERRUPT_CPBLTY_0_r" description="Does not support end of frame interrupt generation capability"/>
      <bitenum value="1" id="1" token="FRAME_INTERRUPT_CPBLTY_1_r" description="Supports end of frame interrupt generation capability"/>
    </bitfield>
    <bitfield id="HALF_FRAME_INTERRUPT_CPBLTY" width="1" begin="2" end="2" resetval="1" description="Detection capability of the half of frame end." range="" rwaccess="R">
      <bitenum value="0" id="0" token="HALF_FRAME_INTERRUPT_CPBLTY_0_r" description="Does not support half of frame interrupt generation capability"/>
      <bitenum value="1" id="1" token="HALF_FRAME_INTERRUPT_CPBLTY_1_r" description="Supports half of frame interrupt generation capability"/>
    </bitfield>
    <bitfield id="EVENT_DROP_INTERRUPT_CPBLTY" width="1" begin="1" end="1" resetval="1" description="Request collision detection capability." range="" rwaccess="R">
      <bitenum value="0" id="0" token="EVENT_DROP_INTERRUPT_CPBLTY_0_r" description="Does not support event drop interrupt generation capability"/>
      <bitenum value="1" id="1" token="EVENT_DROP_INTERRUPT_CPBLTY_1_r" description="Supports event drop interrupt generation capability"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_GCR" acronym="DMA4_GCR" offset="0x78" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ID_GATE" width="1" begin="24" end="24" resetval="0x0" description="Gates the Channel ID bus monitoring on both Read and Write ports 0x0: Gates the Channel ID qualifiers on both Read and Write Ports 0x1: Does not gate the Channel ID qualifiers on both Read and Write Ports" range="" rwaccess="RW"/>
    <bitfield id="ARBITRATION_RATE" width="8" begin="23" end="16" resetval="0x01" description="Arbitration switching rate between prioritized and regular channel queues" range="" rwaccess="RW"/>
    <bitfield id="HI_LO_FIFO_BUDGET" width="2" begin="15" end="14" resetval="0x0" description="Allow to have a separate Global FIFO budget for high and low priority channels. For Hi priority Channel: (Per_channel_Maximum FIFO depth + 1) x Number of active High priority Channel =&amp;amp;lt; High Budget FIFO For Low priority channel: (Per_channel_Maximum FIFO depth + 1) x Number of active Low priority Channel =&amp;amp;lt; Low Budget FIFO" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HI_LO_FIFO_BUDGET_0" description="no fixed budget for neither higher nor lower priority channel"/>
      <bitenum value="1" id="1" token="HI_LO_FIFO_BUDGET_1" description="75% of FIFO for low priority and 25% for high priority channels"/>
      <bitenum value="2" id="2" token="HI_LO_FIFO_BUDGET_2" description="25% of FIFO for low priority and 75% for high priority channels"/>
      <bitenum value="3" id="3" token="HI_LO_FIFO_BUDGET_3" description="50% of FIFO for low priority and 50% for high priority channels"/>
    </bitfield>
    <bitfield id="HI_THREAD_RESERVED" width="2" begin="13" end="12" resetval="0x0" description="Allow thread reservation for high priority channel on both read and write ports." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HI_THREAD_RESERVED_0" description="No ThreadID is reserved on the Read Port for high priority channels. No ThreadID is reserved on the Write Port for high priority channels."/>
      <bitenum value="1" id="1" token="HI_THREAD_RESERVED_1" description="Read Port ThreadID 0 is reserved for high priority channels. Write Port ThreadID 0 is reserved for high priority channels."/>
      <bitenum value="2" id="2" token="HI_THREAD_RESERVED_2" description="Read port ThreadID 0 and ThreadID 1 are reserved for high priority channels. Write Port ThreadID 0 is reserved for high priority channels."/>
      <bitenum value="3" id="3" token="HI_THREAD_RESERVED_3" description="Read PortThreadID 0, ThreadID 1 and ThreadID 2 are reserved for high priority channels. Write Port ThreadID 0 is reserved for high priority channels."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAX_CHANNEL_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x10" description="Maximum FIFO depth allocated to one logical channel. Maximum FIFO depth can not be 0x0. It should be at least 0x1 or greater. Note that If channel limit is less than destination burst size enough data will not be accumulated in the data FIFO and it will never be sent out on the WR port. The burst size should be less than the FIFO limit specified in this bit field." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_0" acronym="DMA4_CCRi_0" offset="0x80" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_1" acronym="DMA4_CCRi_1" offset="0xE0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_2" acronym="DMA4_CCRi_2" offset="0x140" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_3" acronym="DMA4_CCRi_3" offset="0x1A0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_4" acronym="DMA4_CCRi_4" offset="0x200" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_5" acronym="DMA4_CCRi_5" offset="0x260" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_6" acronym="DMA4_CCRi_6" offset="0x2C0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_7" acronym="DMA4_CCRi_7" offset="0x320" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_8" acronym="DMA4_CCRi_8" offset="0x380" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_9" acronym="DMA4_CCRi_9" offset="0x3E0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_10" acronym="DMA4_CCRi_10" offset="0x440" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_11" acronym="DMA4_CCRi_11" offset="0x4A0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_12" acronym="DMA4_CCRi_12" offset="0x500" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_13" acronym="DMA4_CCRi_13" offset="0x560" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_14" acronym="DMA4_CCRi_14" offset="0x5C0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_15" acronym="DMA4_CCRi_15" offset="0x620" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_16" acronym="DMA4_CCRi_16" offset="0x680" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_17" acronym="DMA4_CCRi_17" offset="0x6E0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_18" acronym="DMA4_CCRi_18" offset="0x740" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_19" acronym="DMA4_CCRi_19" offset="0x7A0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_20" acronym="DMA4_CCRi_20" offset="0x800" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_21" acronym="DMA4_CCRi_21" offset="0x860" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_22" acronym="DMA4_CCRi_22" offset="0x8C0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_23" acronym="DMA4_CCRi_23" offset="0x920" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_24" acronym="DMA4_CCRi_24" offset="0x980" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_25" acronym="DMA4_CCRi_25" offset="0x9E0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_26" acronym="DMA4_CCRi_26" offset="0xA40" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_27" acronym="DMA4_CCRi_27" offset="0xAA0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_28" acronym="DMA4_CCRi_28" offset="0xB00" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_29" acronym="DMA4_CCRi_29" offset="0xB60" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_30" acronym="DMA4_CCRi_30" offset="0xBC0" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCRi_31" acronym="DMA4_CCRi_31" offset="0xC20" width="32" description="Channel Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="WRITE_PRIORITY" width="1" begin="26" end="26" resetval="0" description="Channel priority on the Write side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_PRIORITY_0" description="Channel has low priority on the Write side during the arbitration process"/>
      <bitenum value="1" id="1" token="WRITE_PRIORITY_1" description="Channel has high priority on Write sided during the arbitration process"/>
    </bitfield>
    <bitfield id="BUFFERING_DISABLE" width="1" begin="25" end="25" resetval="-" description="This bit allows to disable the default buffering functionality when transfer is source synchronized." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BUFFERING_DISABLE_0" description="buffering is enable across element/packet when source is synchronized to element, packet, frame or bolcks"/>
      <bitenum value="1" id="1" token="BUFFERING_DISABLE_1" description="buffering is disabled across element/packet when source is synchronized to element, packet, frame or bolcks"/>
    </bitfield>
    <bitfield id="SEL_SRC_DST_SYNC" width="1" begin="24" end="24" resetval="-" description="Specifyes that element, packet, frame or block transfer (depending on CCR.bs and CCR.fs) is triggered by the source or the destination on the DMA request" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SEL_SRC_DST_SYNC_0" description="Tansfer is triggered by the destination. If synch on packet the packet element number is specified in the CDFI register"/>
      <bitenum value="1" id="1" token="SEL_SRC_DST_SYNC_1" description="Tansfer is triggered by the source. If synchronized on packet the packet element number is specified in the CSFI register"/>
    </bitfield>
    <bitfield id="PREFETCH" width="1" begin="23" end="23" resetval="0" description="Enables the prefetch mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PREFETCH_0" description="Prefetch mode is disabled. When Sel_Src_Dst_Sync=1 transfers are buffred and pipelined between DMA requests"/>
      <bitenum value="1" id="1" token="PREFETCH_1" description="Prefetch mode is enabled. Prefetch mode is active only when destination is synchronised. It is SW user responsibility not to have at the same time Prefetch=1 when Sel_Src_Dst_Sync=1. This mode is not supported"/>
    </bitfield>
    <bitfield id="SUPERVISOR" width="1" begin="22" end="22" resetval="0" description="Enables the supervisor mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_0" description="Supervisor mode is disabled"/>
      <bitenum value="1" id="1" token="SUPERVISOR_1" description="Supervisor mode is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL_UPPER" width="2" begin="20" end="19" resetval="0b00" description="Channel Synchronization control upper (used in conjunction with the 5 bits of synchro channelDMA4_CCRi[4:0]) Used in conjunction, as two msb, with the five bits of the synchro channel bit field." range="" rwaccess="RW"/>
    <bitfield id="BS" width="1" begin="18" end="18" resetval="-" description="Block synchronization This bit used in conjuntion with the fs to see how the DMA request is serviced in a synchronized transfer" range="" rwaccess="RW"/>
    <bitfield id="TRANSPARENT_COPY_ENABLE" width="1" begin="17" end="17" resetval="-" description="Transparent copy enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSPARENT_COPY_ENABLE_0" description="Transparent copy mode is disabled"/>
      <bitenum value="1" id="1" token="TRANSPARENT_COPY_ENABLE_1" description="Transparent copy mode is enabled"/>
    </bitfield>
    <bitfield id="CONST_FILL_ENABLE" width="1" begin="16" end="16" resetval="0" description="Constant fill enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONST_FILL_ENABLE_0" description="Constant fill mode is disabled"/>
      <bitenum value="1" id="1" token="CONST_FILL_ENABLE_1" description="Constant fill mode is enabled"/>
    </bitfield>
    <bitfield id="DST_AMODE" width="2" begin="15" end="14" resetval="0bxx" description="Selects the addressing mode on the Write Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="DST_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="DST_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="DST_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="SRC_AMODE" width="2" begin="13" end="12" resetval="0bxx" description="Selects the addressing mode on the Read Port of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_AMODE_0" description="Constant address mode"/>
      <bitenum value="1" id="1" token="SRC_AMODE_1" description="Post-incremented address mode"/>
      <bitenum value="2" id="2" token="SRC_AMODE_2" description="Single index address mode"/>
      <bitenum value="3" id="3" token="SRC_AMODE_3" description="Double index address mode"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="WR_ACTIVE" width="1" begin="10" end="10" resetval="0" description="Indicates if the channel write context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="WR_ACTIVE_0_r" description="Channel is not active on the write port"/>
      <bitenum value="1" id="1" token="WR_ACTIVE_1_r" description="Channel is currenly active on the write port"/>
    </bitfield>
    <bitfield id="RD_ACTIVE" width="1" begin="9" end="9" resetval="0" description="Indicates if the channel read context is active or not" range="" rwaccess="R">
      <bitenum value="0" id="0" token="RD_ACTIVE_0_r" description="Channel is not active on the read port"/>
      <bitenum value="1" id="1" token="RD_ACTIVE_1_r" description="Channel is currently active on the read port"/>
    </bitfield>
    <bitfield id="SUSPEND_SENSITIVE" width="1" begin="8" end="8" resetval="0" description="Logical channel suspend enable bit" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPEND_SENSITIVE_0" description="The channel ignores the MSuspend even if EMUFree is set to 0."/>
      <bitenum value="1" id="1" token="SUSPEND_SENSITIVE_1" description="If EMUFree is set to 0 and MSuspend comes in then all current OCP services (single transaction or burst transaction as specified in the corresponding CSDP register) have to be completed before stopping processing any more trasactions"/>
    </bitfield>
    <bitfield id="ENABLE" width="1" begin="7" end="7" resetval="0" description="Logical channel enable. It is SW responsibility to clear the CSR register and the IRQSTATUS bit for the different interrupt lines before enabling the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_0" description="The logical channel is disabled"/>
      <bitenum value="1" id="1" token="ENABLE_1" description="The logical channel is enabled"/>
    </bitfield>
    <bitfield id="READ_PRIORITY" width="1" begin="6" end="6" resetval="0" description="Channel priority on the read side" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="READ_PRIORITY_0" description="Channel has low priority on the Read side during the arbitration process"/>
      <bitenum value="1" id="1" token="READ_PRIORITY_1" description="Channel has high priority on read sided during the arbitration process"/>
    </bitfield>
    <bitfield id="FS" width="1" begin="5" end="5" resetval="-" description="Frame synchronization This bit used in conjuntion with the BS to see how the DMA request is serviced in a synchronized transfer FS=0 and BS=0: An element is transferred once a DMA request is made. FS=0 and BS=1: An entire block is transferred once a DMA request is made. FS=1 and BS=0: An entire frame is transferred once a DMA request is made. FS=1 and BS=1: A packet is transferred once a DMA request is made. All these different transfers can be interleaved on the port with other DMA requests." range="" rwaccess="RW"/>
    <bitfield id="SYNCHRO_CONTROL" width="5" begin="4" end="0" resetval="0b00000" description="Channel synchronization control This bit field used in conjuntion with the second_level_ synchro_control_upper (as two msb) 0000000 : Is reserved for non synchronized LCH transfer xxxxxxx (from 1 to 127)There are 127 possible DMA request to assign to any LCH. The channel synchronization control registers are 1-based. For example, to enable the S_DMA_1 request, DMA4_CCR[4:0] SYNCHRO_CONTROL must be set to 0x2 (DMA request number + 1)." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_0" acronym="DMA4_CLNK_CTRLi_0" offset="0x84" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_1" acronym="DMA4_CLNK_CTRLi_1" offset="0xE4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_2" acronym="DMA4_CLNK_CTRLi_2" offset="0x144" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_3" acronym="DMA4_CLNK_CTRLi_3" offset="0x1A4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_4" acronym="DMA4_CLNK_CTRLi_4" offset="0x204" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_5" acronym="DMA4_CLNK_CTRLi_5" offset="0x264" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_6" acronym="DMA4_CLNK_CTRLi_6" offset="0x2C4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_7" acronym="DMA4_CLNK_CTRLi_7" offset="0x324" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_8" acronym="DMA4_CLNK_CTRLi_8" offset="0x384" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_9" acronym="DMA4_CLNK_CTRLi_9" offset="0x3E4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_10" acronym="DMA4_CLNK_CTRLi_10" offset="0x444" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_11" acronym="DMA4_CLNK_CTRLi_11" offset="0x4A4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_12" acronym="DMA4_CLNK_CTRLi_12" offset="0x504" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_13" acronym="DMA4_CLNK_CTRLi_13" offset="0x564" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_14" acronym="DMA4_CLNK_CTRLi_14" offset="0x5C4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_15" acronym="DMA4_CLNK_CTRLi_15" offset="0x624" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_16" acronym="DMA4_CLNK_CTRLi_16" offset="0x684" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_17" acronym="DMA4_CLNK_CTRLi_17" offset="0x6E4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_18" acronym="DMA4_CLNK_CTRLi_18" offset="0x744" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_19" acronym="DMA4_CLNK_CTRLi_19" offset="0x7A4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_20" acronym="DMA4_CLNK_CTRLi_20" offset="0x804" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_21" acronym="DMA4_CLNK_CTRLi_21" offset="0x864" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_22" acronym="DMA4_CLNK_CTRLi_22" offset="0x8C4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_23" acronym="DMA4_CLNK_CTRLi_23" offset="0x924" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_24" acronym="DMA4_CLNK_CTRLi_24" offset="0x984" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_25" acronym="DMA4_CLNK_CTRLi_25" offset="0x9E4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_26" acronym="DMA4_CLNK_CTRLi_26" offset="0xA44" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_27" acronym="DMA4_CLNK_CTRLi_27" offset="0xAA4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_28" acronym="DMA4_CLNK_CTRLi_28" offset="0xB04" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_29" acronym="DMA4_CLNK_CTRLi_29" offset="0xB64" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_30" acronym="DMA4_CLNK_CTRLi_30" offset="0xBC4" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CLNK_CTRLi_31" acronym="DMA4_CLNK_CTRLi_31" offset="0xC24" width="32" description="Channel Link Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_LNK" width="1" begin="15" end="15" resetval="0" description="Enables or disable the channel linking." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ENABLE_LNK_0" description="Channel linking mode is disabled When set on the fly to 0 the current channel will complete the transfer and stops the chain linking"/>
      <bitenum value="1" id="1" token="ENABLE_LNK_1" description="Channel linking mode is enabled. The logical channel defined in the NextLCH_ID is enabled at the end of the current transfer"/>
    </bitfield>
    <bitfield id="RESERVED" width="10" begin="14" end="5" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="NEXTLCH_ID" width="5" begin="4" end="0" resetval="0bxxxxx" description="Defines the NextLCh_ID, which is used to build logical channel chaining queue." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_0" acronym="DMA4_CICRi_0" offset="0x88" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_1" acronym="DMA4_CICRi_1" offset="0xE8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_2" acronym="DMA4_CICRi_2" offset="0x148" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_3" acronym="DMA4_CICRi_3" offset="0x1A8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_4" acronym="DMA4_CICRi_4" offset="0x208" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_5" acronym="DMA4_CICRi_5" offset="0x268" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_6" acronym="DMA4_CICRi_6" offset="0x2C8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_7" acronym="DMA4_CICRi_7" offset="0x328" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_8" acronym="DMA4_CICRi_8" offset="0x388" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_9" acronym="DMA4_CICRi_9" offset="0x3E8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_10" acronym="DMA4_CICRi_10" offset="0x448" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_11" acronym="DMA4_CICRi_11" offset="0x4A8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_12" acronym="DMA4_CICRi_12" offset="0x508" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_13" acronym="DMA4_CICRi_13" offset="0x568" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_14" acronym="DMA4_CICRi_14" offset="0x5C8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_15" acronym="DMA4_CICRi_15" offset="0x628" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_16" acronym="DMA4_CICRi_16" offset="0x688" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_17" acronym="DMA4_CICRi_17" offset="0x6E8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_18" acronym="DMA4_CICRi_18" offset="0x748" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_19" acronym="DMA4_CICRi_19" offset="0x7A8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_20" acronym="DMA4_CICRi_20" offset="0x808" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_21" acronym="DMA4_CICRi_21" offset="0x868" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_22" acronym="DMA4_CICRi_22" offset="0x8C8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_23" acronym="DMA4_CICRi_23" offset="0x928" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_24" acronym="DMA4_CICRi_24" offset="0x988" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_25" acronym="DMA4_CICRi_25" offset="0x9E8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_26" acronym="DMA4_CICRi_26" offset="0xA48" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_27" acronym="DMA4_CICRi_27" offset="0xAA8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_28" acronym="DMA4_CICRi_28" offset="0xB08" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_29" acronym="DMA4_CICRi_29" offset="0xB68" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_30" acronym="DMA4_CICRi_30" offset="0xBC8" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CICRi_31" acronym="DMA4_CICRi_31" offset="0xC28" width="32" description="Channel Interrupt Control Register">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x00000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK_IE" width="1" begin="14" end="14" resetval="-" description="Enables the end of super block interrupt" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_IE" width="1" begin="12" end="12" resetval="0" description="Enables the end of draining interrupt" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ERR_IE" width="1" begin="11" end="11" resetval="-" description="Enables the address misaligned error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ERR_IE_0" description="Disables the misaligned address error event interrupt"/>
      <bitenum value="1" id="1" token="MISALIGNED_ERR_IE_1" description="Enables the misalgned address error event interrupt"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR_IE" width="1" begin="10" end="10" resetval="1" description="Enables the supervisor transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_IE_0" description="Disables the supervisor transaction error event interrupt"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_IE_1" description="Enables the supervisor transaction error event interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="1" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR_IE" width="1" begin="8" end="8" resetval="-" description="Enables the transaction error event interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_IE_0" description="Disables the transaction error event interrupt"/>
      <bitenum value="1" id="1" token="TRANS_ERR_IE_1" description="Enables the transaction error event interrupt"/>
    </bitfield>
    <bitfield id="PKT_IE" width="1" begin="7" end="7" resetval="-" description="Enables the end of Packet interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_IE_0" description="Disables the end of Packet transfer interrupt"/>
      <bitenum value="1" id="1" token="PKT_IE_1" description="Enables the end of Packet transfer interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="BLOCK_IE" width="1" begin="5" end="5" resetval="-" description="Enables the end of block interrupt" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_IE_0" description="Disables the end of block interrupt"/>
      <bitenum value="1" id="1" token="BLOCK_IE_1" description="Disables the end of block interrupt"/>
    </bitfield>
    <bitfield id="LAST_IE" width="1" begin="4" end="4" resetval="-" description="Last frame interrupt enable (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_IE_0" description="Disables the last frame interrupt"/>
      <bitenum value="1" id="1" token="LAST_IE_1" description="Enables the last frame interrupt"/>
    </bitfield>
    <bitfield id="FRAME_IE" width="1" begin="3" end="3" resetval="-" description="Frame interrupt enable (end of frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_IE_0" description="Disables the end of frame interrupt"/>
      <bitenum value="1" id="1" token="FRAME_IE_1" description="Enables the end of frame interrupt"/>
    </bitfield>
    <bitfield id="HALF_IE" width="1" begin="2" end="2" resetval="-" description="Enables or disables the half frame interrupt." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_IE_0" description="Disables the half frame interrupt"/>
      <bitenum value="1" id="1" token="HALF_IE_1" description="Enables the half frame interrupt"/>
    </bitfield>
    <bitfield id="DROP_IE" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop interrupt enable (request collision)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_IE_0" description="Disables the event drop interrupt"/>
      <bitenum value="1" id="1" token="DROP_IE_1" description="Enables the event drop interrupt"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_0" acronym="DMA4_CSRi_0" offset="0x8C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_1" acronym="DMA4_CSRi_1" offset="0xEC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_2" acronym="DMA4_CSRi_2" offset="0x14C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_3" acronym="DMA4_CSRi_3" offset="0x1AC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_4" acronym="DMA4_CSRi_4" offset="0x20C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_5" acronym="DMA4_CSRi_5" offset="0x26C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_6" acronym="DMA4_CSRi_6" offset="0x2CC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_7" acronym="DMA4_CSRi_7" offset="0x32C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_8" acronym="DMA4_CSRi_8" offset="0x38C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_9" acronym="DMA4_CSRi_9" offset="0x3EC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_10" acronym="DMA4_CSRi_10" offset="0x44C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_11" acronym="DMA4_CSRi_11" offset="0x4AC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_12" acronym="DMA4_CSRi_12" offset="0x50C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_13" acronym="DMA4_CSRi_13" offset="0x56C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_14" acronym="DMA4_CSRi_14" offset="0x5CC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_15" acronym="DMA4_CSRi_15" offset="0x62C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_16" acronym="DMA4_CSRi_16" offset="0x68C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_17" acronym="DMA4_CSRi_17" offset="0x6EC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_18" acronym="DMA4_CSRi_18" offset="0x74C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_19" acronym="DMA4_CSRi_19" offset="0x7AC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_20" acronym="DMA4_CSRi_20" offset="0x80C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_21" acronym="DMA4_CSRi_21" offset="0x86C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_22" acronym="DMA4_CSRi_22" offset="0x8CC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_23" acronym="DMA4_CSRi_23" offset="0x92C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_24" acronym="DMA4_CSRi_24" offset="0x98C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_25" acronym="DMA4_CSRi_25" offset="0x9EC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_26" acronym="DMA4_CSRi_26" offset="0xA4C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_27" acronym="DMA4_CSRi_27" offset="0xAAC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_28" acronym="DMA4_CSRi_28" offset="0xB0C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_29" acronym="DMA4_CSRi_29" offset="0xB6C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_30" acronym="DMA4_CSRi_30" offset="0xBCC" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSRi_31" acronym="DMA4_CSRi_31" offset="0xC2C" width="32" description="Channel Status Register">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved for debug (Monitor descriptor/data load phase), Write 0's for future compatibility, Read returns 0" range="" rwaccess="RW"/>
    <bitfield id="SUPER_BLOCK" width="1" begin="14" end="14" resetval="0" description="End of Super block event" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="DRAIN_END" width="1" begin="12" end="12" resetval="0" description="End of channel draining" range="" rwaccess="RW"/>
    <bitfield id="MISALIGNED_ADRS_ERR" width="1" begin="11" end="11" resetval="0" description="Misaligned address error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_r" description="No address error"/>
      <bitenum value="0" id="0" token="MISALIGNED_ADRS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="MISALIGNED_ADRS_ERR_1_r" description="An address error has been occurred"/>
    </bitfield>
    <bitfield id="SUPERVISOR_ERR" width="1" begin="10" end="10" resetval="0" description="Supervisor transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_r" description="No supervisor transaction error"/>
      <bitenum value="0" id="0" token="SUPERVISOR_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SUPERVISOR_ERR_1_r" description="A supervisor transaction error has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="TRANS_ERR" width="1" begin="8" end="8" resetval="0" description="Transaction error event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANS_ERR_0_r" description="No transaction error"/>
      <bitenum value="0" id="0" token="TRANS_ERR_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="TRANS_ERR_1_r" description="A transaction error has been occurred"/>
    </bitfield>
    <bitfield id="PKT" width="1" begin="7" end="7" resetval="0" description="End of Packet transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PKT_0_r" description="The current packet transfer has not been finished"/>
      <bitenum value="0" id="0" token="PKT_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="PKT_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="PKT_1_r" description="The current packet has been transferred"/>
    </bitfield>
    <bitfield id="SYNC" width="1" begin="6" end="6" resetval="0" description="Synchronization status of a channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SYNC_0_r" description="Logical channel is not scheduled or servicing a non synchronized DMA request."/>
      <bitenum value="0" id="0" token="SYNC_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="SYNC_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="SYNC_1_r" description="Logical channel is servicing a synchronized DMA request"/>
    </bitfield>
    <bitfield id="BLOCK" width="1" begin="5" end="5" resetval="0" description="End of block event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BLOCK_0_r" description="The current block transfer has not been finished"/>
      <bitenum value="0" id="0" token="BLOCK_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="BLOCK_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="BLOCK_1_r" description="The current block has been transferred"/>
    </bitfield>
    <bitfield id="LAST" width="1" begin="4" end="4" resetval="0" description="Last frame (start of last frame)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LAST_0_r" description="The start of the last frame to transfer is not reached"/>
      <bitenum value="0" id="0" token="LAST_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="LAST_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="LAST_1_r" description="The start of the last frame to transfer is reached"/>
    </bitfield>
    <bitfield id="FRAME" width="1" begin="3" end="3" resetval="0" description="End of frame event" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FRAME_0_r" description="The end of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="FRAME_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="FRAME_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="FRAME_1_r" description="The end of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="HALF" width="1" begin="2" end="2" resetval="0" description="Half of frame event." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HALF_0_r" description="The half of current transferred frame is not reached"/>
      <bitenum value="0" id="0" token="HALF_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="HALF_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="HALF_1_r" description="The half of current transferred frame is reached"/>
    </bitfield>
    <bitfield id="DROP" width="1" begin="1" end="1" resetval="0" description="Synchronization event drop occured during the transfer" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DROP_0_r" description="No synchronization collision"/>
      <bitenum value="0" id="0" token="DROP_0_w" description="Status bit unchanged"/>
      <bitenum value="1" id="1" token="DROP_1_w" description="Status bit is reset"/>
      <bitenum value="1" id="1" token="DROP_1_r" description="A synchronization collision has been occurred"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSDPi_0" acronym="DMA4_CSDPi_0" offset="0x90" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_1" acronym="DMA4_CSDPi_1" offset="0xF0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_2" acronym="DMA4_CSDPi_2" offset="0x150" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_3" acronym="DMA4_CSDPi_3" offset="0x1B0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_4" acronym="DMA4_CSDPi_4" offset="0x210" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_5" acronym="DMA4_CSDPi_5" offset="0x270" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_6" acronym="DMA4_CSDPi_6" offset="0x2D0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_7" acronym="DMA4_CSDPi_7" offset="0x330" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_8" acronym="DMA4_CSDPi_8" offset="0x390" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_9" acronym="DMA4_CSDPi_9" offset="0x3F0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_10" acronym="DMA4_CSDPi_10" offset="0x450" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_11" acronym="DMA4_CSDPi_11" offset="0x4B0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_12" acronym="DMA4_CSDPi_12" offset="0x510" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_13" acronym="DMA4_CSDPi_13" offset="0x570" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_14" acronym="DMA4_CSDPi_14" offset="0x5D0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_15" acronym="DMA4_CSDPi_15" offset="0x630" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_16" acronym="DMA4_CSDPi_16" offset="0x690" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_17" acronym="DMA4_CSDPi_17" offset="0x6F0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_18" acronym="DMA4_CSDPi_18" offset="0x750" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_19" acronym="DMA4_CSDPi_19" offset="0x7B0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_20" acronym="DMA4_CSDPi_20" offset="0x810" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_21" acronym="DMA4_CSDPi_21" offset="0x870" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_22" acronym="DMA4_CSDPi_22" offset="0x8D0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_23" acronym="DMA4_CSDPi_23" offset="0x930" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_24" acronym="DMA4_CSDPi_24" offset="0x990" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_25" acronym="DMA4_CSDPi_25" offset="0x9F0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_26" acronym="DMA4_CSDPi_26" offset="0xA50" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_27" acronym="DMA4_CSDPi_27" offset="0xAB0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_28" acronym="DMA4_CSDPi_28" offset="0xB10" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_29" acronym="DMA4_CSDPi_29" offset="0xB70" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_30" acronym="DMA4_CSDPi_30" offset="0xBD0" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CSDPi_31" acronym="DMA4_CSDPi_31" offset="0xC30" width="32" description="Channel Source Destination Parameters">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="SRC_ENDIAN" width="1" begin="21" end="21" resetval="-" description="Channel source endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_0" description="Source has Little Endian type"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_1" description="Source has Big Endian type"/>
    </bitfield>
    <bitfield id="SRC_ENDIAN_LOCK" width="1" begin="20" end="20" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="SRC_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="DST_ENDIAN" width="1" begin="19" end="19" resetval="-" description="Channel Destination endianness control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_0" description="Destination has Little Endian type"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_1" description="Destination has Big Endian type"/>
    </bitfield>
    <bitfield id="DST_ENDIAN_LOCK" width="1" begin="18" end="18" resetval="-" description="Endianness Lock" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_ENDIAN_LOCK_0" description="Endianness adapt"/>
      <bitenum value="1" id="1" token="DST_ENDIAN_LOCK_1" description="Endianness lock"/>
    </bitfield>
    <bitfield id="WRITE_MODE" width="2" begin="17" end="16" resetval="0bxx" description="Used to enable writing mode without posting or with posting" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="WRITE_MODE_0" description="Write None Posted (WRNP)"/>
      <bitenum value="1" id="1" token="WRITE_MODE_1" description="Write (Posted)"/>
      <bitenum value="2" id="2" token="WRITE_MODE_2" description="All transaction are mapped on the Write command as posted except for the last transaction in the transfer mapped on a Write None Posted"/>
      <bitenum value="3" id="3" token="WRITE_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="DST_BURST_EN" width="2" begin="15" end="14" resetval="0b00" description="Used to enable bursting on the Write Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="DST_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="DST_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="DST_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="DST_PACKED" width="1" begin="13" end="13" resetval="-" description="Destination receives packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DST_PACKED_0" description="The destination target is non packed"/>
      <bitenum value="1" id="1" token="DST_PACKED_1" description="The destination target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="12" end="9" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="SRC_BURST_EN" width="2" begin="8" end="7" resetval="0bxx" description="Used to enable bursting on the Read Port. Smaller burst size than the programmed burst size is also allowed" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_BURST_EN_0" description="single access"/>
      <bitenum value="1" id="1" token="SRC_BURST_EN_1" description="16 bytes or 4x32-bit / 2x64-bit burst access"/>
      <bitenum value="2" id="2" token="SRC_BURST_EN_2" description="32 bytes or 8x32-bit / 4x64-bit burst access"/>
      <bitenum value="3" id="3" token="SRC_BURST_EN_3" description="64 bytes or 16x32-bit / 8x64-bit burst access"/>
    </bitfield>
    <bitfield id="SRC_PACKED" width="1" begin="6" end="6" resetval="-" description="Source provides packed data." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_PACKED_0" description="The source target is non packed"/>
      <bitenum value="1" id="1" token="SRC_PACKED_1" description="The source target is packed"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="5" end="2" resetval="0x-" description="Write the reset value. Read returns reset value" range="" rwaccess="RW"/>
    <bitfield id="DATA_TYPE" width="2" begin="1" end="0" resetval="0bxx" description="Defines the type of the data moved in the channel." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DATA_TYPE_0" description="8 bits scalar"/>
      <bitenum value="1" id="1" token="DATA_TYPE_1" description="16 bits scalar"/>
      <bitenum value="2" id="2" token="DATA_TYPE_2" description="32 bits scalar"/>
      <bitenum value="3" id="3" token="DATA_TYPE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="DMA4_CENi_0" acronym="DMA4_CENi_0" offset="0x94" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_1" acronym="DMA4_CENi_1" offset="0xF4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_2" acronym="DMA4_CENi_2" offset="0x154" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_3" acronym="DMA4_CENi_3" offset="0x1B4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_4" acronym="DMA4_CENi_4" offset="0x214" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_5" acronym="DMA4_CENi_5" offset="0x274" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_6" acronym="DMA4_CENi_6" offset="0x2D4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_7" acronym="DMA4_CENi_7" offset="0x334" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_8" acronym="DMA4_CENi_8" offset="0x394" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_9" acronym="DMA4_CENi_9" offset="0x3F4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_10" acronym="DMA4_CENi_10" offset="0x454" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_11" acronym="DMA4_CENi_11" offset="0x4B4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_12" acronym="DMA4_CENi_12" offset="0x514" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_13" acronym="DMA4_CENi_13" offset="0x574" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_14" acronym="DMA4_CENi_14" offset="0x5D4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_15" acronym="DMA4_CENi_15" offset="0x634" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_16" acronym="DMA4_CENi_16" offset="0x694" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_17" acronym="DMA4_CENi_17" offset="0x6F4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_18" acronym="DMA4_CENi_18" offset="0x754" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_19" acronym="DMA4_CENi_19" offset="0x7B4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_20" acronym="DMA4_CENi_20" offset="0x814" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_21" acronym="DMA4_CENi_21" offset="0x874" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_22" acronym="DMA4_CENi_22" offset="0x8D4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_23" acronym="DMA4_CENi_23" offset="0x934" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_24" acronym="DMA4_CENi_24" offset="0x994" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_25" acronym="DMA4_CENi_25" offset="0x9F4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_26" acronym="DMA4_CENi_26" offset="0xA54" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_27" acronym="DMA4_CENi_27" offset="0xAB4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_28" acronym="DMA4_CENi_28" offset="0xB14" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_29" acronym="DMA4_CENi_29" offset="0xB74" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_30" acronym="DMA4_CENi_30" offset="0xBD4" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CENi_31" acronym="DMA4_CENi_31" offset="0xC34" width="32" description="Channel Element Number">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Number of elements within a frame (unsigned) to transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_0" acronym="DMA4_CFNi_0" offset="0x98" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_1" acronym="DMA4_CFNi_1" offset="0xF8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_2" acronym="DMA4_CFNi_2" offset="0x158" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_3" acronym="DMA4_CFNi_3" offset="0x1B8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_4" acronym="DMA4_CFNi_4" offset="0x218" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_5" acronym="DMA4_CFNi_5" offset="0x278" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_6" acronym="DMA4_CFNi_6" offset="0x2D8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_7" acronym="DMA4_CFNi_7" offset="0x338" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_8" acronym="DMA4_CFNi_8" offset="0x398" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_9" acronym="DMA4_CFNi_9" offset="0x3F8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_10" acronym="DMA4_CFNi_10" offset="0x458" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_11" acronym="DMA4_CFNi_11" offset="0x4B8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_12" acronym="DMA4_CFNi_12" offset="0x518" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_13" acronym="DMA4_CFNi_13" offset="0x578" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_14" acronym="DMA4_CFNi_14" offset="0x5D8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_15" acronym="DMA4_CFNi_15" offset="0x638" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_16" acronym="DMA4_CFNi_16" offset="0x698" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_17" acronym="DMA4_CFNi_17" offset="0x6F8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_18" acronym="DMA4_CFNi_18" offset="0x758" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_19" acronym="DMA4_CFNi_19" offset="0x7B8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_20" acronym="DMA4_CFNi_20" offset="0x818" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_21" acronym="DMA4_CFNi_21" offset="0x878" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_22" acronym="DMA4_CFNi_22" offset="0x8D8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_23" acronym="DMA4_CFNi_23" offset="0x938" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_24" acronym="DMA4_CFNi_24" offset="0x998" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_25" acronym="DMA4_CFNi_25" offset="0x9F8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_26" acronym="DMA4_CFNi_26" offset="0xA58" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_27" acronym="DMA4_CFNi_27" offset="0xAB8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_28" acronym="DMA4_CFNi_28" offset="0xB18" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_29" acronym="DMA4_CFNi_29" offset="0xB78" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_30" acronym="DMA4_CFNi_30" offset="0xBD8" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CFNi_31" acronym="DMA4_CFNi_31" offset="0xC38" width="32" description="Channel Frame Number">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Number of frames within the block to be transferred (unsigned)" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_0" acronym="DMA4_CSSAi_0" offset="0x9C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_1" acronym="DMA4_CSSAi_1" offset="0xFC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_2" acronym="DMA4_CSSAi_2" offset="0x15C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_3" acronym="DMA4_CSSAi_3" offset="0x1BC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_4" acronym="DMA4_CSSAi_4" offset="0x21C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_5" acronym="DMA4_CSSAi_5" offset="0x27C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_6" acronym="DMA4_CSSAi_6" offset="0x2DC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_7" acronym="DMA4_CSSAi_7" offset="0x33C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_8" acronym="DMA4_CSSAi_8" offset="0x39C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_9" acronym="DMA4_CSSAi_9" offset="0x3FC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_10" acronym="DMA4_CSSAi_10" offset="0x45C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_11" acronym="DMA4_CSSAi_11" offset="0x4BC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_12" acronym="DMA4_CSSAi_12" offset="0x51C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_13" acronym="DMA4_CSSAi_13" offset="0x57C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_14" acronym="DMA4_CSSAi_14" offset="0x5DC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_15" acronym="DMA4_CSSAi_15" offset="0x63C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_16" acronym="DMA4_CSSAi_16" offset="0x69C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_17" acronym="DMA4_CSSAi_17" offset="0x6FC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_18" acronym="DMA4_CSSAi_18" offset="0x75C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_19" acronym="DMA4_CSSAi_19" offset="0x7BC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_20" acronym="DMA4_CSSAi_20" offset="0x81C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_21" acronym="DMA4_CSSAi_21" offset="0x87C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_22" acronym="DMA4_CSSAi_22" offset="0x8DC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_23" acronym="DMA4_CSSAi_23" offset="0x93C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_24" acronym="DMA4_CSSAi_24" offset="0x99C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_25" acronym="DMA4_CSSAi_25" offset="0x9FC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_26" acronym="DMA4_CSSAi_26" offset="0xA5C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_27" acronym="DMA4_CSSAi_27" offset="0xABC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_28" acronym="DMA4_CSSAi_28" offset="0xB1C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_29" acronym="DMA4_CSSAi_29" offset="0xB7C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_30" acronym="DMA4_CSSAi_30" offset="0xBDC" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSSAi_31" acronym="DMA4_CSSAi_31" offset="0xC3C" width="32" description="Channel Source Start Address">
    <bitfield id="SRC_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the source start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_0" acronym="DMA4_CDSAi_0" offset="0xA0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_1" acronym="DMA4_CDSAi_1" offset="0x100" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_2" acronym="DMA4_CDSAi_2" offset="0x160" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_3" acronym="DMA4_CDSAi_3" offset="0x1C0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_4" acronym="DMA4_CDSAi_4" offset="0x220" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_5" acronym="DMA4_CDSAi_5" offset="0x280" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_6" acronym="DMA4_CDSAi_6" offset="0x2E0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_7" acronym="DMA4_CDSAi_7" offset="0x340" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_8" acronym="DMA4_CDSAi_8" offset="0x3A0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_9" acronym="DMA4_CDSAi_9" offset="0x400" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_10" acronym="DMA4_CDSAi_10" offset="0x460" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_11" acronym="DMA4_CDSAi_11" offset="0x4C0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_12" acronym="DMA4_CDSAi_12" offset="0x520" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_13" acronym="DMA4_CDSAi_13" offset="0x580" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_14" acronym="DMA4_CDSAi_14" offset="0x5E0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_15" acronym="DMA4_CDSAi_15" offset="0x640" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_16" acronym="DMA4_CDSAi_16" offset="0x6A0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_17" acronym="DMA4_CDSAi_17" offset="0x700" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_18" acronym="DMA4_CDSAi_18" offset="0x760" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_19" acronym="DMA4_CDSAi_19" offset="0x7C0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_20" acronym="DMA4_CDSAi_20" offset="0x820" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_21" acronym="DMA4_CDSAi_21" offset="0x880" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_22" acronym="DMA4_CDSAi_22" offset="0x8E0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_23" acronym="DMA4_CDSAi_23" offset="0x940" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_24" acronym="DMA4_CDSAi_24" offset="0x9A0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_25" acronym="DMA4_CDSAi_25" offset="0xA00" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_26" acronym="DMA4_CDSAi_26" offset="0xA60" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_27" acronym="DMA4_CDSAi_27" offset="0xAC0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_28" acronym="DMA4_CDSAi_28" offset="0xB20" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_29" acronym="DMA4_CDSAi_29" offset="0xB80" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_30" acronym="DMA4_CDSAi_30" offset="0xBE0" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDSAi_31" acronym="DMA4_CDSAi_31" offset="0xC40" width="32" description="Channel Destination Start Address">
    <bitfield id="DST_START_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="32 bits of the destination start address" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_0" acronym="DMA4_CSEIi_0" offset="0xA4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_1" acronym="DMA4_CSEIi_1" offset="0x104" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_2" acronym="DMA4_CSEIi_2" offset="0x164" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_3" acronym="DMA4_CSEIi_3" offset="0x1C4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_4" acronym="DMA4_CSEIi_4" offset="0x224" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_5" acronym="DMA4_CSEIi_5" offset="0x284" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_6" acronym="DMA4_CSEIi_6" offset="0x2E4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_7" acronym="DMA4_CSEIi_7" offset="0x344" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_8" acronym="DMA4_CSEIi_8" offset="0x3A4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_9" acronym="DMA4_CSEIi_9" offset="0x404" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_10" acronym="DMA4_CSEIi_10" offset="0x464" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_11" acronym="DMA4_CSEIi_11" offset="0x4C4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_12" acronym="DMA4_CSEIi_12" offset="0x524" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_13" acronym="DMA4_CSEIi_13" offset="0x584" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_14" acronym="DMA4_CSEIi_14" offset="0x5E4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_15" acronym="DMA4_CSEIi_15" offset="0x644" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_16" acronym="DMA4_CSEIi_16" offset="0x6A4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_17" acronym="DMA4_CSEIi_17" offset="0x704" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_18" acronym="DMA4_CSEIi_18" offset="0x764" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_19" acronym="DMA4_CSEIi_19" offset="0x7C4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_20" acronym="DMA4_CSEIi_20" offset="0x824" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_21" acronym="DMA4_CSEIi_21" offset="0x884" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_22" acronym="DMA4_CSEIi_22" offset="0x8E4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_23" acronym="DMA4_CSEIi_23" offset="0x944" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_24" acronym="DMA4_CSEIi_24" offset="0x9A4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_25" acronym="DMA4_CSEIi_25" offset="0xA04" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_26" acronym="DMA4_CSEIi_26" offset="0xA64" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_27" acronym="DMA4_CSEIi_27" offset="0xAC4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_28" acronym="DMA4_CSEIi_28" offset="0xB24" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_29" acronym="DMA4_CSEIi_29" offset="0xB84" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_30" acronym="DMA4_CSEIi_30" offset="0xBE4" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSEIi_31" acronym="DMA4_CSEIi_31" offset="0xC44" width="32" description="Channel Source Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_SRC_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel source element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_0" acronym="DMA4_CSFIi_0" offset="0xA8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_1" acronym="DMA4_CSFIi_1" offset="0x108" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_2" acronym="DMA4_CSFIi_2" offset="0x168" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_3" acronym="DMA4_CSFIi_3" offset="0x1C8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_4" acronym="DMA4_CSFIi_4" offset="0x228" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_5" acronym="DMA4_CSFIi_5" offset="0x288" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_6" acronym="DMA4_CSFIi_6" offset="0x2E8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_7" acronym="DMA4_CSFIi_7" offset="0x348" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_8" acronym="DMA4_CSFIi_8" offset="0x3A8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_9" acronym="DMA4_CSFIi_9" offset="0x408" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_10" acronym="DMA4_CSFIi_10" offset="0x468" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_11" acronym="DMA4_CSFIi_11" offset="0x4C8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_12" acronym="DMA4_CSFIi_12" offset="0x528" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_13" acronym="DMA4_CSFIi_13" offset="0x588" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_14" acronym="DMA4_CSFIi_14" offset="0x5E8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_15" acronym="DMA4_CSFIi_15" offset="0x648" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_16" acronym="DMA4_CSFIi_16" offset="0x6A8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_17" acronym="DMA4_CSFIi_17" offset="0x708" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_18" acronym="DMA4_CSFIi_18" offset="0x768" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_19" acronym="DMA4_CSFIi_19" offset="0x7C8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_20" acronym="DMA4_CSFIi_20" offset="0x828" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_21" acronym="DMA4_CSFIi_21" offset="0x888" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_22" acronym="DMA4_CSFIi_22" offset="0x8E8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_23" acronym="DMA4_CSFIi_23" offset="0x948" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_24" acronym="DMA4_CSFIi_24" offset="0x9A8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_25" acronym="DMA4_CSFIi_25" offset="0xA08" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_26" acronym="DMA4_CSFIi_26" offset="0xA68" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_27" acronym="DMA4_CSFIi_27" offset="0xAC8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_28" acronym="DMA4_CSFIi_28" offset="0xB28" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_29" acronym="DMA4_CSFIi_29" offset="0xB88" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_30" acronym="DMA4_CSFIi_30" offset="0xBE8" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSFIi_31" acronym="DMA4_CSFIi_31" offset="0xC48" width="32" description="Channel Source Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_SRC_FRM_INDEX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel source frame index value if source address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=1; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_0" acronym="DMA4_CDEIi_0" offset="0xAC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_1" acronym="DMA4_CDEIi_1" offset="0x10C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_2" acronym="DMA4_CDEIi_2" offset="0x16C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_3" acronym="DMA4_CDEIi_3" offset="0x1CC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_4" acronym="DMA4_CDEIi_4" offset="0x22C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_5" acronym="DMA4_CDEIi_5" offset="0x28C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_6" acronym="DMA4_CDEIi_6" offset="0x2EC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_7" acronym="DMA4_CDEIi_7" offset="0x34C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_8" acronym="DMA4_CDEIi_8" offset="0x3AC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_9" acronym="DMA4_CDEIi_9" offset="0x40C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_10" acronym="DMA4_CDEIi_10" offset="0x46C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_11" acronym="DMA4_CDEIi_11" offset="0x4CC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_12" acronym="DMA4_CDEIi_12" offset="0x52C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_13" acronym="DMA4_CDEIi_13" offset="0x58C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_14" acronym="DMA4_CDEIi_14" offset="0x5EC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_15" acronym="DMA4_CDEIi_15" offset="0x64C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_16" acronym="DMA4_CDEIi_16" offset="0x6AC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_17" acronym="DMA4_CDEIi_17" offset="0x70C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_18" acronym="DMA4_CDEIi_18" offset="0x76C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_19" acronym="DMA4_CDEIi_19" offset="0x7CC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_20" acronym="DMA4_CDEIi_20" offset="0x82C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_21" acronym="DMA4_CDEIi_21" offset="0x88C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_22" acronym="DMA4_CDEIi_22" offset="0x8EC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_23" acronym="DMA4_CDEIi_23" offset="0x94C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_24" acronym="DMA4_CDEIi_24" offset="0x9AC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_25" acronym="DMA4_CDEIi_25" offset="0xA0C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_26" acronym="DMA4_CDEIi_26" offset="0xA6C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_27" acronym="DMA4_CDEIi_27" offset="0xACC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_28" acronym="DMA4_CDEIi_28" offset="0xB2C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_29" acronym="DMA4_CDEIi_29" offset="0xB8C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_30" acronym="DMA4_CDEIi_30" offset="0xBEC" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDEIi_31" acronym="DMA4_CDEIi_31" offset="0xC4C" width="32" description="Channel Destination Element Index (Signed)">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CHANNEL_DST_ELMNT_INDEX" width="16" begin="15" end="0" resetval="0x----" description="Channel destination element index" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_0" acronym="DMA4_CDFIi_0" offset="0xB0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_1" acronym="DMA4_CDFIi_1" offset="0x110" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_2" acronym="DMA4_CDFIi_2" offset="0x170" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_3" acronym="DMA4_CDFIi_3" offset="0x1D0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_4" acronym="DMA4_CDFIi_4" offset="0x230" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_5" acronym="DMA4_CDFIi_5" offset="0x290" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_6" acronym="DMA4_CDFIi_6" offset="0x2F0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_7" acronym="DMA4_CDFIi_7" offset="0x350" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_8" acronym="DMA4_CDFIi_8" offset="0x3B0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_9" acronym="DMA4_CDFIi_9" offset="0x410" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_10" acronym="DMA4_CDFIi_10" offset="0x470" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_11" acronym="DMA4_CDFIi_11" offset="0x4D0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_12" acronym="DMA4_CDFIi_12" offset="0x530" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_13" acronym="DMA4_CDFIi_13" offset="0x590" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_14" acronym="DMA4_CDFIi_14" offset="0x5F0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_15" acronym="DMA4_CDFIi_15" offset="0x650" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_16" acronym="DMA4_CDFIi_16" offset="0x6B0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_17" acronym="DMA4_CDFIi_17" offset="0x710" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_18" acronym="DMA4_CDFIi_18" offset="0x770" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_19" acronym="DMA4_CDFIi_19" offset="0x7D0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_20" acronym="DMA4_CDFIi_20" offset="0x830" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_21" acronym="DMA4_CDFIi_21" offset="0x890" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_22" acronym="DMA4_CDFIi_22" offset="0x8F0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_23" acronym="DMA4_CDFIi_23" offset="0x950" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_24" acronym="DMA4_CDFIi_24" offset="0x9B0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_25" acronym="DMA4_CDFIi_25" offset="0xA10" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_26" acronym="DMA4_CDFIi_26" offset="0xA70" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_27" acronym="DMA4_CDFIi_27" offset="0xAD0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_28" acronym="DMA4_CDFIi_28" offset="0xB30" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_29" acronym="DMA4_CDFIi_29" offset="0xB90" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_30" acronym="DMA4_CDFIi_30" offset="0xBF0" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDFIi_31" acronym="DMA4_CDFIi_31" offset="0xC50" width="32" description="Channel Destination Frame Index (Signed) or 16-bit Packet size">
    <bitfield id="CH_DST_FRM_IDX_OR_16BIT_PKT_ELNT_NBR" width="32" begin="31" end="0" resetval="0x--------" description="Channel destination frame index value if destination address is in double index mode. Or if fs=bs=1 and DMA_CCR[SEL_SRC_DST_SYNC]=0; the bit field [15:0] gives the number of element in packet. The field [31:16] is unused for the packet size.." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CSACi_0" acronym="DMA4_CSACi_0" offset="0xB4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_1" acronym="DMA4_CSACi_1" offset="0x114" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_2" acronym="DMA4_CSACi_2" offset="0x174" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_3" acronym="DMA4_CSACi_3" offset="0x1D4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_4" acronym="DMA4_CSACi_4" offset="0x234" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_5" acronym="DMA4_CSACi_5" offset="0x294" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_6" acronym="DMA4_CSACi_6" offset="0x2F4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_7" acronym="DMA4_CSACi_7" offset="0x354" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_8" acronym="DMA4_CSACi_8" offset="0x3B4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_9" acronym="DMA4_CSACi_9" offset="0x414" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_10" acronym="DMA4_CSACi_10" offset="0x474" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_11" acronym="DMA4_CSACi_11" offset="0x4D4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_12" acronym="DMA4_CSACi_12" offset="0x534" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_13" acronym="DMA4_CSACi_13" offset="0x594" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_14" acronym="DMA4_CSACi_14" offset="0x5F4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_15" acronym="DMA4_CSACi_15" offset="0x654" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_16" acronym="DMA4_CSACi_16" offset="0x6B4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_17" acronym="DMA4_CSACi_17" offset="0x714" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_18" acronym="DMA4_CSACi_18" offset="0x774" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_19" acronym="DMA4_CSACi_19" offset="0x7D4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_20" acronym="DMA4_CSACi_20" offset="0x834" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_21" acronym="DMA4_CSACi_21" offset="0x894" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_22" acronym="DMA4_CSACi_22" offset="0x8F4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_23" acronym="DMA4_CSACi_23" offset="0x954" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_24" acronym="DMA4_CSACi_24" offset="0x9B4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_25" acronym="DMA4_CSACi_25" offset="0xA14" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_26" acronym="DMA4_CSACi_26" offset="0xA74" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_27" acronym="DMA4_CSACi_27" offset="0xAD4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_28" acronym="DMA4_CSACi_28" offset="0xB34" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_29" acronym="DMA4_CSACi_29" offset="0xB94" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_30" acronym="DMA4_CSACi_30" offset="0xBF4" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CSACi_31" acronym="DMA4_CSACi_31" offset="0xC54" width="32" description="Channel Source Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="SRC_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current source address counter value" range="" rwaccess="R"/>
  </register>
  <register id="DMA4_CDACi_0" acronym="DMA4_CDACi_0" offset="0xB8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_1" acronym="DMA4_CDACi_1" offset="0x118" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_2" acronym="DMA4_CDACi_2" offset="0x178" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_3" acronym="DMA4_CDACi_3" offset="0x1D8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_4" acronym="DMA4_CDACi_4" offset="0x238" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_5" acronym="DMA4_CDACi_5" offset="0x298" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_6" acronym="DMA4_CDACi_6" offset="0x2F8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_7" acronym="DMA4_CDACi_7" offset="0x358" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_8" acronym="DMA4_CDACi_8" offset="0x3B8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_9" acronym="DMA4_CDACi_9" offset="0x418" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_10" acronym="DMA4_CDACi_10" offset="0x478" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_11" acronym="DMA4_CDACi_11" offset="0x4D8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_12" acronym="DMA4_CDACi_12" offset="0x538" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_13" acronym="DMA4_CDACi_13" offset="0x598" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_14" acronym="DMA4_CDACi_14" offset="0x5F8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_15" acronym="DMA4_CDACi_15" offset="0x658" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_16" acronym="DMA4_CDACi_16" offset="0x6B8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_17" acronym="DMA4_CDACi_17" offset="0x718" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_18" acronym="DMA4_CDACi_18" offset="0x778" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_19" acronym="DMA4_CDACi_19" offset="0x7D8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_20" acronym="DMA4_CDACi_20" offset="0x838" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_21" acronym="DMA4_CDACi_21" offset="0x898" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_22" acronym="DMA4_CDACi_22" offset="0x8F8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_23" acronym="DMA4_CDACi_23" offset="0x958" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_24" acronym="DMA4_CDACi_24" offset="0x9B8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_25" acronym="DMA4_CDACi_25" offset="0xA18" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_26" acronym="DMA4_CDACi_26" offset="0xA78" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_27" acronym="DMA4_CDACi_27" offset="0xAD8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_28" acronym="DMA4_CDACi_28" offset="0xB38" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_29" acronym="DMA4_CDACi_29" offset="0xB98" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_30" acronym="DMA4_CDACi_30" offset="0xBF8" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDACi_31" acronym="DMA4_CDACi_31" offset="0xC58" width="32" description="Channel Destination Address Value. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="DST_ELMNT_ADRS" width="32" begin="31" end="0" resetval="0x--------" description="Current destination address counter value" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_0" acronym="DMA4_CCENi_0" offset="0xBC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_1" acronym="DMA4_CCENi_1" offset="0x11C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_2" acronym="DMA4_CCENi_2" offset="0x17C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_3" acronym="DMA4_CCENi_3" offset="0x1DC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_4" acronym="DMA4_CCENi_4" offset="0x23C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_5" acronym="DMA4_CCENi_5" offset="0x29C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_6" acronym="DMA4_CCENi_6" offset="0x2FC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_7" acronym="DMA4_CCENi_7" offset="0x35C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_8" acronym="DMA4_CCENi_8" offset="0x3BC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_9" acronym="DMA4_CCENi_9" offset="0x41C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_10" acronym="DMA4_CCENi_10" offset="0x47C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_11" acronym="DMA4_CCENi_11" offset="0x4DC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_12" acronym="DMA4_CCENi_12" offset="0x53C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_13" acronym="DMA4_CCENi_13" offset="0x59C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_14" acronym="DMA4_CCENi_14" offset="0x5FC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_15" acronym="DMA4_CCENi_15" offset="0x65C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_16" acronym="DMA4_CCENi_16" offset="0x6BC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_17" acronym="DMA4_CCENi_17" offset="0x71C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_18" acronym="DMA4_CCENi_18" offset="0x77C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_19" acronym="DMA4_CCENi_19" offset="0x7DC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_20" acronym="DMA4_CCENi_20" offset="0x83C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_21" acronym="DMA4_CCENi_21" offset="0x89C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_22" acronym="DMA4_CCENi_22" offset="0x8FC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_23" acronym="DMA4_CCENi_23" offset="0x95C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_24" acronym="DMA4_CCENi_24" offset="0x9BC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_25" acronym="DMA4_CCENi_25" offset="0xA1C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_26" acronym="DMA4_CCENi_26" offset="0xA7C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_27" acronym="DMA4_CCENi_27" offset="0xADC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_28" acronym="DMA4_CCENi_28" offset="0xB3C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_29" acronym="DMA4_CCENi_29" offset="0xB9C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_30" acronym="DMA4_CCENi_30" offset="0xBFC" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCENi_31" acronym="DMA4_CCENi_31" offset="0xC5C" width="32" description="Channel Current Transferred Element Number in the current frame. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_ELMNT_NBR" width="24" begin="23" end="0" resetval="0x------" description="Channel current transferred element number in the current frame" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_0" acronym="DMA4_CCFNi_0" offset="0xC0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_1" acronym="DMA4_CCFNi_1" offset="0x120" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_2" acronym="DMA4_CCFNi_2" offset="0x180" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_3" acronym="DMA4_CCFNi_3" offset="0x1E0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_4" acronym="DMA4_CCFNi_4" offset="0x240" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_5" acronym="DMA4_CCFNi_5" offset="0x2A0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_6" acronym="DMA4_CCFNi_6" offset="0x300" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_7" acronym="DMA4_CCFNi_7" offset="0x360" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_8" acronym="DMA4_CCFNi_8" offset="0x3C0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_9" acronym="DMA4_CCFNi_9" offset="0x420" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_10" acronym="DMA4_CCFNi_10" offset="0x480" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_11" acronym="DMA4_CCFNi_11" offset="0x4E0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_12" acronym="DMA4_CCFNi_12" offset="0x540" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_13" acronym="DMA4_CCFNi_13" offset="0x5A0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_14" acronym="DMA4_CCFNi_14" offset="0x600" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_15" acronym="DMA4_CCFNi_15" offset="0x660" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_16" acronym="DMA4_CCFNi_16" offset="0x6C0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_17" acronym="DMA4_CCFNi_17" offset="0x720" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_18" acronym="DMA4_CCFNi_18" offset="0x780" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_19" acronym="DMA4_CCFNi_19" offset="0x7E0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_20" acronym="DMA4_CCFNi_20" offset="0x840" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_21" acronym="DMA4_CCFNi_21" offset="0x8A0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_22" acronym="DMA4_CCFNi_22" offset="0x900" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_23" acronym="DMA4_CCFNi_23" offset="0x960" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_24" acronym="DMA4_CCFNi_24" offset="0x9C0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_25" acronym="DMA4_CCFNi_25" offset="0xA20" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_26" acronym="DMA4_CCFNi_26" offset="0xA80" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_27" acronym="DMA4_CCFNi_27" offset="0xAE0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_28" acronym="DMA4_CCFNi_28" offset="0xB40" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_29" acronym="DMA4_CCFNi_29" offset="0xBA0" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_30" acronym="DMA4_CCFNi_30" offset="0xC00" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCFNi_31" acronym="DMA4_CCFNi_31" offset="0xC60" width="32" description="Channel Current Transferred Frame Number in the current transfer. User has to access this register only in 32-bit access. If accessed in 8-bit or 16bit data may be correupted.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CURRENT_FRAME_NBR" width="16" begin="15" end="0" resetval="0x----" description="Channel current transferred frame number in the current transfer" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_0" acronym="DMA4_COLORi_0" offset="0xC4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_1" acronym="DMA4_COLORi_1" offset="0x124" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_2" acronym="DMA4_COLORi_2" offset="0x184" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_3" acronym="DMA4_COLORi_3" offset="0x1E4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_4" acronym="DMA4_COLORi_4" offset="0x244" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_5" acronym="DMA4_COLORi_5" offset="0x2A4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_6" acronym="DMA4_COLORi_6" offset="0x304" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_7" acronym="DMA4_COLORi_7" offset="0x364" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_8" acronym="DMA4_COLORi_8" offset="0x3C4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_9" acronym="DMA4_COLORi_9" offset="0x424" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_10" acronym="DMA4_COLORi_10" offset="0x484" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_11" acronym="DMA4_COLORi_11" offset="0x4E4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_12" acronym="DMA4_COLORi_12" offset="0x544" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_13" acronym="DMA4_COLORi_13" offset="0x5A4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_14" acronym="DMA4_COLORi_14" offset="0x604" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_15" acronym="DMA4_COLORi_15" offset="0x664" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_16" acronym="DMA4_COLORi_16" offset="0x6C4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_17" acronym="DMA4_COLORi_17" offset="0x724" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_18" acronym="DMA4_COLORi_18" offset="0x784" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_19" acronym="DMA4_COLORi_19" offset="0x7E4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_20" acronym="DMA4_COLORi_20" offset="0x844" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_21" acronym="DMA4_COLORi_21" offset="0x8A4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_22" acronym="DMA4_COLORi_22" offset="0x904" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_23" acronym="DMA4_COLORi_23" offset="0x964" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_24" acronym="DMA4_COLORi_24" offset="0x9C4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_25" acronym="DMA4_COLORi_25" offset="0xA24" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_26" acronym="DMA4_COLORi_26" offset="0xA84" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_27" acronym="DMA4_COLORi_27" offset="0xAE4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_28" acronym="DMA4_COLORi_28" offset="0xB44" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_29" acronym="DMA4_COLORi_29" offset="0xBA4" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_30" acronym="DMA4_COLORi_30" offset="0xC04" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_COLORi_31" acronym="DMA4_COLORi_31" offset="0xC64" width="32" description="Channel DMA COLOR KEY /SOLID COLOR">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x--" description="Write 0's for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="CH_BLT_FRGRND_COLOR_OR_SOLID_COLOR_PTRN" width="24" begin="23" end="0" resetval="0x------" description="Color key or solid color pattern: The pattern is replicated according to the data type. If the data-type is 8-bit the pattern is replicated 4 times to fill the register in order to enhance processing when data is packed at the graphic module input. The same resoning for 16-bit data-type." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CDPi_0" acronym="DMA4_CDPi_0" offset="0xD0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_1" acronym="DMA4_CDPi_1" offset="0x130" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_2" acronym="DMA4_CDPi_2" offset="0x190" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_3" acronym="DMA4_CDPi_3" offset="0x1F0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_4" acronym="DMA4_CDPi_4" offset="0x250" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_5" acronym="DMA4_CDPi_5" offset="0x2B0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_6" acronym="DMA4_CDPi_6" offset="0x310" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_7" acronym="DMA4_CDPi_7" offset="0x370" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_8" acronym="DMA4_CDPi_8" offset="0x3D0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_9" acronym="DMA4_CDPi_9" offset="0x430" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_10" acronym="DMA4_CDPi_10" offset="0x490" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_11" acronym="DMA4_CDPi_11" offset="0x4F0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_12" acronym="DMA4_CDPi_12" offset="0x550" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_13" acronym="DMA4_CDPi_13" offset="0x5B0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_14" acronym="DMA4_CDPi_14" offset="0x610" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_15" acronym="DMA4_CDPi_15" offset="0x670" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_16" acronym="DMA4_CDPi_16" offset="0x6D0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_17" acronym="DMA4_CDPi_17" offset="0x730" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_18" acronym="DMA4_CDPi_18" offset="0x790" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_19" acronym="DMA4_CDPi_19" offset="0x7F0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_20" acronym="DMA4_CDPi_20" offset="0x850" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_21" acronym="DMA4_CDPi_21" offset="0x8B0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_22" acronym="DMA4_CDPi_22" offset="0x910" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_23" acronym="DMA4_CDPi_23" offset="0x970" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_24" acronym="DMA4_CDPi_24" offset="0x9D0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_25" acronym="DMA4_CDPi_25" offset="0xA30" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_26" acronym="DMA4_CDPi_26" offset="0xA90" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_27" acronym="DMA4_CDPi_27" offset="0xAF0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_28" acronym="DMA4_CDPi_28" offset="0xB50" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_29" acronym="DMA4_CDPi_29" offset="0xBB0" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_30" acronym="DMA4_CDPi_30" offset="0xC10" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CDPi_31" acronym="DMA4_CDPi_31" offset="0xC70" width="32" description="This register controls the various parameters of the link list mechanism">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x00000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="FAST" width="1" begin="10" end="10" resetval="0x0" description="Sets the fast-start mode for linked list descriptor types 1, 2 and 3" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FAST_0" description="No fast-start mode"/>
      <bitenum value="1" id="1" token="FAST_1" description="Fast-start mode is enabled."/>
    </bitfield>
    <bitfield id="TRANSFER_MODE" width="2" begin="9" end="8" resetval="0x0" description="Enable linked-list transfer mode" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="TRANSFER_MODE_0" description="Normal transfer mode is used."/>
      <bitenum value="1" id="1" token="TRANSFER_MODE_1" description="Linked-list channel mode for type 1, 2, or 3 descriptor is used."/>
      <bitenum value="2" id="2" token="TRANSFER_MODE_2" description="Undefined"/>
      <bitenum value="3" id="3" token="TRANSFER_MODE_3" description="Undefined"/>
    </bitfield>
    <bitfield id="PAUSE_LINK_LIST" width="1" begin="7" end="7" resetval="0x0" description="Suspend the linked-list transfer at completion of the current block transfer." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PAUSE_LINK_LIST_0" description="Linked list is active."/>
      <bitenum value="1" id="1" token="PAUSE_LINK_LIST_1" description="Linked list is suspended at the boundary of next descriptor loading."/>
    </bitfield>
    <bitfield id="NEXT_DESCRIPTOR_TYPE" width="3" begin="6" end="4" resetval="0x-" description="Next Descriptor Type" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="NEXT_DESCRIPTOR_TYPE_0" description="Undefined"/>
      <bitenum value="1" id="1" token="NEXT_DESCRIPTOR_TYPE_1" description="Next descriptor is of type 1."/>
      <bitenum value="2" id="2" token="NEXT_DESCRIPTOR_TYPE_2" description="Next descriptor is of type 2."/>
      <bitenum value="3" id="3" token="NEXT_DESCRIPTOR_TYPE_3" description="Next descriptor is of type 3."/>
      <bitenum value="4" id="4" token="NEXT_DESCRIPTOR_TYPE_4" description="Undefined"/>
      <bitenum value="5" id="5" token="NEXT_DESCRIPTOR_TYPE_5" description="Undefined"/>
      <bitenum value="6" id="6" token="NEXT_DESCRIPTOR_TYPE_6" description="Undefined"/>
      <bitenum value="7" id="7" token="NEXT_DESCRIPTOR_TYPE_7" description="Undefined"/>
    </bitfield>
    <bitfield id="SRC_VALID" width="2" begin="3" end="2" resetval="0x-" description="Source address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SRC_VALID_0" description="The source address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="SRC_VALID_1" description="The source address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="SRC_VALID_2" description="The source start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="SRC_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
    <bitfield id="DEST_VALID" width="2" begin="1" end="0" resetval="0x-" description="Destination address valid" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="DEST_VALID_0" description="The destination address is not present in the next descriptor and continuous incrementing is enabled."/>
      <bitenum value="1" id="1" token="DEST_VALID_1" description="The destination address must be reloaded in the next descriptor transfer."/>
      <bitenum value="2" id="2" token="DEST_VALID_2" description="The destination start address is not present in the next descriptor. But will reload the one from configuration memory which belongs to the previous descriptor."/>
      <bitenum value="3" id="3" token="DEST_VALID_3" description="Undefined addressing mode"/>
    </bitfield>
  </register>
  <register id="DMA4_CNDPi_0" acronym="DMA4_CNDPi_0" offset="0xD4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_1" acronym="DMA4_CNDPi_1" offset="0x134" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_2" acronym="DMA4_CNDPi_2" offset="0x194" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_3" acronym="DMA4_CNDPi_3" offset="0x1F4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_4" acronym="DMA4_CNDPi_4" offset="0x254" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_5" acronym="DMA4_CNDPi_5" offset="0x2B4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_6" acronym="DMA4_CNDPi_6" offset="0x314" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_7" acronym="DMA4_CNDPi_7" offset="0x374" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_8" acronym="DMA4_CNDPi_8" offset="0x3D4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_9" acronym="DMA4_CNDPi_9" offset="0x434" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_10" acronym="DMA4_CNDPi_10" offset="0x494" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_11" acronym="DMA4_CNDPi_11" offset="0x4F4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_12" acronym="DMA4_CNDPi_12" offset="0x554" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_13" acronym="DMA4_CNDPi_13" offset="0x5B4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_14" acronym="DMA4_CNDPi_14" offset="0x614" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_15" acronym="DMA4_CNDPi_15" offset="0x674" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_16" acronym="DMA4_CNDPi_16" offset="0x6D4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_17" acronym="DMA4_CNDPi_17" offset="0x734" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_18" acronym="DMA4_CNDPi_18" offset="0x794" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_19" acronym="DMA4_CNDPi_19" offset="0x7F4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_20" acronym="DMA4_CNDPi_20" offset="0x854" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_21" acronym="DMA4_CNDPi_21" offset="0x8B4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_22" acronym="DMA4_CNDPi_22" offset="0x914" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_23" acronym="DMA4_CNDPi_23" offset="0x974" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_24" acronym="DMA4_CNDPi_24" offset="0x9D4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_25" acronym="DMA4_CNDPi_25" offset="0xA34" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_26" acronym="DMA4_CNDPi_26" offset="0xA94" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_27" acronym="DMA4_CNDPi_27" offset="0xAF4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_28" acronym="DMA4_CNDPi_28" offset="0xB54" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_29" acronym="DMA4_CNDPi_29" offset="0xBB4" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_30" acronym="DMA4_CNDPi_30" offset="0xC14" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CNDPi_31" acronym="DMA4_CNDPi_31" offset="0xC74" width="32" description="This register contains the Next descriptor Address Pointer for the link list Mechanism">
    <bitfield id="NEXT_DESCRIPTOR_POINTER" width="30" begin="31" end="2" resetval="0bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" description="This register contains the Next descriptor Address Pointer for the link list Mechanism" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_0" acronym="DMA4_CCDNi_0" offset="0xD8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_1" acronym="DMA4_CCDNi_1" offset="0x138" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_2" acronym="DMA4_CCDNi_2" offset="0x198" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_3" acronym="DMA4_CCDNi_3" offset="0x1F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_4" acronym="DMA4_CCDNi_4" offset="0x258" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_5" acronym="DMA4_CCDNi_5" offset="0x2B8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_6" acronym="DMA4_CCDNi_6" offset="0x318" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_7" acronym="DMA4_CCDNi_7" offset="0x378" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_8" acronym="DMA4_CCDNi_8" offset="0x3D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_9" acronym="DMA4_CCDNi_9" offset="0x438" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_10" acronym="DMA4_CCDNi_10" offset="0x498" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_11" acronym="DMA4_CCDNi_11" offset="0x4F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_12" acronym="DMA4_CCDNi_12" offset="0x558" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_13" acronym="DMA4_CCDNi_13" offset="0x5B8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_14" acronym="DMA4_CCDNi_14" offset="0x618" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_15" acronym="DMA4_CCDNi_15" offset="0x678" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_16" acronym="DMA4_CCDNi_16" offset="0x6D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_17" acronym="DMA4_CCDNi_17" offset="0x738" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_18" acronym="DMA4_CCDNi_18" offset="0x798" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_19" acronym="DMA4_CCDNi_19" offset="0x7F8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_20" acronym="DMA4_CCDNi_20" offset="0x858" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_21" acronym="DMA4_CCDNi_21" offset="0x8B8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_22" acronym="DMA4_CCDNi_22" offset="0x918" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_23" acronym="DMA4_CCDNi_23" offset="0x978" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_24" acronym="DMA4_CCDNi_24" offset="0x9D8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_25" acronym="DMA4_CCDNi_25" offset="0xA38" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_26" acronym="DMA4_CCDNi_26" offset="0xA98" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_27" acronym="DMA4_CCDNi_27" offset="0xAF8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_28" acronym="DMA4_CCDNi_28" offset="0xB58" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_29" acronym="DMA4_CCDNi_29" offset="0xBB8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_30" acronym="DMA4_CCDNi_30" offset="0xC18" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
  <register id="DMA4_CCDNi_31" acronym="DMA4_CCDNi_31" offset="0xC78" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Write 0's for future compatibility, Reads return 0" range="" rwaccess="RW"/>
    <bitfield id="CURRENT_DESCRIPTOR_NBR" width="16" begin="15" end="0" resetval="0x----" description="This register when read contains the current active descriptor number in the link list. This register is Read/write to allow user initialization." range="" rwaccess="RW"/>
  </register>
</module>
