soc/build
tst.ipynb
*.pyc
soc/modules/verilog/udpCore.v