;redcode
;assert 1
	SPL 0, <10
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 10, @0
	ADD 210, 60
	SLT 20, 0
	MOV -7, <-20
	SUB #0, @403
	MOV -1, <-21
	SUB #0, @403
	SUB 20, @0
	SUB 20, @0
	SUB 100, -100
	SUB 100, -100
	DAT #170, #-150
	SUB #-30, 9
	DAT #170, #-150
	CMP @127, 106
	SUB #812, @220
	CMP #12, @10
	SLT 121, 202
	SUB @121, 106
	SUB -207, <-130
	SPL <12, #10
	SPL <12, #10
	SPL <12, #10
	SPL <12, #10
	SPL <12, #10
	SUB 100, -100
	CMP -207, <-130
	CMP -207, <-130
	CMP -207, <-130
	SUB 0, <1
	SUB 0, <1
	CMP -207, <-130
	SUB -207, <-130
	MOV -1, <-20
	ADD 210, 60
	SUB 0, 900
	SLT 20, 0
	SUB 0, 900
	SLT 20, 0
	SLT 20, 0
	SLT 20, 0
	MOV -1, <-20
	ADD 210, 60
	CMP <-127, 100
	ADD @121, <101
	ADD @121, <101
	MOV -1, <-20
