vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/adder_8_inbuilt.vhd -lib work generic_FF_12.vhd -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/adder_8_inbuilt.vhd -lib work generic_FF_12.vhd -lib work processor.vhd 
vhdtdtfi -prj IMAGE_PROCESSING -o "D:/Zain/Study material/Semester 3/FPGA/image_processing/IMAGE_PROCESSING/processor.vhi" -module processor -template C:/Xilinx/14.7/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib work ipcore_dir/multiplier.vhd -lib work ipcore_dir/adder_20_inbuilt.vhd -lib work reg_16b.vhd -lib work processor.vhd 
