-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Tue Feb 13 01:13:58 2024

COMPONENT fifo8x9_2
	PORT
	(
		clk		:	 IN STD_LOGIC;
		rst		:	 IN STD_LOGIC;
		rd		:	 IN STD_LOGIC;
		wr		:	 IN STD_LOGIC;
		rdinc	:	 IN STD_LOGIC;
		wrinc	:	 IN STD_LOGIC;
		rdptrclr	:	 IN STD_LOGIC;
		wrptrclr	:	 IN STD_LOGIC;
		data_in		:	 IN STD_LOGIC_VECTOR(8 DOWNTO 0);
		data_out	:	 OUT STD_LOGIC_VECTOR(8 DOWNTO 0)
	);
END COMPONENT;