part=xcu250-figd2104-2l-e

[hls]
flow_target=vitis
clock=300MHz
clock_uncertainty=15%
syn.file=./src/k_ec_adder.cpp
syn.file_cflags=./src/k_ec_adder.cpp,-I./include/ -I../../common/include/
tb.file=./test/test.cpp
tb.file_cflags=./test/test.cpp,-I./include/ -I../../common/include
syn.top=k_bls12_377_ec_adder
vivado.optimization_level=3
cosim.enable_dataflow_profiling=true
package.output.format=xo
