5 9 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd disable3.vcd -o disable3.cdd -v disable3.v
3 0 $root $root NA 0 0
3 0 main main disable3.v 9 37
2 1 15 a000e 1 3e 21002 0 0 1 2 2 2
2 2 15 a000e 2 3d 3100a 0 0 1 2 1102 foo
2 3 20 a000e 1 3e 20002 0 0 1 2 2 4
2 4 20 a000e 2 3d 3100a 0 0 1 2 1102 bar
2 5 25 8000b 2 3f 20002 0 0 1 2 2
1 a 11 830004 1 0 0 0 1 1 102
4 2 0 0
4 4 0 0
4 5 0 0
4 3 5 5
4 1 3 3
3 1 main.foo main.foo disable3.v 15 19
2 6 16 f0012 1 0 20004 0 0 1 4 0
2 7 16 b000b 0 1 400 0 0 a
2 8 16 b0012 1 37 11006 6 7
2 9 17 c000c 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 10 17 b000c 2 2c 2000a 9 0 32 2 aa aa aa aa aa aa aa aa
2 11 18 f0012 1 0 20008 0 0 1 4 1
2 12 18 b000b 0 1 400 0 0 a
2 13 18 b0012 1 37 a 11 12
4 13 0 0
4 10 13 0
4 8 10 10
3 1 main.bar main.bar disable3.v 20 24
2 14 21 c000d 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 15 21 b000d 3 2c 3100a 14 0 32 2 aa aa aa aa aa aa aa aa
2 16 23 d0017 0 40 20002 0 0 1 2 2 foo
2 17 22 100010 1 1 8 0 0 a
2 18 22 f000f 1 1d 20004 17 0 1 2 102
2 19 22 b0012 1 39 6 18 0
4 16 0 0
4 19 16 0
4 15 19 0
