#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov  5 12:32:10 2020
# Process ID: 20348
# Current directory: F:/FPGA/Design/uart_loopback/uart_loopback.runs/impl_1
# Command line: vivado.exe -log uart_loopback.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_loopback.tcl -notrace
# Log file: F:/FPGA/Design/uart_loopback/uart_loopback.runs/impl_1/uart_loopback.vdi
# Journal file: F:/FPGA/Design/uart_loopback/uart_loopback.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback.tcl -notrace
