Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 30 02:54:50 2024
| Host         : LAPTOP-4TN2N2PV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file urbana_wrapper_control_sets_placed.rpt
| Design       : urbana_wrapper
| Device       : xc7s50
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   120 |
| Unused register locations in slices containing registers |   201 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             223 |           84 |
| No           | No                    | Yes                    |              73 |           29 |
| No           | Yes                   | No                     |             248 |           94 |
| Yes          | No                    | No                     |             204 |           48 |
| Yes          | No                    | Yes                    |             463 |          216 |
| Yes          | Yes                   | No                     |             876 |          292 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                             Enable Signal                                                                                             |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                       | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              1 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                     |                1 |              1 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              1 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                              |                1 |              1 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              1 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              1 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              1 |
| ~urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              1 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                     |                1 |              2 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              2 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       |                                                                                                                                                     |                2 |              3 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    |                                                                                                                                                     |                2 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/sub_cnt[3]_i_1_n_0                                                                                                                                     | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/axi_awready_i_2_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              4 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/round_cnt_reg[0][0]                                                                                                                                 | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              4 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                     |                2 |              4 |
| ~urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              4 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                1 |              5 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |              5 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                        |                                                                                                                                                     |                1 |              6 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                 |                                                                                                                                                     |                2 |              6 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |              6 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                      |                                                                                                                                                     |                2 |              6 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | urbana_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |              6 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                4 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                       |                                                                                                                                                     |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                           | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                             |                                                                                                                                                     |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/new_sboxw[23]_i_1_n_0                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/new_sboxw[7]_i_1_n_0                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/new_sboxw[15]_i_1_n_0                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[13]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                5 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[11]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                5 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[15]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                7 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[4]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                6 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[9]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                7 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[3]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                4 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[12]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                5 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[7]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                4 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[1]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                8 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[2]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                7 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[0]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                6 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[5]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                7 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[8]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                6 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[6]                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                5 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[10]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                7 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/E[14]                                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                6 |              8 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                     |                1 |              8 |
| ~urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                             |                                                                                                                                                     |                2 |              8 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                     |                7 |              8 |
|  urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                    |                                                                                                                                                     |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                  | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                  | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                  | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                3 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                   | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                1 |              8 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                        | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |                2 |              8 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                     |                                                                                                                                                     |                4 |             10 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                    | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                2 |             10 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                3 |             11 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             16 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             20 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                           | urbana_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                              |                5 |             20 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                       | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                      |                5 |             23 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                7 |             24 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |               23 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               12 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                      | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/shift_reg[31]_i_1_n_0                                                                                                                               | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |               12 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |                8 |             32 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                     |                7 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               12 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                7 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                     |                5 |             32 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                 |                                                                                                                                                     |                7 |             33 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | urbana_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                        |                                                                                                                                                     |               11 |             47 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |               24 |             51 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                     |               10 |             75 |
|  urbana_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                       |                                                                                                                                                     |               31 |             80 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               30 |             80 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/key_ld_p                                                                                                                                                    | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |               37 |            128 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/rk[127]_i_1_n_0                                                                                                                                     | urbana_i/aes_0/inst/aes_v1_0_S00_AXI_inst/aes0/U0/FSM_onehot_state_reg[11]_0                                                                        |               54 |            128 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[34]                                                                                                              |                                                                                                                                                     |               16 |            128 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               64 |            148 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       |                                                                                                                                                     |               59 |            157 |
|  urbana_i/clk_wiz_1/inst/clk_out1                         | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | urbana_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               90 |            218 |
+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    10 |
| 5      |                     2 |
| 6      |                     6 |
| 8      |                    59 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                    28 |
+--------+-----------------------+


