
*** Running xst
    with args -ifn hwcosim_top.xst -ofn hwcosim_top.srp -intstyle ise

Reading design: hwcosim_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" into library work
Parsing module <fr_cmplr_v5_0_b6abdcad38a718af>.
Parsing module <fr_cmplr_v5_0_3273d736a853206c>.
Parsing module <cmlt_11_2_ef11385c78568766>.
Parsing module <cmlt_11_2_a8cda2c4d6ade386>.
Parsing module <cmlt_11_2_a680687b7f91c37b>.
Parsing module <addsb_11_0_ba165a98660a6463>.
Parsing module <addsb_11_0_856b46edf5fd2c9b>.
Parsing module <addsb_11_0_29dfa978383111a1>.
Parsing module <srl17e>.
Parsing module <synth_reg>.
Parsing module <synth_reg_reg>.
Parsing module <synth_reg_w_init>.
Parsing module <single_reg_w_init>.
Parsing module <cast>.
Parsing module <shift_division_result>.
Parsing module <shift_op>.
Parsing module <pad_lsb>.
Parsing module <zero_ext>.
Parsing module <sign_ext>.
Parsing module <extend_msb>.
Parsing module <align_input>.
Parsing module <round_towards_inf>.
Parsing module <round_towards_even>.
Parsing module <trunc>.
Parsing module <saturation_arith>.
Parsing module <wrap_arith>.
Parsing module <convert_type>.
Parsing module <mux_b4bf85038c>.
Parsing module <negate_84a394a3a3>.
Parsing module <xlregister>.
Parsing module <xlslice>.
Parsing module <xladdsub_sobel_t>.
Parsing module <constant_5e90e4a8ec>.
Parsing module <xlfir_compiler_22a56fbbd9d1f82c2b14ff138816f012>.
Parsing module <xlfir_compiler_f99aec0f9a91ebc5ec52d028c69d7f45>.
Parsing module <xlcmult_sobel_t>.
Parsing module <abs1_module_50faf5e9b2>.
Parsing module <sobelfilter_imp_module_1d64c29308>.
Parsing module <sobel_t>.
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" into library work
Parsing module <xlclockdriver>.
Parsing module <default_clock_driver_sobel_t>.
Parsing module <sobel_t_cw>.
Parsing module <xlpersistentdff>.
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_interface.v" into library work
Parsing module <hwcosim_shared_memory_lock_manager>.
Parsing module <hwcosim_shared_register>.
Parsing module <hwcosim_memory_map>.
Parsing module <hwcosim_interface>.
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_top.v" into library work
Parsing module <hwcosim_top>.
Parsing module <jtagcosim_iface_spartan6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <hwcosim_top>.

Elaborating module <IBUFGDS>.

Elaborating module <DCM(CLKFX_MULTIPLY=2,CLKFX_DIVIDE=6,DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",CLKIN_PERIOD=5.0,CLKIN_DIVIDE_BY_2="FALSE",CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",PHASE_SHIFT=0)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_top.v" Line 104: Assignment to hwcosim_clkgen_dcm_clk2x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_top.v" Line 107: Assignment to hwcosim_clkgen_dcm_clkdv ignored, since the identifier is never used

Elaborating module <BUFGCE>.

Elaborating module <BUFG>.

Elaborating module <BUFGMUX>.

Elaborating module <hwcosim_interface>.

Elaborating module <hwcosim_memory_map>.

Elaborating module <sobel_t_cw>.
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" Line 329: Port clr is not connected to this instance

Elaborating module <default_clock_driver_sobel_t>.

Elaborating module <xlclockdriver(log_2_period=1,period=1,use_bufg=0)>.
WARNING:HDLCompiler:413 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" Line 200: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <synth_reg_w_init(width=1,init_index=0,init_value=32'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=0,init_value=1'b0)>.

Elaborating module <FDRE>.
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25071: Port c_in is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25102: Port c_in is not connected to this instance

Elaborating module <sobel_t>.

Elaborating module <xladdsub_sobel_t(a_arith=1,a_bin_pt=28,a_width=32,b_arith=1,b_bin_pt=28,b_width=32,c_has_c_out=0,c_latency=0,c_output_width=33,core_name0="addsb_11_0_856b46edf5fd2c9b",extra_registers=0,full_s_arith=1,full_s_width=33,latency=0,overflow=1,quantization=1,s_arith=1,s_bin_pt=28,s_width=33)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24554: Assignment to temp_cin ignored, since the identifier is never used

Elaborating module <align_input(old_width=32,delta=0,new_arith=1,new_width=33)>.

Elaborating module <extend_msb(old_width=32,new_width=33,new_arith=1)>.

Elaborating module <zero_ext(old_width=32,new_width=33)>.

Elaborating module <convert_type(old_width=33,old_bin_pt=28,old_arith=1,new_width=33,new_bin_pt=28,new_arith=1,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=33,old_bin_pt=28,new_width=35,new_bin_pt=28,new_arith=1)>.

Elaborating module <trunc(old_width=35,old_bin_pt=28,old_arith=1,new_width=35,new_bin_pt=28,new_arith=1)>.

Elaborating module <extend_msb(old_width=35,new_width=35,new_arith=1)>.

Elaborating module <zero_ext(old_width=35,new_width=35)>.

Elaborating module <wrap_arith(old_width=35,old_bin_pt=28,old_arith=1,new_width=33,new_bin_pt=28,new_arith=1)>.

Elaborating module <cast(old_width=35,old_bin_pt=28,new_width=33,new_bin_pt=28,new_arith=1)>.

Elaborating module <addsb_11_0_856b46edf5fd2c9b>.

Elaborating module <xladdsub_sobel_t(a_arith=1,a_bin_pt=28,a_width=33,b_arith=1,b_bin_pt=28,b_width=32,c_has_c_out=0,c_latency=0,c_output_width=34,core_name0="addsb_11_0_ba165a98660a6463",extra_registers=0,full_s_arith=1,full_s_width=34,latency=0,overflow=1,quantization=1,s_arith=1,s_bin_pt=28,s_width=34)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24554: Assignment to temp_cin ignored, since the identifier is never used

Elaborating module <align_input(old_width=33,delta=0,new_arith=1,new_width=34)>.

Elaborating module <extend_msb(old_width=33,new_width=34,new_arith=1)>.

Elaborating module <zero_ext(old_width=33,new_width=34)>.

Elaborating module <align_input(old_width=32,delta=0,new_arith=1,new_width=34)>.

Elaborating module <extend_msb(old_width=32,new_width=34,new_arith=1)>.

Elaborating module <zero_ext(old_width=32,new_width=34)>.

Elaborating module <convert_type(old_width=34,old_bin_pt=28,old_arith=1,new_width=34,new_bin_pt=28,new_arith=1,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=34,old_bin_pt=28,new_width=36,new_bin_pt=28,new_arith=1)>.

Elaborating module <trunc(old_width=36,old_bin_pt=28,old_arith=1,new_width=36,new_bin_pt=28,new_arith=1)>.

Elaborating module <extend_msb(old_width=36,new_width=36,new_arith=1)>.

Elaborating module <zero_ext(old_width=36,new_width=36)>.

Elaborating module <wrap_arith(old_width=36,old_bin_pt=28,old_arith=1,new_width=34,new_bin_pt=28,new_arith=1)>.

Elaborating module <cast(old_width=36,old_bin_pt=28,new_width=34,new_bin_pt=28,new_arith=1)>.

Elaborating module <addsb_11_0_ba165a98660a6463>.

Elaborating module <xlcmult_sobel_t(a_arith=1,a_bin_pt=14,a_width=16,b_bin_pt=14,c_a_type=1,c_a_width=16,c_b_type=1,c_b_width=16,c_output_width=32,core_name0="cmlt_11_2_a680687b7f91c37b",extra_registers=0,multsign=1,overflow=1,p_arith=1,p_bin_pt=28,p_width=32,quantization=1,zero_const=0)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24798: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24800: Assignment to nd ignored, since the identifier is never used

Elaborating module <zero_ext(old_width=16,new_width=16)>.

Elaborating module <convert_type(old_width=32,old_bin_pt=28,old_arith=1,new_width=32,new_bin_pt=28,new_arith=1,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=32,old_bin_pt=28,new_width=34,new_bin_pt=28,new_arith=1)>.

Elaborating module <trunc(old_width=34,old_bin_pt=28,old_arith=1,new_width=34,new_bin_pt=28,new_arith=1)>.

Elaborating module <extend_msb(old_width=34,new_width=34,new_arith=1)>.

Elaborating module <zero_ext(old_width=34,new_width=34)>.

Elaborating module <wrap_arith(old_width=34,old_bin_pt=28,old_arith=1,new_width=32,new_bin_pt=28,new_arith=1)>.

Elaborating module <cast(old_width=34,old_bin_pt=28,new_width=32,new_bin_pt=28,new_arith=1)>.

Elaborating module <cmlt_11_2_a680687b7f91c37b>.

Elaborating module <xlcmult_sobel_t(a_arith=1,a_bin_pt=14,a_width=16,b_bin_pt=14,c_a_type=1,c_a_width=16,c_b_type=1,c_b_width=16,c_output_width=32,core_name0="cmlt_11_2_a8cda2c4d6ade386",extra_registers=0,multsign=1,overflow=1,p_arith=1,p_bin_pt=28,p_width=32,quantization=1,zero_const=0)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24798: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24800: Assignment to nd ignored, since the identifier is never used

Elaborating module <cmlt_11_2_a8cda2c4d6ade386>.

Elaborating module <xlcmult_sobel_t(a_arith=1,a_bin_pt=14,a_width=16,b_bin_pt=14,c_a_type=1,c_a_width=16,c_b_type=1,c_b_width=16,c_output_width=32,core_name0="cmlt_11_2_ef11385c78568766",extra_registers=0,multsign=1,overflow=1,p_arith=1,p_bin_pt=28,p_width=32,quantization=1,zero_const=0)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24798: Assignment to internal_core_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24800: Assignment to nd ignored, since the identifier is never used

Elaborating module <cmlt_11_2_ef11385c78568766>.

Elaborating module <xlregister(d_width=16,init_value=16'b0)>.

Elaborating module <synth_reg_w_init(width=16,init_index=2,init_value=16'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=16,init_index=2,init_value=16'b0)>.
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24971: Port c_in is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25009: Port rdy is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25019: Port rdy is not connected to this instance

Elaborating module <sobelfilter_imp_module_1d64c29308>.

Elaborating module <abs1_module_50faf5e9b2>.

Elaborating module <mux_b4bf85038c>.

Elaborating module <negate_84a394a3a3>.

Elaborating module <xlregister(d_width=40,init_value=40'b0)>.

Elaborating module <synth_reg_w_init(width=40,init_index=2,init_value=40'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=40,init_index=2,init_value=40'b0)>.

Elaborating module <xlregister(d_width=1,init_value=1'b0)>.

Elaborating module <synth_reg_w_init(width=1,init_index=2,init_value=1'b0,latency=1)>.

Elaborating module <single_reg_w_init(width=1,init_index=2,init_value=1'b0)>.

Elaborating module <xlslice(new_lsb=39,new_msb=39,x_width=40,y_width=1)>.

Elaborating module <xladdsub_sobel_t(a_arith=2,a_bin_pt=28,a_width=39,b_arith=2,b_bin_pt=28,b_width=39,c_has_c_out=0,c_latency=0,c_output_width=40,core_name0="addsb_11_0_29dfa978383111a1",extra_registers=0,full_s_arith=2,full_s_width=40,latency=0,overflow=1,quantization=1,s_arith=2,s_bin_pt=28,s_width=40)>.
WARNING:HDLCompiler:1127 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24554: Assignment to temp_cin ignored, since the identifier is never used

Elaborating module <align_input(old_width=39,delta=0,new_arith=2,new_width=40)>.

Elaborating module <extend_msb(old_width=39,new_width=40,new_arith=2)>.

Elaborating module <sign_ext(old_width=39,new_width=40)>.

Elaborating module <convert_type(old_width=40,old_bin_pt=28,old_arith=2,new_width=40,new_bin_pt=28,new_arith=2,quantization=1,overflow=1)>.

Elaborating module <cast(old_width=40,old_bin_pt=28,new_width=42,new_bin_pt=28,new_arith=2)>.

Elaborating module <trunc(old_width=42,old_bin_pt=28,old_arith=2,new_width=42,new_bin_pt=28,new_arith=2)>.

Elaborating module <extend_msb(old_width=42,new_width=42,new_arith=2)>.

Elaborating module <sign_ext(old_width=42,new_width=42)>.

Elaborating module <wrap_arith(old_width=42,old_bin_pt=28,old_arith=2,new_width=40,new_bin_pt=28,new_arith=2)>.

Elaborating module <cast(old_width=42,old_bin_pt=28,new_width=40,new_bin_pt=28,new_arith=2)>.

Elaborating module <addsb_11_0_29dfa978383111a1>.

Elaborating module <constant_5e90e4a8ec>.

Elaborating module <xlfir_compiler_22a56fbbd9d1f82c2b14ff138816f012>.

Elaborating module <fr_cmplr_v5_0_3273d736a853206c>.

Elaborating module <xlfir_compiler_f99aec0f9a91ebc5ec52d028c69d7f45>.

Elaborating module <fr_cmplr_v5_0_b6abdcad38a718af>.
WARNING:HDLCompiler:552 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 24992: Input port c_in is not connected on this instance
WARNING:HDLCompiler:552 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25092: Input port c_in is not connected on this instance
WARNING:HDLCompiler:552 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" Line 25123: Input port c_in is not connected on this instance

Elaborating module <xlpersistentdff>.
WARNING:HDLCompiler:1499 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" Line 398: Empty module <xlpersistentdff> remains a black box.

Elaborating module <jtagcosim_iface_spartan6>.
WARNING:HDLCompiler:1499 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_top.v" Line 176: Empty module <jtagcosim_iface_spartan6> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <hwcosim_top>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_top.v".
WARNING:Xst - Value "1" of property "syn_noprune" is not applicable. List of valid values is "true, false, yes, no" 
    Set property "box_type = user_black_box" for instance <cosim_core_inst>.
    Summary:
	no macro.
Unit <hwcosim_top> synthesized.

Synthesizing Unit <hwcosim_interface>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_interface.v".
WARNING:Xst:647 - Input <hwcosim_sys_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <hwcosim_interface> synthesized.

Synthesizing Unit <hwcosim_memory_map>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/hwcosim_interface.v".
WARNING:Xst:647 - Input <hwcosim_mm_data_in<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hwcosim_mm_re> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <int_o_g>.
    Found 16-bit register for signal <int_o_r>.
    Found 32-bit register for signal <hwcosim_mm_data_out_bank0>.
    Found 16-bit register for signal <int_o_b>.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <hwcosim_memory_map> synthesized.

Synthesizing Unit <sobel_t_cw>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v".
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x2>.
    Set property "syn_keep = 1" for signal <persistentdff_inst_q>.
WARNING:Xst - Value "1" of property "keep" is not applicable. List of valid values is "false, no, soft, true, yes" 
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sobel_t_cw> synthesized.

Synthesizing Unit <default_clock_driver_sobel_t>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" line 334: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" line 334: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_sobel_t> synthesized.

Synthesizing Unit <xlclockdriver>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v".
        log_2_period = 1
        period = 1
        use_bufg = 0
        pipeline_regs = 5
        max_pipeline_regs = 8
        num_pipeline_regs = 5
        factor = 5
        rem_pipeline_regs = 1
        trunc_period = 1'b1
        period_floor = 2
        power_of_2_counter = 1
        cnt_width = 1
        clk_for_ce_pulse_minus1 = 1'b0
        clk_for_ce_pulse_minus2 = 1'b0
        clk_for_ce_pulse_minus_regs = 1'b0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t_cw.v" line 230: Output port <o> of the instance <clr_reg> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <xlclockdriver> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 1
        init_index = 0
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 1
        init_index = 0
        init_value = 1'b0
        init_index_val = 1'b0
        result = 1'b0
        init_const = 1'b0
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <sobel_t>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:2898 - Port 'c_in', unconnected in block instance 'addsub', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'addsub', is tied to GND.
WARNING:Xst:2898 - Port 'c_in', unconnected in block instance 'addsub1', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'addsub1', is tied to GND.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25092: Output port <c_out> of the instance <addsub> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25123: Output port <c_out> of the instance <addsub1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sobel_t> synthesized.

Synthesizing Unit <xladdsub_sobel_t_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "addsb_11_0_856b46edf5fd2c9b"
        a_width = 32
        a_bin_pt = 28
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 32
        b_bin_pt = 28
        b_arith = 1
        s_width = 33
        s_bin_pt = 28
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 33
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_a_width = 16
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_has_sclr = 0
        c_has_ce = 0
        c_latency = 0
        c_output_width = 33
        c_enable_rlocs = 1
        c_has_c_in = 0
        c_has_c_out = 0
        full_a_width = 33
        full_b_width = 33
        full_s_bin_pt = 28
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_sobel_t_1> synthesized.

Synthesizing Unit <align_input_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        delta = 0
        new_arith = 1
        new_width = 33
        abs_delta = 0
    Summary:
	no macro.
Unit <align_input_1> synthesized.

Synthesizing Unit <extend_msb_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        new_width = 33
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_1> synthesized.

Synthesizing Unit <zero_ext_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        new_width = 33
    Summary:
	no macro.
Unit <zero_ext_1> synthesized.

Synthesizing Unit <convert_type_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 33
        old_bin_pt = 28
        old_arith = 1
        new_width = 33
        new_bin_pt = 28
        new_arith = 1
        quantization = 1
        overflow = 1
        fp_width = 35
        fp_bin_pt = 28
        fp_arith = 1
        q_width = 35
        q_bin_pt = 28
        q_arith = 1
    Summary:
	no macro.
Unit <convert_type_1> synthesized.

Synthesizing Unit <cast_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 33
        old_bin_pt = 28
        new_width = 35
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_1> synthesized.

Synthesizing Unit <trunc_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 35
        old_bin_pt = 28
        old_arith = 1
        new_width = 35
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_1> synthesized.

Synthesizing Unit <extend_msb_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 35
        new_width = 35
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_2> synthesized.

Synthesizing Unit <zero_ext_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 35
        new_width = 35
    Summary:
	no macro.
Unit <zero_ext_2> synthesized.

Synthesizing Unit <wrap_arith_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 35
        old_bin_pt = 28
        old_arith = 1
        new_width = 33
        new_bin_pt = 28
        new_arith = 1
        result_arith = 1
    Summary:
	no macro.
Unit <wrap_arith_1> synthesized.

Synthesizing Unit <cast_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 35
        old_bin_pt = 28
        new_width = 33
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<34:33>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_2> synthesized.

Synthesizing Unit <xladdsub_sobel_t_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "addsb_11_0_ba165a98660a6463"
        a_width = 33
        a_bin_pt = 28
        a_arith = 1
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 32
        b_bin_pt = 28
        b_arith = 1
        s_width = 34
        s_bin_pt = 28
        s_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 34
        full_s_arith = 1
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_a_width = 16
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_has_sclr = 0
        c_has_ce = 0
        c_latency = 0
        c_output_width = 34
        c_enable_rlocs = 1
        c_has_c_in = 0
        c_has_c_out = 0
        full_a_width = 34
        full_b_width = 34
        full_s_bin_pt = 28
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_sobel_t_2> synthesized.

Synthesizing Unit <align_input_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 33
        delta = 0
        new_arith = 1
        new_width = 34
        abs_delta = 0
    Summary:
	no macro.
Unit <align_input_2> synthesized.

Synthesizing Unit <extend_msb_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 33
        new_width = 34
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_3> synthesized.

Synthesizing Unit <zero_ext_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 33
        new_width = 34
    Summary:
	no macro.
Unit <zero_ext_3> synthesized.

Synthesizing Unit <align_input_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        delta = 0
        new_arith = 1
        new_width = 34
        abs_delta = 0
    Summary:
	no macro.
Unit <align_input_3> synthesized.

Synthesizing Unit <extend_msb_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        new_width = 34
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_4> synthesized.

Synthesizing Unit <zero_ext_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        new_width = 34
    Summary:
	no macro.
Unit <zero_ext_4> synthesized.

Synthesizing Unit <convert_type_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        old_bin_pt = 28
        old_arith = 1
        new_width = 34
        new_bin_pt = 28
        new_arith = 1
        quantization = 1
        overflow = 1
        fp_width = 36
        fp_bin_pt = 28
        fp_arith = 1
        q_width = 36
        q_bin_pt = 28
        q_arith = 1
    Summary:
	no macro.
Unit <convert_type_2> synthesized.

Synthesizing Unit <cast_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        old_bin_pt = 28
        new_width = 36
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_3> synthesized.

Synthesizing Unit <trunc_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 36
        old_bin_pt = 28
        old_arith = 1
        new_width = 36
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_2> synthesized.

Synthesizing Unit <extend_msb_5>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 36
        new_width = 36
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_5> synthesized.

Synthesizing Unit <zero_ext_5>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 36
        new_width = 36
    Summary:
	no macro.
Unit <zero_ext_5> synthesized.

Synthesizing Unit <wrap_arith_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 36
        old_bin_pt = 28
        old_arith = 1
        new_width = 34
        new_bin_pt = 28
        new_arith = 1
        result_arith = 1
    Summary:
	no macro.
Unit <wrap_arith_2> synthesized.

Synthesizing Unit <cast_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 36
        old_bin_pt = 28
        new_width = 34
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<35:34>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_4> synthesized.

Synthesizing Unit <xlcmult_sobel_t_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "cmlt_11_2_a680687b7f91c37b"
        a_width = 16
        a_bin_pt = 14
        a_arith = 1
        b_width = 4
        b_bin_pt = 14
        b_arith = 2
        p_width = 32
        p_bin_pt = 28
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 16
        c_b_width = 16
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        c_output_width = 32
        zero_const = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_sobel_t_1> synthesized.

Synthesizing Unit <zero_ext_6>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 16
        new_width = 16
    Summary:
	no macro.
Unit <zero_ext_6> synthesized.

Synthesizing Unit <convert_type_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        old_bin_pt = 28
        old_arith = 1
        new_width = 32
        new_bin_pt = 28
        new_arith = 1
        quantization = 1
        overflow = 1
        fp_width = 34
        fp_bin_pt = 28
        fp_arith = 1
        q_width = 34
        q_bin_pt = 28
        q_arith = 1
    Summary:
	no macro.
Unit <convert_type_3> synthesized.

Synthesizing Unit <cast_5>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 32
        old_bin_pt = 28
        new_width = 34
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_5> synthesized.

Synthesizing Unit <trunc_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        old_bin_pt = 28
        old_arith = 1
        new_width = 34
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_3> synthesized.

Synthesizing Unit <extend_msb_6>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        new_width = 34
        new_arith = 1
    Summary:
	no macro.
Unit <extend_msb_6> synthesized.

Synthesizing Unit <zero_ext_7>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        new_width = 34
    Summary:
	no macro.
Unit <zero_ext_7> synthesized.

Synthesizing Unit <wrap_arith_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        old_bin_pt = 28
        old_arith = 1
        new_width = 32
        new_bin_pt = 28
        new_arith = 1
        result_arith = 1
    Summary:
	no macro.
Unit <wrap_arith_3> synthesized.

Synthesizing Unit <cast_6>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 34
        old_bin_pt = 28
        new_width = 32
        new_bin_pt = 28
        new_arith = 1
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<33:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_6> synthesized.

Synthesizing Unit <xlcmult_sobel_t_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "cmlt_11_2_a8cda2c4d6ade386"
        a_width = 16
        a_bin_pt = 14
        a_arith = 1
        b_width = 4
        b_bin_pt = 14
        b_arith = 2
        p_width = 32
        p_bin_pt = 28
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 16
        c_b_width = 16
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        c_output_width = 32
        zero_const = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_sobel_t_2> synthesized.

Synthesizing Unit <xlcmult_sobel_t_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "cmlt_11_2_ef11385c78568766"
        a_width = 16
        a_bin_pt = 14
        a_arith = 1
        b_width = 4
        b_bin_pt = 14
        b_arith = 2
        p_width = 32
        p_bin_pt = 28
        p_arith = 1
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        multsign = 1
        quantization = 1
        overflow = 1
        extra_registers = 0
        c_a_width = 16
        c_b_width = 16
        c_a_type = 1
        c_b_type = 1
        c_type = 0
        const_bin_pt = 1
        c_output_width = 32
        zero_const = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcmult_sobel_t_3> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        d_width = 16
        init_value = 16'b0000000000000000
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 16
        init_index = 2
        init_value = 16'b0000000000000000
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 16
        init_index = 2
        init_value = 16'b0000000000000000
        init_index_val = 1'b0
        result = 16'b0000000000000000
        init_const = 16'b0000000000000000
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <sobelfilter_imp_module_1d64c29308>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:2898 - Port 'c_in', unconnected in block instance 'addsub2', is tied to GND.
WARNING:Xst:2898 - Port 'rst', unconnected in block instance 'addsub2', is tied to GND.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 24992: Output port <c_out> of the instance <addsub2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25009: Output port <rdy> of the instance <sobel_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25009: Output port <rfd> of the instance <sobel_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25019: Output port <rdy> of the instance <sobel_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v" line 25019: Output port <rfd> of the instance <sobel_y> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sobelfilter_imp_module_1d64c29308> synthesized.

Synthesizing Unit <abs1_module_50faf5e9b2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
    Summary:
	no macro.
Unit <abs1_module_50faf5e9b2> synthesized.

Synthesizing Unit <mux_b4bf85038c>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 41-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  41 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_b4bf85038c> synthesized.

Synthesizing Unit <negate_84a394a3a3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 41-bit register for signal <op_mem_48_20<0>>.
    Found 41-bit subtractor for signal <internal_ip_35_9_neg> created at line 24332.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
Unit <negate_84a394a3a3> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        d_width = 40
        init_value = 40'b0000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 40
        init_index = 2
        init_value = 40'b0000000000000000000000000000000000000000
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 40
        init_index = 2
        init_value = 40'b0000000000000000000000000000000000000000
        init_index_val = 1'b0
        result = 40'b0000000000000000000000000000000000000000
        init_const = 40'b0000000000000000000000000000000000000000
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        d_width = 1
        init_value = 1'b0
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 1
        init_index = 2
        init_value = 1'b0
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        width = 1
        init_index = 2
        init_value = 1'b0
        init_index_val = 1'b0
        result = 1'b0
        init_const = 1'b0
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <xlslice>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        new_msb = 39
        new_lsb = 39
        x_width = 40
        y_width = 1
WARNING:Xst:647 - Input <x<38:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice> synthesized.

Synthesizing Unit <xladdsub_sobel_t_3>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        core_name0 = "addsb_11_0_29dfa978383111a1"
        a_width = 39
        a_bin_pt = 28
        a_arith = 2
        c_in_width = 16
        c_in_bin_pt = 4
        c_in_arith = 1
        c_out_width = 16
        c_out_bin_pt = 4
        c_out_arith = 1
        b_width = 39
        b_bin_pt = 28
        b_arith = 2
        s_width = 40
        s_bin_pt = 28
        s_arith = 2
        rst_width = 1
        rst_bin_pt = 0
        rst_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        full_s_width = 40
        full_s_arith = 2
        mode = 1
        extra_registers = 0
        latency = 0
        quantization = 1
        overflow = 1
        c_a_width = 16
        c_b_width = 8
        c_a_type = 1
        c_b_type = 1
        c_has_sclr = 0
        c_has_ce = 0
        c_latency = 0
        c_output_width = 40
        c_enable_rlocs = 1
        c_has_c_in = 0
        c_has_c_out = 0
        full_a_width = 40
        full_b_width = 40
        full_s_bin_pt = 28
WARNING:Xst:647 - Input <c_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xladdsub_sobel_t_3> synthesized.

Synthesizing Unit <align_input_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 39
        delta = 0
        new_arith = 2
        new_width = 40
        abs_delta = 0
    Summary:
	no macro.
Unit <align_input_4> synthesized.

Synthesizing Unit <extend_msb_7>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 39
        new_width = 40
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_7> synthesized.

Synthesizing Unit <sign_ext_1>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 39
        new_width = 40
    Summary:
	no macro.
Unit <sign_ext_1> synthesized.

Synthesizing Unit <convert_type_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 40
        old_bin_pt = 28
        old_arith = 2
        new_width = 40
        new_bin_pt = 28
        new_arith = 2
        quantization = 1
        overflow = 1
        fp_width = 42
        fp_bin_pt = 28
        fp_arith = 2
        q_width = 42
        q_bin_pt = 28
        q_arith = 2
    Summary:
	no macro.
Unit <convert_type_4> synthesized.

Synthesizing Unit <cast_7>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 40
        old_bin_pt = 28
        new_width = 42
        new_bin_pt = 28
        new_arith = 2
        right_of_dp = 0
    Summary:
	no macro.
Unit <cast_7> synthesized.

Synthesizing Unit <trunc_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 42
        old_bin_pt = 28
        old_arith = 2
        new_width = 42
        new_bin_pt = 28
        new_arith = 2
        right_of_dp = 0
        abs_right_of_dp = 0
    Summary:
	no macro.
Unit <trunc_4> synthesized.

Synthesizing Unit <extend_msb_8>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 42
        new_width = 42
        new_arith = 2
    Summary:
	no macro.
Unit <extend_msb_8> synthesized.

Synthesizing Unit <sign_ext_2>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 42
        new_width = 42
    Summary:
	no macro.
Unit <sign_ext_2> synthesized.

Synthesizing Unit <wrap_arith_4>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 42
        old_bin_pt = 28
        old_arith = 2
        new_width = 40
        new_bin_pt = 28
        new_arith = 2
        result_arith = 2
    Summary:
	no macro.
Unit <wrap_arith_4> synthesized.

Synthesizing Unit <cast_8>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
        old_width = 42
        old_bin_pt = 28
        new_width = 40
        new_bin_pt = 28
        new_arith = 2
        right_of_dp = 0
WARNING:Xst:647 - Input <inp<41:40>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <cast_8> synthesized.

Synthesizing Unit <constant_5e90e4a8ec>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_5e90e4a8ec> synthesized.

Synthesizing Unit <xlfir_compiler_22a56fbbd9d1f82c2b14ff138816f012>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_22a56fbbd9d1f82c2b14ff138816f012> synthesized.

Synthesizing Unit <xlfir_compiler_f99aec0f9a91ebc5ec52d028c69d7f45>.
    Related source file is "/home/diego/Documents/Finalized/examples/sobel_img/netlist/hwcosim/sobel_t_cw.srcs/sources_1/imports/sysgen/sobel_t.v".
WARNING:Xst:647 - Input <src_ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <src_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlfir_compiler_f99aec0f9a91ebc5ec52d028c69d7f45> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 41-bit subtractor                                     : 1
# Registers                                            : 6
 16-bit register                                       : 3
 32-bit register                                       : 1
 41-bit register                                       : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/jtagcosim_iface_spartan6.ngc>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/xlpersistentdff.ngc>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/addsb_11_0_856b46edf5fd2c9b.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/addsb_11_0_ba165a98660a6463.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/cmlt_11_2_a680687b7f91c37b.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/cmlt_11_2_a8cda2c4d6ade386.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/cmlt_11_2_ef11385c78568766.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/addsb_11_0_29dfa978383111a1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/fr_cmplr_v5_0_3273d736a853206c.ngc>.
Reading core <../../sobel_t_cw.srcs/sources_1/imports/sysgen/fr_cmplr_v5_0_b6abdcad38a718af.ngc>.
Loading core <jtagcosim_iface_spartan6> for timing and area information for instance <cosim_core_inst>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <addsb_11_0_856b46edf5fd2c9b> for timing and area information for instance <comp1.core_instance1>.
Loading core <addsb_11_0_ba165a98660a6463> for timing and area information for instance <comp2.core_instance2>.
Loading core <cmlt_11_2_a680687b7f91c37b> for timing and area information for instance <comp0.core_instance0>.
Loading core <cmlt_11_2_a8cda2c4d6ade386> for timing and area information for instance <comp1.core_instance1>.
Loading core <cmlt_11_2_ef11385c78568766> for timing and area information for instance <comp2.core_instance2>.
Loading core <addsb_11_0_29dfa978383111a1> for timing and area information for instance <comp0.core_instance0>.
Loading core <fr_cmplr_v5_0_3273d736a853206c> for timing and area information for instance <fr_cmplr_v5_0_3273d736a853206c_instance>.
Loading core <fr_cmplr_v5_0_b6abdcad38a718af> for timing and area information for instance <fr_cmplr_v5_0_b6abdcad38a718af_instance>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 41-bit subtractor                                     : 1
# Registers                                            : 252
 Flip-Flops                                            : 252
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 41-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance hwcosim_clkgen_dcm in unit hwcosim_top of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance bufgce_hwcosim_clkgen_dcm_clkfx in unit hwcosim_top of type BUFGCE has been replaced by BUFGMUX

Optimizing unit <sobel_t> ...

Optimizing unit <single_reg_w_init_2> ...

Optimizing unit <negate_84a394a3a3> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <hwcosim_top> ...

Optimizing unit <hwcosim_memory_map> ...

Optimizing unit <mux_b4bf85038c> ...
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/abs1_50faf5e9b2/mux/pipe_16_22_0_40> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/abs1_50faf5e9b2/negate/op_mem_48_20_0_40> is unconnected in block <hwcosim_top>.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block hwcosim_top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/abs1_50faf5e9b2/register2/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> in Unit <hwcosim_top> is equivalent to the following FF/Latch : <hwcif/hwcosim_dut_inst/sobel_t_x0/sobelfilter_imp_1d64c29308/abs1_50faf5e9b2/register1/synth_reg_inst/has_latency.fd_array[1].reg_comp_1/fd_prim_array[39].rst_comp.fdre_comp> 
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 250
 Flip-Flops                                            : 250

=========================================================================
WARNING:Xst:1293 - FF/Latch <hwcif/hwcosim_dut_inst/default_clock_driver_sobel_t_x0/xlclockdriver_1/clr_reg/has_latency.fd_array[1].reg_comp_1/fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <hwcosim_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <fd_prim_array[0].rst_comp.fdre_comp> has a constant value of 0 in block <has_latency.fd_array[1].reg_comp_1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+---------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                             | Load  |
-----------------------------------+---------------------------------------------------+-------+
cosim_core_inst/drck               | NONE(cosim_core_inst/serial_iface/sync_word_sr_30)| 302   |
hwcosim_sys_clk_p                  | DCM_SP:CLKFX+BUFGMUX                              | 899   |
-----------------------------------+---------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.581ns (Maximum Frequency: 218.289MHz)
   Minimum input arrival time before clock: 4.784ns
   Maximum output required time after clock: 1.850ns
   Maximum combinational path delay: 0.000ns

=========================================================================
