Fitter report for VgaDma
Mon Nov 04 22:12:16 2024
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. Bidir Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Other Routing Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Mon Nov 04 22:12:16 2024           ;
; Quartus II 32-bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; VgaDma                                          ;
; Top-level Entity Name     ; VgaDma                                          ;
; Family                    ; MAX7000S                                        ;
; Device                    ; EPM7128SLC84-15                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 127 / 128 ( 99 % )                              ;
; Total pins                ; 61 / 68 ( 90 % )                                ;
+---------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Fitter Effort                                                              ; Auto Fit        ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Z:/quartus/VgaDma/output_files/VgaDma.pin.


+---------------------------------------------------+
; Fitter Resource Usage Summary                     ;
+------------------------------+--------------------+
; Resource                     ; Usage              ;
+------------------------------+--------------------+
; Logic cells                  ; 127 / 128 ( 99 % ) ;
; Registers                    ; 112 / 128 ( 88 % ) ;
; Number of pterms used        ; 418                ;
; I/O pins                     ; 61 / 68 ( 90 % )   ;
;     -- Clock pins            ; 2 / 2 ( 100 % )    ;
;     -- Dedicated input pins  ; 1 / 2 ( 50 % )     ;
;                              ;                    ;
; Global signals               ; 1                  ;
; Shareable expanders          ; 59 / 128 ( 46 % )  ;
; Parallel expanders           ; 2 / 120 ( 2 % )    ;
; Cells using turbo bit        ; 127 / 128 ( 99 % ) ;
; Maximum fan-out              ; 112                ;
; Highest non-global fan-out   ; 88                 ;
; Total fan-out                ; 1363               ;
; Average fan-out              ; 5.52               ;
+------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                          ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name          ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; i_clk         ; 2     ; --       ; --  ; 112                   ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; i_clk2        ; 83    ; --       ; --  ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_free_vbus_b ; 33    ; --       ; 4   ; 71                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_ce2_b   ; 81    ; --       ; 8   ; 58                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_ce_b    ; 52    ; --       ; 5   ; 58                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[0] ; 18    ; --       ; 2   ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[1] ; 15    ; --       ; 2   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[2] ; 60    ; --       ; 6   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[3] ; 24    ; --       ; 3   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[4] ; 51    ; --       ; 5   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[5] ; 61    ; --       ; 6   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[6] ; 36    ; --       ; 4   ; 8                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; i_src_data[7] ; 27    ; --       ; 3   ; 7                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
+---------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                           ;
+-------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; o_active          ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[0]     ; 46    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[10]    ; 6     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[11]    ; 77    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[12]    ; 79    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[13]    ; 80    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[14]    ; 74    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[15]    ; 73    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[1]     ; 48    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[2]     ; 49    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[3]     ; 57    ; --       ; 6   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[4]     ; 50    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[5]     ; 58    ; --       ; 6   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[6]     ; 54    ; --       ; 6   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[7]     ; 45    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[8]     ; 70    ; --       ; 7   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_addr[9]     ; 8     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[0]     ; 30    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[1]     ; 44    ; --       ; 5   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[2]     ; 67    ; --       ; 7   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[3]     ; 56    ; --       ; 6   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[4]     ; 75    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[5]     ; 10    ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[6]     ; 9     ; --       ; 1   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_data[7]     ; 76    ; --       ; 8   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_dst_we_b        ; 31    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_src_ram_page[0] ; 21    ; --       ; 2   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_src_ram_page[1] ; 29    ; --       ; 3   ; no              ; no             ; no         ; yes           ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; o_src_re_b        ; 20    ; --       ; 2   ; no              ; no             ; yes        ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+-------------------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                 ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+
; io_src_addr[0]  ; 41    ; --       ; 4   ; 58                    ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[10] ; 68    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[11] ; 69    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[12] ; 64    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[1]  ; 11    ; --       ; 1   ; 58                    ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[2]  ; 12    ; --       ; 1   ; 58                    ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[3]  ; 37    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[4]  ; 39    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[5]  ; 40    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[6]  ; 5     ; --       ; 1   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[7]  ; 4     ; --       ; 1   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[8]  ; 63    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_addr[9]  ; 65    ; --       ; 7   ; 0                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
; io_src_we_b     ; 55    ; --       ; 6   ; 58                    ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; reg_active           ; -                   ;
+-----------------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                         ;
+----------+------------+----------+-------------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage    ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+-------------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+              ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; i_clk             ; input  ; TTL          ;         ; Y               ;
; 3        ; 2          ; --       ; VCCINT            ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; io_src_addr[7]    ; bidir  ; TTL          ;         ; Y               ;
; 5        ; 4          ; --       ; io_src_addr[6]    ; bidir  ; TTL          ;         ; Y               ;
; 6        ; 5          ; --       ; o_dst_addr[10]    ; output ; TTL          ;         ; Y               ;
; 7        ; 6          ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; o_dst_addr[9]     ; output ; TTL          ;         ; Y               ;
; 9        ; 8          ; --       ; o_dst_data[6]     ; output ; TTL          ;         ; Y               ;
; 10       ; 9          ; --       ; o_dst_data[5]     ; output ; TTL          ;         ; Y               ;
; 11       ; 10         ; --       ; io_src_addr[1]    ; bidir  ; TTL          ;         ; Y               ;
; 12       ; 11         ; --       ; io_src_addr[2]    ; bidir  ; TTL          ;         ; Y               ;
; 13       ; 12         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI               ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; i_src_data[1]     ; input  ; TTL          ;         ; Y               ;
; 16       ; 15         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 18       ; 17         ; --       ; i_src_data[0]     ; input  ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; o_src_re_b        ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; o_src_ram_page[0] ; output ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; o_active          ; output ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS               ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; i_src_data[3]     ; input  ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; i_src_data[7]     ; input  ; TTL          ;         ; Y               ;
; 28       ; 27         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; o_src_ram_page[1] ; output ; TTL          ;         ; Y               ;
; 30       ; 29         ; --       ; o_dst_data[0]     ; output ; TTL          ;         ; Y               ;
; 31       ; 30         ; --       ; o_dst_we_b        ; output ; TTL          ;         ; Y               ;
; 32       ; 31         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; i_free_vbus_b     ; input  ; TTL          ;         ; Y               ;
; 34       ; 33         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; RESERVED          ;        ;              ;         ;                 ;
; 36       ; 35         ; --       ; i_src_data[6]     ; input  ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; io_src_addr[3]    ; bidir  ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; io_src_addr[4]    ; bidir  ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; io_src_addr[5]    ; bidir  ; TTL          ;         ; Y               ;
; 41       ; 40         ; --       ; io_src_addr[0]    ; bidir  ; TTL          ;         ; Y               ;
; 42       ; 41         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT            ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; o_dst_data[1]     ; output ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; o_dst_addr[7]     ; output ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; o_dst_addr[0]     ; output ; TTL          ;         ; Y               ;
; 47       ; 46         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; o_dst_addr[1]     ; output ; TTL          ;         ; Y               ;
; 49       ; 48         ; --       ; o_dst_addr[2]     ; output ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; o_dst_addr[4]     ; output ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; i_src_data[4]     ; input  ; TTL          ;         ; Y               ;
; 52       ; 51         ; --       ; i_src_ce_b        ; input  ; TTL          ;         ; Y               ;
; 53       ; 52         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; o_dst_addr[6]     ; output ; TTL          ;         ; Y               ;
; 55       ; 54         ; --       ; io_src_we_b       ; bidir  ; TTL          ;         ; Y               ;
; 56       ; 55         ; --       ; o_dst_data[3]     ; output ; TTL          ;         ; Y               ;
; 57       ; 56         ; --       ; o_dst_addr[3]     ; output ; TTL          ;         ; Y               ;
; 58       ; 57         ; --       ; o_dst_addr[5]     ; output ; TTL          ;         ; Y               ;
; 59       ; 58         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; i_src_data[2]     ; input  ; TTL          ;         ; Y               ;
; 61       ; 60         ; --       ; i_src_data[5]     ; input  ; TTL          ;         ; Y               ;
; 62       ; 61         ; --       ; TCK               ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; io_src_addr[8]    ; bidir  ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; io_src_addr[12]   ; bidir  ; TTL          ;         ; Y               ;
; 65       ; 64         ; --       ; io_src_addr[9]    ; bidir  ; TTL          ;         ; Y               ;
; 66       ; 65         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; o_dst_data[2]     ; output ; TTL          ;         ; Y               ;
; 68       ; 67         ; --       ; io_src_addr[10]   ; bidir  ; TTL          ;         ; Y               ;
; 69       ; 68         ; --       ; io_src_addr[11]   ; bidir  ; TTL          ;         ; Y               ;
; 70       ; 69         ; --       ; o_dst_addr[8]     ; output ; TTL          ;         ; Y               ;
; 71       ; 70         ; --       ; TDO               ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; o_dst_addr[15]    ; output ; TTL          ;         ; Y               ;
; 74       ; 73         ; --       ; o_dst_addr[14]    ; output ; TTL          ;         ; Y               ;
; 75       ; 74         ; --       ; o_dst_data[4]     ; output ; TTL          ;         ; Y               ;
; 76       ; 75         ; --       ; o_dst_data[7]     ; output ; TTL          ;         ; Y               ;
; 77       ; 76         ; --       ; o_dst_addr[11]    ; output ; TTL          ;         ; Y               ;
; 78       ; 77         ; --       ; VCCIO             ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; o_dst_addr[12]    ; output ; TTL          ;         ; Y               ;
; 80       ; 79         ; --       ; o_dst_addr[13]    ; output ; TTL          ;         ; Y               ;
; 81       ; 80         ; --       ; i_src_ce2_b       ; input  ; TTL          ;         ; Y               ;
; 82       ; 81         ; --       ; GND               ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; i_clk2            ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; user_reserve_1    ; input  ; TTL          ;         ; Y               ;
+----------+------------+----------+-------------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 2                    ; 0                 ; 0                 ; 2     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+----------------------------------------------------------------------+
; Dedicated Inputs I/O                                                 ;
+--------+-------+-------+-------+--------------+------------+---------+
; Name   ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+--------+-------+-------+-------+--------------+------------+---------+
; i_clk  ; 2     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; i_clk2 ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+--------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                    ;
+----------------------------------+------------+------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; Macrocells ; Pins ; Full Hierarchy Name                                ; Library Name ;
+----------------------------------+------------+------+----------------------------------------------------+--------------+
; |VgaDma                          ; 127        ; 61   ; |VgaDma                                            ; work         ;
;    |lpm_add_sub:Add0|            ; 4          ; 0    ; |VgaDma|lpm_add_sub:Add0                           ; work         ;
;       |addcore:adder[0]|         ; 4          ; 0    ; |VgaDma|lpm_add_sub:Add0|addcore:adder[0]          ; work         ;
;       |addcore:adder[1]|         ; 0          ; 0    ; |VgaDma|lpm_add_sub:Add0|addcore:adder[1]          ; work         ;
;    |lpm_add_sub:Add1|            ; 4          ; 0    ; |VgaDma|lpm_add_sub:Add1                           ; work         ;
;       |addcore:adder[0]|         ; 4          ; 0    ; |VgaDma|lpm_add_sub:Add1|addcore:adder[0]          ; work         ;
;       |addcore:adder[1]|         ; 0          ; 0    ; |VgaDma|lpm_add_sub:Add1|addcore:adder[1]          ; work         ;
;    |lpm_counter:reg_x_cnt_rtl_0| ; 8          ; 0    ; |VgaDma|lpm_counter:reg_x_cnt_rtl_0                ; work         ;
;    |lpm_counter:reg_y_cnt_rtl_0| ; 8          ; 0    ; |VgaDma|lpm_counter:reg_y_cnt_rtl_0                ; work         ;
;       |p8count:p8c[0]|           ; 8          ; 0    ; |VgaDma|lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0] ; work         ;
+----------------------------------+------------+------+----------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                              ;
+-----------------------+----------+---------+--------------+--------+----------------------+------------------+
; Name                  ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-----------------------+----------+---------+--------------+--------+----------------------+------------------+
; always0~63sexp        ; SEXP68   ; 6       ; Clock enable ; no     ; --                   ; --               ;
; always0~69            ; SEXP90   ; 8       ; Clock enable ; no     ; --                   ; --               ;
; always0~70            ; SEXP33   ; 8       ; Clock enable ; no     ; --                   ; --               ;
; always0~71            ; SEXP52   ; 15      ; Clock enable ; no     ; --                   ; --               ;
; always0~72            ; SEXP128  ; 6       ; Clock enable ; no     ; --                   ; --               ;
; always0~73            ; SEXP19   ; 11      ; Clock enable ; no     ; --                   ; --               ;
; always0~74            ; SEXP8    ; 10      ; Clock enable ; no     ; --                   ; --               ;
; always0~75            ; SEXP99   ; 7       ; Clock enable ; no     ; --                   ; --               ;
; i_clk                 ; PIN_2    ; 112     ; Clock        ; yes    ; On                   ; --               ;
; i_free_vbus_b         ; PIN_33   ; 71      ; Clock enable ; no     ; --                   ; --               ;
; i_src_ce2_b           ; PIN_81   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; i_src_ce_b            ; PIN_52   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; io_src_addr[0]        ; PIN_41   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; io_src_addr[1]        ; PIN_11   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; io_src_addr[2]        ; PIN_12   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; io_src_we_b           ; PIN_55   ; 58      ; Clock enable ; no     ; --                   ; --               ;
; reg_active            ; LC27     ; 88      ; Clock enable ; no     ; --                   ; --               ;
; reg_active_prestage~1 ; SEXP17   ; 1       ; Clock enable ; no     ; --                   ; --               ;
; reg_x_cnt~34          ; SEXP50   ; 3       ; Clock enable ; no     ; --                   ; --               ;
; reg_x_cnt~49          ; SEXP21   ; 6       ; Clock enable ; no     ; --                   ; --               ;
; reg_x_cnt~50          ; SEXP9    ; 2       ; Clock enable ; no     ; --                   ; --               ;
+-----------------------+----------+---------+--------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; i_clk ; PIN_2    ; 112     ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                  ;
+--------------------------------------------------------+---------+
; Name                                                   ; Fan-Out ;
+--------------------------------------------------------+---------+
; reg_active                                             ; 88      ;
; i_free_vbus_b                                          ; 71      ;
; io_src_addr[2]~2                                       ; 58      ;
; io_src_addr[1]~1                                       ; 58      ;
; io_src_addr[0]~0                                       ; 58      ;
; io_src_we_b~0                                          ; 58      ;
; i_src_ce2_b                                            ; 58      ;
; i_src_ce_b                                             ; 58      ;
; dst_out_enabled~3                                      ; 25      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8           ; 24      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5           ; 20      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6           ; 20      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7           ; 20      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3           ; 19      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4           ; 19      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[0]                    ; 17      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2           ; 16      ;
; always0~71                                             ; 15      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[4]                    ; 13      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[3]                    ; 13      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[2]                    ; 13      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[1]                    ; 13      ;
; reg_y_cnt~10                                           ; 13      ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[5]                    ; 12      ;
; always0~73                                             ; 11      ;
; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1           ; 11      ;
; always0~74                                             ; 10      ;
; i_src_data[0]                                          ; 9       ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[6]                    ; 9       ;
; reg_ctrl_src_addr[0]                                   ; 9       ;
; reg_ctrl_src_addr[1]                                   ; 9       ;
; reg_ctrl_config~5                                      ; 9       ;
; always0~70                                             ; 8       ;
; always0~69                                             ; 8       ;
; i_src_data[6]                                          ; 8       ;
; i_src_data[5]                                          ; 8       ;
; i_src_data[4]                                          ; 8       ;
; i_src_data[3]                                          ; 8       ;
; i_src_data[2]                                          ; 8       ;
; i_src_data[1]                                          ; 8       ;
; always0~75                                             ; 7       ;
; i_src_data[7]                                          ; 7       ;
; reg_ctrl_src_addr[2]                                   ; 7       ;
; reg_ctrl_dst_y_origin[5]                               ; 7       ;
; reg_ctrl_dst_y_origin[3]                               ; 7       ;
; reg_ctrl_dst_y_origin[0]                               ; 7       ;
; reg_ctrl_dst_x_origin[5]                               ; 7       ;
; reg_ctrl_dst_x_origin[4]                               ; 7       ;
; reg_ctrl_dst_x_origin[3]                               ; 7       ;
; reg_ctrl_dst_x_origin[0]                               ; 7       ;
; reg_x_cnt~49                                           ; 6       ;
; always0~72                                             ; 6       ;
; always0~63sexp                                         ; 6       ;
; reg_ctrl_src_addr[8]                                   ; 6       ;
; reg_ctrl_src_addr[3]                                   ; 6       ;
; reg_ctrl_dst_y_origin[4]                               ; 6       ;
; reg_ctrl_dst_y_origin[1]                               ; 6       ;
; reg_ctrl_dst_x_origin[1]                               ; 6       ;
; lpm_add_sub:Add1|addcore:adder[0]|g4~12                ; 5       ;
; reg_ctrl_src_addr[9]                                   ; 5       ;
; reg_ctrl_src_addr[4]                                   ; 5       ;
; lpm_add_sub:Add0|addcore:adder[0]|g4~12                ; 5       ;
; reg_ctrl_dst_y_origin[6]                               ; 5       ;
; reg_ctrl_dst_y_origin[2]                               ; 5       ;
; reg_ctrl_dst_x_origin[6]                               ; 5       ;
; reg_ctrl_dst_x_origin[2]                               ; 5       ;
; lpm_counter:reg_x_cnt_rtl_0|dffs[7]                    ; 4       ;
; reg_ctrl_src_addr[10]                                  ; 4       ;
; reg_ctrl_src_addr[5]                                   ; 4       ;
; reg_x_cnt~48                                           ; 3       ;
; reg_x_cnt~33sexp                                       ; 3       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32 ; 3       ;
; reg_ctrl_src_addr[11]                                  ; 3       ;
; reg_ctrl_src_addr[6]                                   ; 3       ;
; reg_x_cnt~34                                           ; 3       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~66 ; 2       ;
; reg_x_cnt~50                                           ; 2       ;
; reg_x_cnt~47                                           ; 2       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~41 ; 2       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~41 ; 2       ;
; reg_dst_data_staged[7]                                 ; 2       ;
; reg_dst_data_staged[6]                                 ; 2       ;
; reg_dst_data_staged[5]                                 ; 2       ;
; reg_dst_data_staged[4]                                 ; 2       ;
; reg_dst_data_staged[3]                                 ; 2       ;
; reg_dst_data_staged[2]                                 ; 2       ;
; reg_dst_data_staged[1]                                 ; 2       ;
; reg_dst_data_staged[0]                                 ; 2       ;
; reg_active_prestage                                    ; 2       ;
; reg_ctrl_src_addr[12]                                  ; 2       ;
; reg_ctrl_src_addr[7]                                   ; 2       ;
; lpm_add_sub:Add0|addcore:adder[0]|g4~20                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|g4~19                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~66 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g4~20                ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g4~19                ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~67 ; 1       ;
; i_clk2                                                 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp3 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp2 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp1 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp3 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp2 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp1 ; 1       ;
; reg_active~21sexp                                      ; 1       ;
; ~VCC~1                                                 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~64 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~64 ; 1       ;
; o_dst_we_b~7                                           ; 1       ;
; reg_dst_addr_staged[15]                                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|bg_out~27            ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|bg_out~21            ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|bg_out~20            ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~22      ; 1       ;
; lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~2    ; 1       ;
; reg_dst_addr_staged[14]                                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~56 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~55 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~54 ; 1       ;
; reg_dst_addr_staged[13]                                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~44 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~43 ; 1       ;
; reg_dst_addr_staged[12]                                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~33 ; 1       ;
; reg_dst_addr_staged[11]                                ; 1       ;
; reg_dst_addr_staged[10]                                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~18 ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~17 ; 1       ;
; reg_dst_addr_staged[9]                                 ; 1       ;
; reg_dst_addr_staged[8]                                 ; 1       ;
; reg_dst_addr_staged[7]                                 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|bg_out~27            ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|bg_out~21            ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|bg_out~20            ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|prop_node[3]~22      ; 1       ;
; lpm_add_sub:Add1|addcore:adder[1]|unreg_result[0]~2    ; 1       ;
; reg_dst_addr_staged[6]                                 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~56 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~55 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~54 ; 1       ;
; reg_dst_addr_staged[5]                                 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~44 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~43 ; 1       ;
; reg_dst_addr_staged[4]                                 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~33 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~32 ; 1       ;
; reg_dst_addr_staged[3]                                 ; 1       ;
; reg_dst_addr_staged[2]                                 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~18 ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~17 ; 1       ;
; reg_dst_addr_staged[1]                                 ; 1       ;
; reg_dst_addr_staged[0]                                 ; 1       ;
; reg_active~28                                          ; 1       ;
; reg_active_stage                                       ; 1       ;
; reg_active_prestage~1                                  ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g4~11                ; 1       ;
; lpm_add_sub:Add1|addcore:adder[0]|g4~10                ; 1       ;
; reg_ctrl_cpy_y_mask[2]                                 ; 1       ;
; reg_ctrl_cpy_y_mask[1]                                 ; 1       ;
; reg_ctrl_cpy_y_mask[0]                                 ; 1       ;
; reg_ctrl_cpy_x_mask[4]                                 ; 1       ;
; reg_ctrl_cpy_x_mask[3]                                 ; 1       ;
; reg_ctrl_cpy_x_mask[2]                                 ; 1       ;
; reg_ctrl_cpy_x_mask[1]                                 ; 1       ;
; reg_ctrl_width[1]                                      ; 1       ;
; reg_ctrl_width[2]                                      ; 1       ;
; reg_ctrl_width[3]                                      ; 1       ;
; reg_ctrl_width[4]                                      ; 1       ;
; reg_ctrl_width[5]                                      ; 1       ;
; reg_ctrl_width[6]                                      ; 1       ;
; reg_ctrl_width[0]                                      ; 1       ;
; reg_ctrl_width[7]                                      ; 1       ;
; reg_ctrl_config                                        ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|g4~11                ; 1       ;
; lpm_add_sub:Add0|addcore:adder[0]|g4~10                ; 1       ;
; reg_ctrl_src_y_origin[4]                               ; 1       ;
; reg_ctrl_src_y_origin[3]                               ; 1       ;
; reg_ctrl_src_y_origin[2]                               ; 1       ;
; reg_ctrl_src_y_origin[1]                               ; 1       ;
; reg_ctrl_src_y_origin[0]                               ; 1       ;
; reg_ctrl_dst_y_origin[7]                               ; 1       ;
; reg_ctrl_height[0]                                     ; 1       ;
; reg_ctrl_height[1]                                     ; 1       ;
; reg_ctrl_height[2]                                     ; 1       ;
; reg_ctrl_height[3]                                     ; 1       ;
; reg_ctrl_height[4]                                     ; 1       ;
; reg_ctrl_height[5]                                     ; 1       ;
; reg_ctrl_height[6]                                     ; 1       ;
; reg_ctrl_height[7]                                     ; 1       ;
; reg_src_ram_page[1]                                    ; 1       ;
; reg_src_ram_page[0]                                    ; 1       ;
; reg_ctrl_src_x_origin[7]                               ; 1       ;
; reg_ctrl_src_x_origin[6]                               ; 1       ;
; reg_ctrl_src_x_origin[5]                               ; 1       ;
; reg_ctrl_src_x_origin[4]                               ; 1       ;
; reg_ctrl_src_x_origin[3]                               ; 1       ;
; reg_ctrl_src_x_origin[2]                               ; 1       ;
; reg_ctrl_cpy_x_mask[0]                                 ; 1       ;
; reg_ctrl_src_x_origin[0]                               ; 1       ;
; reg_ctrl_dst_x_origin[7]                               ; 1       ;
; reg_ctrl_src_addr~227                                  ; 1       ;
; reg_ctrl_src_x_origin[1]                               ; 1       ;
+--------------------------------------------------------+---------+


+--------------------------------------------------+
; Other Routing Usage Summary                      ;
+-----------------------------+--------------------+
; Other Routing Resource Type ; Usage              ;
+-----------------------------+--------------------+
; Output enables              ; 2 / 6 ( 33 % )     ;
; PIA buffers                 ; 230 / 288 ( 80 % ) ;
; PIAs                        ; 267 / 288 ( 93 % ) ;
+-----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 33.38) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 0                           ;
; 18 - 20                                       ; 0                           ;
; 21 - 23                                       ; 0                           ;
; 24 - 26                                       ; 0                           ;
; 27 - 29                                       ; 2                           ;
; 30 - 32                                       ; 0                           ;
; 33 - 35                                       ; 6                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 15.88) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 0                           ;
; 7                                       ; 0                           ;
; 8                                       ; 0                           ;
; 9                                       ; 0                           ;
; 10                                      ; 0                           ;
; 11                                      ; 0                           ;
; 12                                      ; 0                           ;
; 13                                      ; 0                           ;
; 14                                      ; 0                           ;
; 15                                      ; 1                           ;
; 16                                      ; 7                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 2                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 7.38) ; Number of LABs  (Total = 8) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 1                           ;
; 2                                               ; 0                           ;
; 3                                               ; 1                           ;
; 4                                               ; 0                           ;
; 5                                               ; 1                           ;
; 6                                               ; 1                           ;
; 7                                               ; 1                           ;
; 8                                               ; 0                           ;
; 9                                               ; 0                           ;
; 10                                              ; 0                           ;
; 11                                              ; 1                           ;
; 12                                              ; 0                           ;
; 13                                              ; 2                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC14       ; i_clk, reg_ctrl_src_x_origin[6], reg_ctrl_src_addr[6], reg_ctrl_src_addr[5], reg_ctrl_src_addr[4], reg_ctrl_src_addr[3], reg_ctrl_src_addr[2], reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], reg_ctrl_cpy_x_mask[4], reg_x_cnt~50, always0~74, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[6], reg_ctrl_src_addr[7], io_src_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC5        ; i_clk, reg_ctrl_src_addr~227, reg_ctrl_config~5, reg_ctrl_src_addr[1], i_free_vbus_b, reg_active, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_x_cnt~33sexp                                                                                                                                                                                                                                            ; io_src_addr[1], reg_ctrl_src_addr~227, reg_ctrl_src_addr[1], reg_ctrl_src_addr[2], reg_ctrl_src_addr[3], reg_ctrl_src_addr[4], reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC2        ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC16       ; i_clk, reg_ctrl_src_x_origin[7], reg_ctrl_src_addr[7], reg_ctrl_src_addr[6], reg_ctrl_src_addr[5], reg_ctrl_src_addr[4], reg_ctrl_src_addr[3], reg_ctrl_src_addr[2], reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], always0~74, i_free_vbus_b, reg_active, reg_x_cnt~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; reg_ctrl_src_addr[7], io_src_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC1        ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC4        ; i_clk, i_src_data[6], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~56, lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC15       ; i_clk, i_src_data[5], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~44, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~54, lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~64, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC10       ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~56, lpm_add_sub:Add1|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC12       ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC9        ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~74                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC7        ; lpm_add_sub:Add0|addcore:adder[0]|g4~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, reg_ctrl_dst_y_origin[2], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_add_sub:Add0|addcore:adder[0]|g4~11, reg_ctrl_dst_y_origin[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; reg_dst_addr_staged[11], reg_dst_addr_staged[12], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~41, reg_dst_addr_staged[13], reg_dst_addr_staged[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  A  ; LC3        ; i_clk, reg_ctrl_src_x_origin[2], reg_ctrl_src_addr[2], reg_ctrl_config~5, reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], always0~74, i_free_vbus_b, reg_active, reg_x_cnt~33sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; io_src_addr[2], reg_ctrl_src_addr[2], reg_ctrl_src_addr[3], reg_ctrl_src_addr[4], reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC6        ; i_clk, i_src_data[5], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[5], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC8        ; i_clk, i_src_data[6], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[6], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC11       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, reg_ctrl_dst_y_origin[1], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_ctrl_dst_y_origin[0], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_dst_addr[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC13       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_ctrl_dst_y_origin[0], reg_ctrl_dst_y_origin[1], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~18, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                              ; o_dst_addr[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC30       ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC29       ; i_clk, reg_ctrl_width[0], reg_ctrl_config~5, lpm_counter:reg_x_cnt_rtl_0|dffs[0], always0~73, i_free_vbus_b, reg_active, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_x_cnt~48                                                                                                                                                                                                                         ; lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_add_sub:Add1|addcore:adder[0]|g4~10, lpm_add_sub:Add1|addcore:adder[0]|g4~11, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, reg_dst_addr_staged[0], reg_dst_addr_staged[1], reg_dst_addr_staged[2], reg_active~21sexp, lpm_add_sub:Add1|addcore:adder[0]|g4~19, lpm_add_sub:Add1|addcore:adder[0]|g4~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC21       ; reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_src_re_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC25       ; i_clk, reg_ctrl_width[7], lpm_counter:reg_x_cnt_rtl_0|dffs[7], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_x_cnt~49, always0~73, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                         ; lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, reg_dst_addr_staged[7], reg_active~21sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC20       ; i_clk, reg_ctrl_width[6], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_x_cnt~49, always0~73, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                              ; lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~56, lpm_add_sub:Add1|addcore:adder[0]|prop_node[3]~22, reg_active~21sexp, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  B  ; LC28       ; i_clk, reg_ctrl_width[1], i_free_vbus_b, reg_active, lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_x_cnt~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, reg_dst_addr_staged[1], reg_dst_addr_staged[2], lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, reg_active~21sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC23       ; i_clk, reg_ctrl_width[4], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_x_cnt~49, always0~73, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~33, reg_dst_addr_staged[5], reg_dst_addr_staged[6], lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, reg_active~21sexp, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~66, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC26       ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, i_free_vbus_b, reg_active, io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[2], io_src_addr[0], io_src_addr[1]                                                                                                                                                                                                                                               ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_ctrl_src_addr[8], reg_ctrl_src_addr[9], reg_ctrl_src_addr[10], reg_ctrl_src_addr[11], reg_ctrl_src_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC31       ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC27       ; i_clk, i_free_vbus_b, reg_active, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[7], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_active_prestage ; io_src_we_b, io_src_addr[0], io_src_addr[1], io_src_addr[2], reg_ctrl_src_addr~227, reg_ctrl_config~5, reg_y_cnt~10, lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_active_prestage, reg_active, reg_active_stage, reg_active~28, o_src_ram_page[0], o_src_ram_page[1], reg_dst_data_staged[0], reg_dst_data_staged[1], reg_dst_data_staged[2], reg_dst_data_staged[3], reg_dst_data_staged[4], reg_dst_data_staged[5], reg_dst_data_staged[6], reg_dst_data_staged[7], reg_dst_addr_staged[0], reg_dst_addr_staged[1], reg_dst_addr_staged[2], reg_dst_addr_staged[3], reg_dst_addr_staged[4], reg_dst_addr_staged[5], reg_dst_addr_staged[6], reg_dst_addr_staged[7], reg_dst_addr_staged[8], reg_dst_addr_staged[9], reg_dst_addr_staged[10], reg_dst_addr_staged[11], reg_dst_addr_staged[12], reg_dst_addr_staged[13], reg_dst_addr_staged[14], reg_dst_addr_staged[15], io_src_addr[3], io_src_addr[4], io_src_addr[5], io_src_addr[6], io_src_addr[7], io_src_addr[8], io_src_addr[9], io_src_addr[10], io_src_addr[11], io_src_addr[12], always0~63sexp, reg_ctrl_src_addr[0], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_ctrl_src_addr[2], reg_ctrl_src_addr[3], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_ctrl_src_addr[8], reg_ctrl_src_addr[4], reg_ctrl_src_addr[9], lpm_counter:reg_x_cnt_rtl_0|dffs[2], reg_ctrl_src_addr[5], reg_ctrl_src_addr[10], lpm_counter:reg_x_cnt_rtl_0|dffs[3], reg_ctrl_src_addr[6], reg_ctrl_src_addr[11], lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_ctrl_src_addr[7], lpm_counter:reg_x_cnt_rtl_0|dffs[5], reg_ctrl_src_addr[12], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_active~21sexp, always0~69, always0~70, always0~71, always0~72, always0~73, always0~74, always0~75, reg_x_cnt~47, reg_x_cnt~48 ;
;  B  ; LC32       ; i_clk, reg_ctrl_width[2], lpm_counter:reg_x_cnt_rtl_0|dffs[2], reg_ctrl_config~5, lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[1], always0~73, i_free_vbus_b, reg_active, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~18, lpm_add_sub:Add1|addcore:adder[0]|bg_out~20, lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, reg_active~21sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  B  ; LC24       ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~44, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~54, lpm_add_sub:Add1|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~64, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC18       ; i_clk, reg_ctrl_width[3], lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_x_cnt~49, always0~73, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, reg_dst_addr_staged[3], reg_dst_addr_staged[4], reg_dst_addr_staged[5], reg_dst_addr_staged[6], lpm_add_sub:Add1|addcore:adder[0]|bg_out~21, lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, reg_active~21sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  B  ; LC19       ; i_clk, i_src_data[5], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~73                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; o_src_ram_page[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC22       ; i_clk, reg_ctrl_width[5], lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[4], lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_x_cnt~49, always0~73, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], lpm_counter:reg_x_cnt_rtl_0|dffs[7], reg_active, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~44, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~54, lpm_add_sub:Add1|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~64, reg_active~21sexp, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  B  ; LC17       ; i_clk, i_free_vbus_b, reg_active, reg_active_prestage~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; o_active, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC40       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_y_cnt~10, reg_ctrl_height[2], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~18, lpm_add_sub:Add0|addcore:adder[0]|bg_out~20, lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC46       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_y_cnt~10, reg_ctrl_height[3], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, reg_dst_addr_staged[11], reg_dst_addr_staged[12], reg_dst_addr_staged[13], reg_dst_addr_staged[14], lpm_add_sub:Add0|addcore:adder[0]|bg_out~21, lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  C  ; LC48       ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC36       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_y_cnt~10, reg_ctrl_height[5], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                        ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~44, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~54, lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~22, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~64, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp3, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC45       ; i_clk, reg_y_cnt~10, reg_ctrl_height[6], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                          ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~56, lpm_add_sub:Add0|addcore:adder[0]|prop_node[3]~22, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp2, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC44       ; i_clk, i_src_data[7], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC41       ; i_clk, i_src_data[7], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_dst_addr_staged[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC47       ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC34       ; i_clk, i_src_data[7], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC37       ; i_clk, i_src_data[0], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[0], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC43       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC33       ; i_clk, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; dst_out_enabled~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC38       ; i_clk, i_src_data[6], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; o_src_ram_page[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  C  ; LC39       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~70                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC35       ; reg_dst_data_staged[3], reg_dst_data_staged[0], reg_ctrl_config, reg_dst_data_staged[2], reg_dst_data_staged[6], reg_dst_data_staged[4], reg_dst_data_staged[7], reg_dst_data_staged[5], reg_dst_data_staged[1], i_clk2, dst_out_enabled~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; o_dst_we_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC62       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC52       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC49       ; i_clk, reg_ctrl_src_x_origin[0], reg_ctrl_config~5, reg_ctrl_cpy_x_mask[0], reg_ctrl_src_addr[0], always0~71, i_free_vbus_b, reg_active, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_x_cnt~47                                                                                                                                                                                                         ; io_src_addr[0], reg_ctrl_src_addr~227, reg_ctrl_src_addr[0], reg_ctrl_src_addr[2], reg_ctrl_src_addr[3], reg_ctrl_src_addr[4], reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC56       ; i_clk, reg_ctrl_src_x_origin[3], reg_ctrl_src_addr[3], reg_ctrl_src_addr[2], reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], reg_ctrl_cpy_x_mask[1], reg_x_cnt~34, always0~71, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; reg_ctrl_src_addr[3], reg_ctrl_src_addr[4], reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7], io_src_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  D  ; LC60       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC51       ; i_clk, reg_ctrl_src_x_origin[5], reg_ctrl_src_addr[5], reg_ctrl_src_addr[4], reg_ctrl_src_addr[3], reg_ctrl_src_addr[2], reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], reg_ctrl_cpy_x_mask[3], reg_x_cnt~34, always0~71, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7], io_src_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  D  ; LC54       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~33, reg_dst_addr_staged[5], reg_dst_addr_staged[6], lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~66, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~67                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  D  ; LC61       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC50       ; i_clk, i_src_data[1], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|g4~10, lpm_add_sub:Add0|addcore:adder[0]|g4~12, reg_dst_addr_staged[9], reg_dst_addr_staged[10], lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, lpm_add_sub:Add0|addcore:adder[0]|g4~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC53       ; i_clk, reg_ctrl_src_x_origin[4], reg_ctrl_src_addr[4], reg_ctrl_src_addr[3], reg_ctrl_src_addr[2], reg_ctrl_src_addr[0], reg_ctrl_src_addr[1], reg_ctrl_cpy_x_mask[2], reg_x_cnt~34, always0~71, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_ctrl_src_addr[4], reg_ctrl_src_addr[5], reg_ctrl_src_addr[6], reg_ctrl_src_addr[7], io_src_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  D  ; LC58       ; i_clk, i_src_data[4], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~33, reg_dst_addr_staged[13], reg_dst_addr_staged[14], lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  D  ; LC55       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  D  ; LC64       ; i_clk, i_src_data[7], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC57       ; i_clk, i_src_data[4], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC63       ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~71                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC59       ; io_src_addr[2], i_free_vbus_b, io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; reg_ctrl_src_addr[1], reg_ctrl_src_addr[0], reg_ctrl_src_addr[2], reg_x_cnt~34, lpm_counter:reg_x_cnt_rtl_0|dffs[0], lpm_counter:reg_x_cnt_rtl_0|dffs[2], reg_active_prestage~1, reg_x_cnt~49, reg_x_cnt~50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  E  ; LC66       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_add_sub:Add1|addcore:adder[0]|g4~10, lpm_add_sub:Add1|addcore:adder[0]|g4~12, reg_dst_addr_staged[1], reg_dst_addr_staged[2], lpm_add_sub:Add1|addcore:adder[0]|bg_out~27, lpm_add_sub:Add1|addcore:adder[0]|g4~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC71       ; lpm_add_sub:Add1|addcore:adder[0]|g4~10, lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_ctrl_dst_x_origin[2], lpm_counter:reg_x_cnt_rtl_0|dffs[2], lpm_add_sub:Add1|addcore:adder[0]|g4~11, reg_ctrl_dst_x_origin[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; reg_dst_addr_staged[3], reg_dst_addr_staged[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~41, reg_dst_addr_staged[5], reg_dst_addr_staged[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  E  ; LC80       ; reg_active_stage, i_free_vbus_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_addr[0], o_dst_addr[1], o_dst_addr[2], o_dst_addr[3], o_dst_addr[4], o_dst_addr[5], o_dst_addr[6], o_dst_addr[7], o_dst_addr[8], o_dst_addr[9], o_dst_addr[10], o_dst_addr[11], o_dst_addr[12], o_dst_addr[13], o_dst_addr[14], o_dst_addr[15], o_dst_data[0], o_dst_data[1], o_dst_data[2], o_dst_data[3], o_dst_data[4], o_dst_data[5], o_dst_data[6], o_dst_data[7], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  E  ; LC78       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_ctrl_src_addr~227                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  E  ; LC65       ; i_clk, i_src_data[1], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[1], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  E  ; LC77       ; reg_ctrl_src_x_origin[1], i_free_vbus_b, reg_active, reg_ctrl_src_addr[0], reg_ctrl_src_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; reg_ctrl_src_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC70       ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_dst_addr_staged[3], reg_dst_addr_staged[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~41, reg_dst_addr_staged[5], reg_dst_addr_staged[6], lpm_add_sub:Add1|addcore:adder[0]|bg_out~21, lpm_add_sub:Add1|addcore:adder[0]|bg_out~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  E  ; LC69       ; i_clk, lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_ctrl_dst_x_origin[0], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC72       ; i_clk, lpm_counter:reg_x_cnt_rtl_0|dffs[1], reg_ctrl_dst_x_origin[1], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_ctrl_dst_x_origin[0], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; o_dst_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC73       ; i_clk, lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_ctrl_dst_x_origin[0], reg_ctrl_dst_x_origin[1], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~18, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; o_dst_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC75       ; i_clk, lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_counter:reg_x_cnt_rtl_0|dffs[3], reg_ctrl_dst_x_origin[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~33, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; o_dst_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC76       ; lpm_counter:reg_x_cnt_rtl_0|dffs[5], lpm_counter:reg_x_cnt_rtl_0|dffs[6], reg_ctrl_dst_x_origin[6], reg_ctrl_dst_x_origin[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_add_sub:Add1|addcore:adder[1]|unreg_result[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC67       ; i_clk, reg_ctrl_dst_x_origin[7], lpm_counter:reg_x_cnt_rtl_0|dffs[7], lpm_add_sub:Add1|addcore:adder[1]|unreg_result[0]~2, i_free_vbus_b, reg_active, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add1|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                                  ; o_dst_addr[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC74       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_ctrl_src_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC79       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_ctrl_src_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  E  ; LC68       ; i_clk, i_src_data[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~63sexp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC92       ; i_clk, i_src_data[0], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|g4~10, lpm_add_sub:Add0|addcore:adder[0]|g4~11, reg_dst_addr_staged[8], reg_dst_addr_staged[9], reg_dst_addr_staged[10], lpm_add_sub:Add0|addcore:adder[0]|g4~19, lpm_add_sub:Add0|addcore:adder[0]|g4~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC96       ; lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_ctrl_dst_x_origin[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~67, lpm_counter:reg_x_cnt_rtl_0|dffs[3], reg_ctrl_dst_x_origin[3], lpm_add_sub:Add1|addcore:adder[0]|bg_out~21, lpm_counter:reg_x_cnt_rtl_0|dffs[2], reg_ctrl_dst_x_origin[2], lpm_add_sub:Add1|addcore:adder[0]|bg_out~20, lpm_add_sub:Add1|addcore:adder[0]|g4~19, lpm_counter:reg_x_cnt_rtl_0|dffs[1], lpm_add_sub:Add1|addcore:adder[0]|g4~20, reg_ctrl_dst_x_origin[1]                                                                                                                                                                                                                                                ; lpm_add_sub:Add1|addcore:adder[1]|unreg_result[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC87       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  F  ; LC95       ; i_clk, i_src_data[7], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_dst_addr_staged[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  F  ; LC89       ; i_clk, reg_y_cnt~10, reg_ctrl_height[0], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_add_sub:Add0|addcore:adder[0]|g4~10, lpm_add_sub:Add0|addcore:adder[0]|g4~11, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, reg_dst_addr_staged[8], reg_dst_addr_staged[9], reg_dst_addr_staged[10], reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48, lpm_add_sub:Add0|addcore:adder[0]|g4~19, lpm_add_sub:Add0|addcore:adder[0]|g4~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  F  ; LC83       ; i_clk, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~64, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~54, lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_ctrl_dst_x_origin[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~66, reg_ctrl_dst_x_origin[3], lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~41, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[7]~56, i_free_vbus_b, reg_active                                                                                                                                                                                       ; o_dst_addr[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC86       ; i_clk, i_src_data[3], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[3], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC84       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC91       ; i_clk, lpm_counter:reg_x_cnt_rtl_0|dffs[4], reg_ctrl_dst_x_origin[4], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[5]~66, reg_ctrl_dst_x_origin[3], lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~41, lpm_counter:reg_x_cnt_rtl_0|dffs[3], lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[6]~44, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                       ; o_dst_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC81       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  F  ; LC82       ; lpm_counter:reg_x_cnt_rtl_0|dffs[5], reg_ctrl_dst_x_origin[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; reg_dst_addr_staged[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  F  ; LC94       ; i_clk, i_src_data[7], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC93       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  F  ; LC85       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; io_src_we_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  F  ; LC90       ; i_clk, i_src_data[0], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~69                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add1|addcore:adder[0]|g4~10, lpm_add_sub:Add1|addcore:adder[0]|g4~11, reg_dst_addr_staged[0], reg_dst_addr_staged[1], reg_dst_addr_staged[2], lpm_add_sub:Add1|addcore:adder[0]|g4~19, lpm_add_sub:Add1|addcore:adder[0]|g4~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  F  ; LC88       ; i_clk, lpm_counter:reg_x_cnt_rtl_0|dffs[3], reg_ctrl_dst_x_origin[3], lpm_add_sub:Add1|addcore:adder[0]|g4~12, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; o_dst_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  G  ; LC111      ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  G  ; LC107      ; i_clk, reg_ctrl_src_y_origin[3], reg_y_cnt~10, reg_ctrl_src_addr[11], reg_ctrl_src_addr[10], reg_ctrl_src_addr[8], reg_ctrl_src_addr[9], reg_ctrl_cpy_y_mask[1], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; reg_ctrl_src_addr[11], reg_ctrl_src_addr[12], io_src_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  G  ; LC100      ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  G  ; LC105      ; i_clk, reg_ctrl_src_y_origin[2], reg_y_cnt~10, reg_ctrl_src_addr[10], reg_ctrl_src_addr[8], reg_ctrl_src_addr[9], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; reg_ctrl_src_addr[10], reg_ctrl_src_addr[11], reg_ctrl_src_addr[12], io_src_addr[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC99       ; i_clk, reg_ctrl_src_y_origin[4], reg_y_cnt~10, reg_ctrl_src_addr[12], reg_ctrl_src_addr[11], reg_ctrl_src_addr[10], reg_ctrl_src_addr[8], reg_ctrl_src_addr[9], reg_ctrl_cpy_y_mask[2], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; reg_ctrl_src_addr[12], io_src_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  G  ; LC110      ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  G  ; LC106      ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add1|addcore:adder[0]|g4~12, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add1|addcore:adder[0]|unreg_res_node[3]~18, lpm_add_sub:Add1|addcore:adder[0]|bg_out~20, lpm_add_sub:Add1|addcore:adder[0]|bg_out~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC108      ; i_clk, i_src_data[2], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  G  ; LC104      ; i_clk, i_src_data[2], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[2], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  G  ; LC112      ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_y_cnt~10, reg_ctrl_height[4], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                      ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~33, reg_dst_addr_staged[13], reg_dst_addr_staged[14], lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~66                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC98       ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_y_cnt~10, reg_ctrl_height[1], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, reg_dst_addr_staged[9], reg_dst_addr_staged[10], lpm_add_sub:Add0|addcore:adder[0]|bg_out~27, reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  G  ; LC97       ; i_clk, reg_ctrl_src_y_origin[0], reg_y_cnt~10, reg_ctrl_src_addr[8], reg_ctrl_cpy_y_mask[0], always0~75, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; reg_ctrl_src_addr[8], reg_ctrl_src_addr[9], reg_ctrl_src_addr[10], reg_ctrl_src_addr[11], reg_ctrl_src_addr[12], io_src_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  G  ; LC103      ; i_clk, i_src_data[2], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~75                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~17, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[3]~18, lpm_add_sub:Add0|addcore:adder[0]|bg_out~20, lpm_add_sub:Add0|addcore:adder[0]|bg_out~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC109      ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, reg_ctrl_dst_y_origin[0], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; o_dst_addr[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  G  ; LC101      ; i_clk, reg_ctrl_src_y_origin[1], reg_ctrl_src_addr[9], reg_y_cnt~10, reg_ctrl_src_addr[8], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; reg_ctrl_src_addr[9], reg_ctrl_src_addr[10], reg_ctrl_src_addr[11], reg_ctrl_src_addr[12], io_src_addr[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  G  ; LC102      ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, reg_ctrl_dst_y_origin[4], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~66, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, reg_ctrl_dst_y_origin[3], lpm_add_sub:Add0|addcore:adder[0]|bg_out~21, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, reg_ctrl_dst_y_origin[2], lpm_add_sub:Add0|addcore:adder[0]|bg_out~20, lpm_add_sub:Add0|addcore:adder[0]|g4~19, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_add_sub:Add0|addcore:adder[0]|g4~20, reg_ctrl_dst_y_origin[1]                                                                                                                                                                                                            ; lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC114      ; i_clk, i_src_data[3], io_src_addr[0], io_src_addr[1], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_dst_addr_staged[11], reg_dst_addr_staged[12], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~41, reg_dst_addr_staged[13], reg_dst_addr_staged[14], lpm_add_sub:Add0|addcore:adder[0]|bg_out~21, lpm_add_sub:Add0|addcore:adder[0]|bg_out~27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  H  ; LC120      ; i_clk, i_src_data[7], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[7], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  H  ; LC118      ; i_clk, i_src_data[4], i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; o_dst_data[4], o_dst_we_b~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  H  ; LC122      ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  H  ; LC119      ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  H  ; LC123      ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, reg_ctrl_dst_y_origin[3], lpm_add_sub:Add0|addcore:adder[0]|g4~12, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; o_dst_addr[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC125      ; i_clk, lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, reg_ctrl_dst_y_origin[3], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~33, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; o_dst_addr[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC126      ; i_clk, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, reg_ctrl_dst_y_origin[4], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32, reg_ctrl_dst_y_origin[3], lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~41, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~43, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~44, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                     ; o_dst_addr[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC117      ; i_clk, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~64, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~54, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, reg_ctrl_dst_y_origin[4], lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[5]~32, reg_ctrl_dst_y_origin[3], lpm_add_sub:Add0|addcore:adder[0]|g4~12, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[6]~41, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~55, lpm_add_sub:Add0|addcore:adder[0]|unreg_res_node[7]~56, i_free_vbus_b, reg_active                                                                                                                                                                     ; o_dst_addr[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC113      ; i_clk, reg_y_cnt~10, reg_ctrl_height[7], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|4, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|6, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|7, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|8, i_free_vbus_b, reg_active                                                                                                                                                                                                                                                                                            ; reg_y_cnt~10, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, reg_active, reg_dst_addr_staged[15], reg_ctrl_src_addr[1], reg_x_cnt~33sexp, reg_ctrl_src_addr[0], lpm_counter:reg_x_cnt_rtl_0|dffs[0], reg_active~21sexp, reg_x_cnt~47, reg_x_cnt~48                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC124      ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_x_cnt_rtl_0|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  H  ; LC115      ; i_clk, reg_ctrl_dst_y_origin[7], lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|1, lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~2, i_free_vbus_b, reg_active, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp1, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp2, lpm_add_sub:Add0|addcore:adder[0]|genr_node[3]~20sexp3                                                                                                                                                                                                                                                                                                                                                                                                         ; o_dst_addr[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  H  ; LC128      ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_ctrl_src_addr[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  H  ; LC127      ; i_clk, i_src_data[3], io_src_addr[2], io_src_we_b, i_src_ce2_b, i_src_ce_b, io_src_addr[0], io_src_addr[1], always0~72                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  H  ; LC116      ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, reg_ctrl_dst_y_origin[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; reg_dst_addr_staged[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  H  ; LC121      ; lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|3, lpm_counter:reg_y_cnt_rtl_0|p8count:p8c[0]|2, reg_ctrl_dst_y_origin[6], reg_ctrl_dst_y_origin[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; lpm_add_sub:Add0|addcore:adder[1]|unreg_result[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EPM7128SLC84-15 for design "VgaDma"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "user_reserve_1" is assigned to location or region, but does not exist in design
Info: Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 287 megabytes
    Info: Processing ended: Mon Nov 04 22:12:16 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


