// Seed: 3187962697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56
);
  output wire id_56;
  input wire id_55;
  input wire id_54;
  input wire id_53;
  inout wire id_52;
  input wire id_51;
  inout wire id_50;
  input wire id_49;
  input wire id_48;
  inout wire id_47;
  output wire id_46;
  output wire id_45;
  output wire id_44;
  input wire id_43;
  inout wire id_42;
  inout wire id_41;
  output wire id_40;
  output wire id_39;
  inout wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_44 = $display(1);
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    output wire  id_6,
    output wor   id_7,
    output wand  id_8,
    input  uwire id_9,
    input  wire  id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12
  );
  wire id_14;
  logic [7:0] id_15;
  id_16 :
  assert property (@(posedge id_15[1]) 1 - 1)
  else;
endmodule
