Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Apr 01 00:58:54 2025
| Host         : DESKTOP-UIUARBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file action_timing_summary_routed.rpt -rpx action_timing_summary_routed.rpx
| Design       : action
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 197 register/latch pins with no clock driven by root clock pin: i_audio/sample_clk_48k_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.231        0.000                      0                 3399       -3.905     -340.144                    334                 3399        3.000        0.000                       0                   998  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk_100              {0.000 5.000}      10.000          100.000         
  clk_feedback       {0.000 25.000}     50.000          20.000          
  zed_audio_clk_48M  {0.000 10.417}     20.833          48.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                    0.231        0.000                      0                 2920       -3.905     -340.144                    334                 2920        3.000        0.000                       0                   758  
  clk_feedback                                                                                                                                                        48.751        0.000                       0                     2  
  zed_audio_clk_48M       13.003        0.000                      0                  471        0.072        0.000                      0                  471        9.437        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100            clk_100                  6.604        0.000                      0                    8        0.466        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :          334  Failing Endpoints,  Worst Slack       -3.905ns,  Total Violation     -340.144ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 L_DELAY_inst/stdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        12.090ns  (logic 0.518ns (4.284%)  route 11.572ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.704ns = ( 22.704 - 10.000 ) 
    Source Clock Delay      (SCD):    10.853ns
    Clock Pessimism Removal (CPR):    1.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.363    10.853    L_DELAY_inst/i_clk
    SLICE_X66Y40         FDRE                                         r  L_DELAY_inst/stdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.518    11.371 r  L_DELAY_inst/stdata_reg[12]/Q
                         net (fo=8, routed)          11.572    22.943    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        11.285    22.704    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.243    23.947    
                         clock uncertainty           -0.035    23.912    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    23.175    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.175    
                         arrival time                         -22.943    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 L_DELAY_inst/stdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 0.518ns (4.155%)  route 11.948ns (95.845%))
  Logic Levels:           0  
  Clock Path Skew:        3.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.672ns = ( 22.672 - 10.000 ) 
    Source Clock Delay      (SCD):    10.379ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.889    10.379    L_DELAY_inst/i_clk
    SLICE_X66Y38         FDRE                                         r  L_DELAY_inst/stdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    10.897 r  L_DELAY_inst/stdata_reg[7]/Q
                         net (fo=8, routed)          11.948    22.845    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X5Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        11.252    22.672    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.220    23.891    
                         clock uncertainty           -0.035    23.856    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    23.119    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.119    
                         arrival time                         -22.845    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 L_DELAY_inst/stdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        12.364ns  (logic 0.518ns (4.190%)  route 11.846ns (95.810%))
  Logic Levels:           0  
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    13.071ns = ( 23.071 - 10.000 ) 
    Source Clock Delay      (SCD):    10.379ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.889    10.379    L_DELAY_inst/i_clk
    SLICE_X66Y38         FDRE                                         r  L_DELAY_inst/stdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518    10.897 r  L_DELAY_inst/stdata_reg[7]/Q
                         net (fo=8, routed)          11.846    22.744    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_axis_tdata[2]
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        11.651    23.071    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              1.220    24.291    
                         clock uncertainty           -0.035    24.256    
    RAMB36_X4Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    23.519    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.519    
                         arrival time                         -22.744    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.419ns (9.460%)  route 4.010ns (90.540%))
  Logic Levels:           0  
  Clock Path Skew:        -3.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.201ns = ( 17.201 - 10.000 ) 
    Source Clock Delay      (SCD):    11.523ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        10.032    11.523    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X59Y46         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.419    11.942 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[11]/Q
                         net (fo=32, routed)          4.010    15.952    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/Q[11]
    RAMB36_X2Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.781    17.201    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    17.639    
                         clock uncertainty           -0.035    17.604    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    16.863    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.863    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.938ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.518ns (12.968%)  route 3.477ns (87.032%))
  Logic Levels:           0  
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 15.584 - 10.000 ) 
    Source Clock Delay      (SCD):    10.489ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.998    10.489    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X58Y44         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.518    11.007 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=32, routed)          3.477    14.483    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[0]
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.164    15.584    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    16.023    
                         clock uncertainty           -0.035    15.987    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    15.421    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.518ns (18.222%)  route 2.325ns (81.778%))
  Logic Levels:           0  
  Clock Path Skew:        -5.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 15.584 - 10.000 ) 
    Source Clock Delay      (SCD):    11.523ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        10.032    11.523    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X58Y46         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.518    12.041 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[14]/Q
                         net (fo=16, routed)          2.325    14.365    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[14]
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.164    15.584    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    16.023    
                         clock uncertainty           -0.035    15.987    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    15.421    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.518ns (14.658%)  route 3.016ns (85.342%))
  Logic Levels:           0  
  Clock Path Skew:        -4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 15.455 - 10.000 ) 
    Source Clock Delay      (SCD):    10.674ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.184    10.674    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X54Y45         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518    11.192 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[12]/Q
                         net (fo=17, routed)          3.016    14.208    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[14][12]
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.035    15.455    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.439    15.893    
                         clock uncertainty           -0.035    15.858    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    15.292    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.419ns (11.430%)  route 3.247ns (88.570%))
  Logic Levels:           0  
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.615ns = ( 16.615 - 10.000 ) 
    Source Clock Delay      (SCD):    11.523ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        10.032    11.523    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X59Y46         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.419    11.942 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=32, routed)          3.247    15.188    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[8]
    RAMB36_X2Y9          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.196    16.615    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y9          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    17.054    
                         clock uncertainty           -0.035    17.019    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.738    16.281    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.281    
                         arrival time                         -15.188    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.518ns (14.159%)  route 3.141ns (85.841%))
  Logic Levels:           0  
  Clock Path Skew:        -4.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 15.584 - 10.000 ) 
    Source Clock Delay      (SCD):    10.641ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.150    10.641    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X58Y45         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDRE (Prop_fdre_C_Q)         0.518    11.159 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=32, routed)          3.141    14.299    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.164    15.584    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    16.023    
                         clock uncertainty           -0.035    15.987    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    15.421    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.421    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.816ns (58.831%)  route 1.971ns (41.169%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 14.307 - 10.000 ) 
    Source Clock Delay      (SCD):    8.836ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         7.346     8.836    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y3          RAMB36E1                                     r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    11.290 r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.971    13.261    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I3_O)        0.124    13.385 r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[7]_i_2/O
                         net (fo=1, routed)           0.000    13.385    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i[7]_i_2_n_0
    SLICE_X31Y20         MUXF7 (Prop_muxf7_I0_O)      0.238    13.623 r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.623    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[7]__0[7]
    SLICE_X31Y20         FDRE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         2.888    14.307    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X31Y20         FDRE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.439    14.746    
                         clock uncertainty           -0.035    14.711    
    SLICE_X31Y20         FDRE (Setup_fdre_C_D)        0.064    14.775    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                  1.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.905ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.324ns  (logic 0.567ns (17.057%)  route 2.757ns (82.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        7.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.835ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/Q
                         net (fo=9, routed)           0.290     8.050    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rst_int_sync_1
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.100     8.150 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=16, routed)          0.722     8.873    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_6
    SLICE_X54Y51         LUT4 (Prop_lut4_I0_O)        0.100     8.973 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=3, routed)           1.745    10.718    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        13.344    14.835    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.439    14.396    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227    14.623    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.623    
                         arrival time                          10.718    
  -------------------------------------------------------------------
                         slack                                 -3.905    

Slack (VIOLATED) :        -3.768ns  (arrival time - required time)
  Source:                 L_DELAY_inst/dat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/stdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.367ns (32.269%)  route 0.770ns (67.731%))
  Logic Levels:           0  
  Clock Path Skew:        4.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.499ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.818     5.238    L_DELAY_inst/i_clk
    SLICE_X45Y23         FDRE                                         r  L_DELAY_inst/dat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.367     5.605 r  L_DELAY_inst/dat_reg[2]/Q
                         net (fo=1, routed)           0.770     6.375    L_DELAY_inst/dat[2]
    SLICE_X38Y35         FDRE                                         r  L_DELAY_inst/stdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.008    10.499    L_DELAY_inst/i_clk
    SLICE_X38Y35         FDRE                                         r  L_DELAY_inst/stdata_reg[2]/C
                         clock pessimism             -0.599     9.900    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.243    10.143    L_DELAY_inst/stdata_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.143    
                         arrival time                           6.375    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.760ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.467ns (13.038%)  route 3.115ns (86.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        7.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.977ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/Q
                         net (fo=6, routed)           1.032     8.793    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_en_int_sync
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.893 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=12, routed)          2.083    10.975    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/gsafety_cc.wr_en_int_sync_reg[0]
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        13.486    14.977    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.439    14.538    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.197    14.735    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.735    
                         arrival time                          10.975    
  -------------------------------------------------------------------
                         slack                                 -3.760    

Slack (VIOLATED) :        -3.718ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 0.567ns (18.494%)  route 2.499ns (81.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.389ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/Q
                         net (fo=9, routed)           0.290     8.050    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rst_int_sync_1
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.100     8.150 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=16, routed)          0.569     8.719    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_6
    SLICE_X50Y53         LUT4 (Prop_lut4_I3_O)        0.100     8.819 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           1.641    10.459    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        12.898    14.389    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.439    13.950    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227    14.177    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.177    
                         arrival time                          10.459    
  -------------------------------------------------------------------
                         slack                                 -3.718    

Slack (VIOLATED) :        -3.645ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.567ns (19.712%)  route 2.309ns (80.288%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.126ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/Q
                         net (fo=9, routed)           0.290     8.050    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rst_int_sync_1
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.100     8.150 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=16, routed)          0.745     8.895    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_6
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.100     8.995 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=3, routed)           1.275    10.270    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X4Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        12.636    14.126    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.439    13.688    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227    13.915    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -13.915    
                         arrival time                          10.270    
  -------------------------------------------------------------------
                         slack                                 -3.645    

Slack (VIOLATED) :        -3.599ns  (arrival time - required time)
  Source:                 L_DELAY_inst/dat_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/stdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.367ns (31.574%)  route 0.795ns (68.426%))
  Logic Levels:           0  
  Clock Path Skew:        4.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.354ns
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.818     5.238    L_DELAY_inst/i_clk
    SLICE_X45Y23         FDRE                                         r  L_DELAY_inst/dat_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.367     5.605 r  L_DELAY_inst/dat_reg[3]/Q
                         net (fo=1, routed)           0.795     6.400    L_DELAY_inst/dat[3]
    SLICE_X38Y37         FDRE                                         r  L_DELAY_inst/stdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.864    10.354    L_DELAY_inst/i_clk
    SLICE_X38Y37         FDRE                                         r  L_DELAY_inst/stdata_reg[3]/C
                         clock pessimism             -0.599     9.756    
    SLICE_X38Y37         FDRE (Hold_fdre_C_D)         0.243     9.999    L_DELAY_inst/stdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.999    
                         arrival time                           6.400    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.548ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.567ns (14.830%)  route 3.256ns (85.170%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        7.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.977ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/Q
                         net (fo=6, routed)           1.032     8.793    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_en_int_sync
    SLICE_X54Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.893 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__3/O
                         net (fo=12, routed)          1.478    10.371    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/gsafety_cc.wr_en_int_sync_reg[0]
    SLICE_X90Y59         LUT2 (Prop_lut2_I0_O)        0.100    10.471 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.746    11.217    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_9
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        13.486    14.977    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y14         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.439    14.538    
    RAMB36_X4Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.227    14.765    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.765    
                         arrival time                          11.217    
  -------------------------------------------------------------------
                         slack                                 -3.548    

Slack (VIOLATED) :        -3.523ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.667ns (20.163%)  route 2.641ns (79.837%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.436ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/Q
                         net (fo=6, routed)           0.375     8.136    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_en_int_sync
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.236 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.643     8.879    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_into_bram
    SLICE_X56Y49         LUT4 (Prop_lut4_I0_O)        0.100     8.979 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=3, routed)           1.327    10.305    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X91Y62         LUT2 (Prop_lut2_I1_O)        0.100    10.405 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.296    10.702    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_41
    RAMB36_X4Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        12.946    14.436    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.439    13.997    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.227    14.224    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.224    
                         arrival time                          10.702    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.357ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.567ns (17.111%)  route 2.747ns (82.889%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        6.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.276ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.rst_int_sync_1_reg/Q
                         net (fo=9, routed)           0.290     8.050    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rst_int_sync_1
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.100     8.150 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=16, routed)          0.713     8.864    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_reg_6
    SLICE_X54Y51         LUT4 (Prop_lut4_I1_O)        0.100     8.964 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=3, routed)           1.744    10.707    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        12.786    14.276    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.439    13.837    
    RAMB36_X5Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227    14.064    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.064    
                         arrival time                          10.707    
  -------------------------------------------------------------------
                         slack                                 -3.357    

Slack (VIOLATED) :        -3.338ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.667ns (18.538%)  route 2.931ns (81.462%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        6.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    14.541ns
    Source Clock Delay      (SCD):    7.394ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420     1.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.974     7.394    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/s_aclk
    SLICE_X51Y47         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.367     7.761 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_cc.wr_en_int_sync_reg/Q
                         net (fo=6, routed)           0.375     8.136    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_en_int_sync
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.100     8.236 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.734     8.970    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en_into_bram
    SLICE_X54Y49         LUT4 (Prop_lut4_I3_O)        0.100     9.070 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=3, routed)           1.405    10.475    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X90Y65         LUT2 (Prop_lut2_I1_O)        0.100    10.575 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_49/O
                         net (fo=1, routed)           0.417    10.992    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_25
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)        13.051    14.541    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y13         RAMB36E1                                     r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.439    14.102    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.227    14.329    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.329    
                         arrival time                          10.991    
  -------------------------------------------------------------------
                         slack                                 -3.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y7      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y7      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y9      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y49     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y62     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y61     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y40     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y40     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X91Y40     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X91Y40     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X90Y42     L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y21     Button_Press_Left/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y21     Button_Press_Left/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22     Button_Press_Left/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22     Button_Press_Left/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22     Button_Press_Left/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y22     Button_Press_Left/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y23     Button_Press_Left/cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y23     Button_Press_Left/cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       13.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.826ns (38.100%)  route 4.591ns (61.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.219    14.032    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    27.036    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.826ns (38.100%)  route 4.591ns (61.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.219    14.032    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    27.036    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.826ns (38.100%)  route 4.591ns (61.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.219    14.032    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    27.036    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.826ns (38.100%)  route 4.591ns (61.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.219    14.032    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    27.036    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 2.826ns (38.100%)  route 4.591ns (61.900%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.219    14.032    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.205    27.036    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         27.036    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 13.003    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.826ns (39.097%)  route 4.402ns (60.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.030    13.843    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X8Y40          FDRE (Setup_fdre_C_CE)      -0.169    27.072    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.826ns (39.097%)  route 4.402ns (60.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.030    13.843    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X8Y40          FDRE (Setup_fdre_C_CE)      -0.169    27.072    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[7]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.826ns (39.097%)  route 4.402ns (60.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.030    13.843    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X8Y40          FDRE (Setup_fdre_C_CE)      -0.169    27.072    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.826ns (39.097%)  route 4.402ns (60.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.030    13.843    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X8Y40          FDRE (Setup_fdre_C_CE)      -0.169    27.072    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 13.229    

Slack (MET) :             13.229ns  (required time - arrival time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.228ns  (logic 2.826ns (39.097%)  route 4.402ns (60.902%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.022ns = ( 26.855 - 20.833 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.285     2.775    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.863 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     4.718    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.819 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.795     6.615    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     9.069 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=29, routed)          2.325    11.394    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I4_O)        0.124    11.518 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8/O
                         net (fo=1, routed)           0.422    11.939    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_8_n_0
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124    12.063 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.626    12.689    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/data_reg_4
    SLICE_X2Y45          LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.030    13.843    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_100 (IN)
                         net (fo=0)                   0.000    20.833    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    22.253 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.162    23.415    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    23.498 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    25.189    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.280 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         1.575    26.855    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.523    27.379    
                         clock uncertainty           -0.138    27.241    
    SLICE_X8Y40          FDRE (Setup_fdre_C_CE)      -0.169    27.072    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         27.072    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                 13.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     2.049 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.150     2.199    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[3]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.127    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     2.026 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[1]/Q
                         net (fo=1, routed)           0.210     2.236    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[1]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.127    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.148ns (49.179%)  route 0.153ns (50.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     2.033 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[6]/Q
                         net (fo=1, routed)           0.153     2.186    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[6]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     2.073    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.543     1.835    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y24         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.976 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[113]/Q
                         net (fo=2, routed)           0.068     2.044    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[113]
    SLICE_X50Y24         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.807     2.379    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y24         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[114]/C
                         clock pessimism             -0.531     1.848    
    SLICE_X50Y24         FDRE (Hold_fdre_C_D)         0.075     1.923    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.471%)  route 0.205ns (55.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y41          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     2.049 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]/Q
                         net (fo=1, routed)           0.205     2.254    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[9]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.127    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.494%)  route 0.298ns (64.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.548     1.840    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X42Y23         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]__0/Q
                         net (fo=2, routed)           0.298     2.302    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[103]
    SLICE_X50Y22         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.810     2.382    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X50Y22         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]/C
                         clock pessimism             -0.285     2.097    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.075     2.172    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X8Y41          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     2.049 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[7]/Q
                         net (fo=1, routed)           0.209     2.258    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[7]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.127    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_97_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    SLICE_X8Y42          FDCE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_97_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     2.049 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_97_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     2.193    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_sig_49
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.040    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.593     1.885    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X9Y40          FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     2.026 r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.264     2.290    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[0]
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.905     2.478    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X0Y16         RAMB18E1                                     r  i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.533     1.944    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.127    i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.346%)  route 0.114ns (44.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.440     0.698    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.748 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.266    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.292 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.544     1.836    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X52Y26         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[124]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[124]/Q
                         net (fo=2, routed)           0.114     2.091    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[124]
    SLICE_X51Y27         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         0.480     0.926    i_audio/i_clocking/o_CLK_100
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.979 r  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.543    i_audio/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  i_audio/i_clocking/clkout1_buf/O
                         net (fo=236, routed)         0.810     2.382    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X51Y27         FDRE                                         r  i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[125]/C
                         clock pessimism             -0.531     1.851    
    SLICE_X51Y27         FDRE (Hold_fdre_C_D)         0.070     1.921    i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_audio/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y16     i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y0    i_audio/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y39      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y39      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y39      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y40      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X9Y40      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y39      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X8Y40      i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y0  i_audio/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y23     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y17     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y17     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y23     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y17     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X34Y17     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y23     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[63]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[70]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y28     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X46Y28     i_audio/sample_clk_48k_d2_48_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X42Y23     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[102]_srl8/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.417      9.437      SLICE_X30Y22     i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.642ns (23.311%)  route 2.112ns (76.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 14.430 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.626     5.116    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y23         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.634 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.571     7.205    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.329 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.541     7.870    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X27Y24         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.010    14.430    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X27Y24         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.439    14.869    
                         clock uncertainty           -0.035    14.833    
    SLICE_X27Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    14.474    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.498%)  route 1.876ns (74.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 19.783 - 10.000 ) 
    Source Clock Delay      (SCD):    11.227ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.736    11.227    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.518    11.745 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.347    13.092    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.216 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.529    13.745    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X51Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.363    19.783    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              1.232    21.015    
                         clock uncertainty           -0.035    20.979    
    SLICE_X51Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    20.620    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.620    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.642ns (25.498%)  route 1.876ns (74.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 19.783 - 10.000 ) 
    Source Clock Delay      (SCD):    11.227ns
    Clock Pessimism Removal (CPR):    1.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.736    11.227    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDPE (Prop_fdpe_C_Q)         0.518    11.745 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.347    13.092    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X50Y44         LUT2 (Prop_lut2_I0_O)        0.124    13.216 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.529    13.745    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X51Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.363    19.783    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              1.232    21.015    
                         clock uncertainty           -0.035    20.979    
    SLICE_X51Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    20.620    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.620    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.974ns  (required time - arrival time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.642ns (23.637%)  route 2.074ns (76.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 14.718 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.626     5.116    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y23         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDPE (Prop_fdpe_C_Q)         0.518     5.634 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.571     7.205    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X26Y24         LUT2 (Prop_lut2_I0_O)        0.124     7.329 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.503     7.832    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X26Y22         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.299    14.718    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y22         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.485    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X26Y22         FDPE (Recov_fdpe_C_PRE)     -0.361    14.807    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  6.974    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.419ns (17.452%)  route 1.982ns (82.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.882ns = ( 19.882 - 10.000 ) 
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.243    10.734    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X52Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.419    11.153 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           1.982    13.135    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y43         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.462    19.882    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              1.209    21.091    
                         clock uncertainty           -0.035    21.055    
    SLICE_X50Y43         FDPE (Recov_fdpe_C_PRE)     -0.536    20.519    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         20.519    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             8.074ns  (required time - arrival time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.518ns (49.444%)  route 0.530ns (50.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.564ns = ( 14.564 - 10.000 ) 
    Source Clock Delay      (SCD):    5.530ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.040     5.530    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y21         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDPE (Prop_fdpe_C_Q)         0.518     6.048 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.530     6.578    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y23         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.144    14.564    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y23         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.485    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X26Y23         FDPE (Recov_fdpe_C_PRE)     -0.361    14.652    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  8.074    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.419ns (20.681%)  route 1.607ns (79.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 15.732 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         3.969     5.459    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X25Y21         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDPE (Prop_fdpe_C_Q)         0.419     5.878 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           1.607     7.485    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X24Y20         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.312    15.732    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X24Y20         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.485    16.217    
                         clock uncertainty           -0.035    16.181    
    SLICE_X24Y20         FDPE (Recov_fdpe_C_PRE)     -0.534    15.647    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.035%)  route 0.812ns (65.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.504ns = ( 19.504 - 10.000 ) 
    Source Clock Delay      (SCD):    10.734ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.490     1.490 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         9.243    10.734    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X52Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.419    11.153 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.812    11.965    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X52Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       1.420    11.420 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         8.084    19.504    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              1.209    20.712    
                         clock uncertainty           -0.035    20.677    
    SLICE_X52Y44         FDPE (Recov_fdpe_C_PRE)     -0.534    20.143    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         20.143    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  8.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.209ns (33.859%)  route 0.408ns (66.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.628     1.886    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y24         FDRE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.164     2.050 r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.273    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X26Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.318 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.185     2.504    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X26Y22         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         2.015     2.461    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y22         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.352     2.109    
    SLICE_X26Y22         FDPE (Remov_fdpe_C_PRE)     -0.071     2.038    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.128ns (13.929%)  route 0.791ns (86.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.868     2.126    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X25Y21         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDPE (Prop_fdpe_C_Q)         0.128     2.254 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.791     3.045    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X24Y20         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         2.629     3.075    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X24Y20         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.372     2.703    
    SLICE_X24Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     2.554    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.722%)  route 0.180ns (52.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.856     2.114    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y21         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDPE (Prop_fdpe_C_Q)         0.164     2.278 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.180     2.458    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y23         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.914     2.360    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y23         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.372     1.988    
    SLICE_X26Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.917    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.128ns (23.788%)  route 0.410ns (76.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.435ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.436     4.694    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X52Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.128     4.822 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.410     5.233    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X52Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.989     5.435    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X52Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.662     4.773    
    SLICE_X52Y44         FDPE (Remov_fdpe_C_PRE)     -0.149     4.624    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           5.233    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.498%)  route 0.397ns (65.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.631     4.889    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y44         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     5.053 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     5.276    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.045     5.321 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.174     5.495    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X51Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.154     5.600    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.698     4.902    
    SLICE_X51Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     4.807    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.498%)  route 0.397ns (65.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.600ns
    Source Clock Delay      (SCD):    4.889ns
    Clock Pessimism Removal (CPR):    0.698ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.631     4.889    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y44         FDRE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     5.053 r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     5.276    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X50Y44         LUT2 (Prop_lut2_I1_O)        0.045     5.321 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.174     5.495    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X51Y44         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.154     5.600    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X51Y44         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.698     4.902    
    SLICE_X51Y44         FDPE (Remov_fdpe_C_PRE)     -0.095     4.807    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.807    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.209ns (33.804%)  route 0.409ns (66.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.628     1.886    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X26Y24         FDRE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.164     2.050 r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.273    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X26Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.318 f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.186     2.505    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X27Y24         FDPE                                         f  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         1.833     2.279    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X27Y24         FDPE                                         r  R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.380     1.899    
    SLICE_X27Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.804    R_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.128ns (13.736%)  route 0.804ns (86.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.635ns
    Source Clock Delay      (SCD):    4.694ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.258     0.258 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         4.436     4.694    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X52Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDPE (Prop_fdpe_C_Q)         0.128     4.822 f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.804     5.626    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X50Y43         FDPE                                         f  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    i_audio/i_clocking/clk_100
    Y9                   IBUFG (Prop_ibufg_I_O)       0.446     0.446 r  i_audio/i_clocking/clkin1_buf/O
                         net (fo=758, routed)         5.189     5.635    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X50Y43         FDPE                                         r  L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.662     4.973    
    SLICE_X50Y43         FDPE (Remov_fdpe_C_PRE)     -0.124     4.849    L_DELAY_inst/i_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -4.849    
                         arrival time                           5.626    
  -------------------------------------------------------------------
                         slack                                  0.777    





