// Seed: 4257128002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri  id_10 = 1;
  wire id_11;
  assign id_7 = id_9;
  uwire id_12;
  wire  id_13;
  assign id_1 = -1 | id_12;
  assign id_8 = 1 ? id_13 : id_5;
endmodule
module module_1 #(
    parameter id_10 = 32'd49
) (
    id_1,
    id_2,
    id_3#(
        .id_4 (id_5),
        .id_6 (id_7),
        .id_8 (id_9[(_id_10[""]) : 1-1]),
        .id_11(1),
        .id_12(1'b0),
        .id_13(-1),
        .id_14(id_15),
        .id_16(-1),
        .id_17(id_18[1])
    ),
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40
);
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire _id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_41(
      1
  );
  xor primCall (
      id_25,
      id_21,
      id_28,
      id_41,
      id_37,
      id_38,
      id_19,
      id_30,
      id_14,
      id_23,
      id_26,
      id_1,
      id_27,
      id_32,
      id_31,
      id_40,
      id_13,
      id_33,
      id_24,
      id_22,
      id_11,
      id_34,
      id_29,
      id_35,
      id_20,
      id_4
  );
  module_0 modCall_1 (
      id_37,
      id_30,
      id_23,
      id_36,
      id_21,
      id_28,
      id_32,
      id_39,
      id_36
  );
endmodule
