#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd12dd00090 .scope module, "upDownCounter_testbench" "upDownCounter_testbench" 2 2;
 .timescale 0 0;
P_0x7fd12dd03c70 .param/l "CLOCK_PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
v0x7fd12dd1fb30_0 .var "clk", 0 0;
v0x7fd12dd1fbe0_0 .var "down", 0 0;
v0x7fd12dd1fc70_0 .var "enable", 0 0;
v0x7fd12dd1fd20_0 .net "out", 3 0, L_0x7fd12dd1ff50;  1 drivers
v0x7fd12dd1fdd0_0 .var "reset", 0 0;
v0x7fd12dd1fea0_0 .var "up", 0 0;
S_0x7fd12dd02cd0 .scope module, "dut" "upDownCounter" 2 6, 3 1 0, S_0x7fd12dd00090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "up"
    .port_info 2 /INPUT 1 "down"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
L_0x7fd12dd1ff50 .functor BUFZ 4, v0x7fd12dd1f9f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fd12dd0d5d0_0 .net "clk", 0 0, v0x7fd12dd1fb30_0;  1 drivers
v0x7fd12dd1f690_0 .net "down", 0 0, v0x7fd12dd1fbe0_0;  1 drivers
v0x7fd12dd1f730_0 .net "enable", 0 0, v0x7fd12dd1fc70_0;  1 drivers
v0x7fd12dd1f7c0_0 .net "out", 3 0, L_0x7fd12dd1ff50;  alias, 1 drivers
v0x7fd12dd1f870_0 .net "reset", 0 0, v0x7fd12dd1fdd0_0;  1 drivers
v0x7fd12dd1f950_0 .net "up", 0 0, v0x7fd12dd1fea0_0;  1 drivers
v0x7fd12dd1f9f0_0 .var "val", 3 0;
E_0x7fd12dd0c5e0 .event posedge, v0x7fd12dd0d5d0_0;
    .scope S_0x7fd12dd02cd0;
T_0 ;
    %wait E_0x7fd12dd0c5e0;
    %load/vec4 v0x7fd12dd1f870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd12dd1f9f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fd12dd1f730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fd12dd1f950_0;
    %load/vec4 v0x7fd12dd1f690_0;
    %inv;
    %and;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fd12dd1f9f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fd12dd1f690_0;
    %load/vec4 v0x7fd12dd1f950_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x7fd12dd1f9f0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %assign/vec4 v0x7fd12dd1f9f0_0, 0;
T_0.7 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fd12dd1f9f0_0;
    %assign/vec4 v0x7fd12dd1f9f0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd12dd00090;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd12dd1fb30_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd12dd00090;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fd12dd1fb30_0;
    %inv;
    %store/vec4 v0x7fd12dd1fb30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd12dd00090;
T_3 ;
    %vpi_call 2 18 "$display", "reset, up, down, enable, out" {0 0 0};
    %vpi_call 2 19 "$monitor", "%b\011 %b\011  %b\011  %b\011 %b\011", v0x7fd12dd1fdd0_0, v0x7fd12dd1fea0_0, v0x7fd12dd1fbe0_0, v0x7fd12dd1fc70_0, v0x7fd12dd1fd20_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd12dd1fdd0_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd12dd1fdd0_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd12dd1fea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd12dd1fbe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd12dd1fc70_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd12dd1fea0_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd12dd1fc70_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd12dd1fc70_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd12dd1fbe0_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd12dd1fea0_0, 0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %wait E_0x7fd12dd0c5e0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fd12dd00090;
T_4 ;
    %vpi_call 2 74 "$dumpfile", "upDownCounter_testbench.vcd" {0 0 0};
    %vpi_call 2 75 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "upDownCounter_testbench.v";
    "./upDownCounter.v";
