/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(in_data[173] & celloutsig_1_5z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_14z | celloutsig_1_16z[3]) & celloutsig_1_8z);
  assign celloutsig_1_1z = in_data[182] | ~(celloutsig_1_0z);
  assign celloutsig_0_3z = in_data[25] | celloutsig_0_2z;
  assign celloutsig_0_2z = in_data[13] ^ celloutsig_0_1z[9];
  assign celloutsig_1_9z = { in_data[164:160], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z } + { celloutsig_1_5z[2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_5z = { in_data[28:26], celloutsig_0_3z } + { celloutsig_0_1z[2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[46:31] + in_data[46:31];
  assign celloutsig_1_16z = { celloutsig_1_5z[8:7], 1'h0, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_13z } / { 1'h1, in_data[174:172], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } || in_data[177:174];
  assign celloutsig_1_0z = in_data[164:149] < in_data[183:168];
  assign celloutsig_1_13z = { celloutsig_1_5z[8:4], celloutsig_1_1z, celloutsig_1_3z } != { celloutsig_1_5z[1:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z, 1'h0, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_9z[8:6], celloutsig_1_10z } != { celloutsig_1_5z[7:2], celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_8z };
  assign celloutsig_0_10z = in_data[87:84] != { celloutsig_0_5z[3:2], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[109:106], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } != in_data[179:171];
  assign celloutsig_1_5z = - { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_26z = - { in_data[7], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_7z = | { in_data[186:174], celloutsig_1_2z };
  assign celloutsig_1_14z = | { celloutsig_1_5z[3:1], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_15z = | { celloutsig_1_9z[5:0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_0z = | in_data[18:14];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z = ^ { in_data[174:160], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z[4:0], celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_5z[8], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 3'h0;
    else if (!celloutsig_1_19z) celloutsig_0_27z = celloutsig_0_26z;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
