vendor_name = ModelSim
source_file = 1, C:/altera_lite/docs/Aula4/TPC2/LatchD.vhd
source_file = 1, C:/altera_lite/docs/Aula4/TPC2/LatchD.vwf
source_file = 1, C:/altera_lite/docs/Aula4/TPC2/LatchD_Demo.bdf
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/15.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/altera_lite/docs/Aula4/TPC2/db/LatchD_Demo.cbx.xml
design_name = LatchD_Demo
instance = comp, \LEDG[0]~output\, LEDG[0]~output, LatchD_Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, LatchD_Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, LatchD_Demo, 1
instance = comp, \inst|dataOut\, inst|dataOut, LatchD_Demo, 1
