// Normal Matrix = 40x50 = 2000 = l1 cache size
// Large Matrix = 80x100 = 8000 = l1 cache size x4

// Single Core - Scalar Multiply (Normal) - 40x50 = 2000
3   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    46679952   69204602   26393331        154        728        282
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       94530     148118      54280         25         55          6
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Single Core - Scalar Multiply (Large) - 80x100 = 8000
3   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR   185269586  276041508  104759675     138551    1587172       1053
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS      378531     655621     217356       6427      15194         10
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Single Core - Scalar Multiply (Strided) - 40x50 = 2000
0: (0, 0), (0 -> 20), (0 -> 20)
3   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     9705113   15863133    5411946         59        343        247
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       21372      33834      12272          7         14          8
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Multi Core - Scalar Multiply (Strided) - 40x50 = 2000
// => 55610 total l1 refill
11  [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     2540278    4793102    1386810       6370       7903        126
USR     2451796    3934093    1373559       1602       2969         13
USR           0          0          0          0          0          0
USR     2460758    4194050    1366125       1490       2963          2
SYS        6651      14116       3774        180        195          8
SYS        5343      10620       3042        154        201          0
SYS           0          0          0          0          0          0
SYS        5770      11534       3284        158        217          0
12  [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR     7606485   13734034    4185777      13106      13932        186
USR       96210     599436      34915       7412       7442         25
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       18607      34215      10571        336        364          0
SYS         951       3022        515         35         50          6
9   [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     2490986    3894574    1400454       1557       3585        156
USR     2634981    4194701    1477259       1509       3521         13
USR       60679     599145       9659         40        137        110
USR     4498915    7221083    2518707       1614       3743         16
SYS        5343      10338       3042        142        149          0
SYS        5754      11126       3276        137        212          3
SYS         894       3028        495         25         40         12
SYS        9864      18519       5616        184        286          3
10  [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     5675008    9403034    3162331       6872       8762        105
USR     2295772    4792877    1225865      12781      14430         27
USR           0          0          0          0          0          0
USR     2212742    3895062    1194478       1257       3013         24
SYS       12867      24159       7303        211        214          1
SYS        6706      14223       3791        170        238          7
SYS           0          0          0          0          0          0
SYS        5343      10608       3042        148        204          2

// Multi Core - Scalar Multiply (Strided + Affinity) - 40x50 = 2000
11  [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR     7217014   10806766    4081882       3988       4103         20
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       15660      25100       8172          3          8          6
7   [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR     9513565   14204610    5380336       3896       4119        140
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       20445      32853      10669         41         46          6
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
9   [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR     9518460   14214203    5383056       3983       4218        133
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       20535      33797      10702         54         59          7
SYS           0          0          0          0          0          0
12  [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR     7218304   10808836    4082580       4006       4181         30
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       15660      25464       8172         44         50          5
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Multi Core - Scalar Multiply (Strided + Affinity + Scheduler Lock) - 80x100 = 8000
11  [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR    28220549   41909376   15959152        759       2125        270
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       60534      99499      31608        264        269          7
SYS           0          0          0          0          0          0
12  [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    28223625   41913316   15960821        642       2019        276
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       60468      98634      31556        222        232          7
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
10  [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR    37420208   55527280   21160635       1478       3583        266
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       80475     129926      41995        464        925          9
7   [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR    37425453   55524683   21163729        608       2350        272
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       80475     127720      41995        154        160          5
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Observations: kernel refill directly proportional to user mode l1 cache refills
// performance as expected!

// Multi Core - Scalar Multiply (Strided + Affinity + No Scheduler Lock) - 80x100 = 8000
11  [core 1] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR    28222306   41914823   15960160        742       1796        291
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       48789      77712      28634        184        194          7
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
10  [core 3] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR    37423216   55535005   21162467       1453       3400         94
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       64935     104722      38110        544       1026          8
6   [core 2] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR    37428075   55530944   21165218        571       1713        247
USR           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS       64935     102014      38110        196        201          1
SYS           0          0          0          0          0          0
12  [core 0] exiting
MODE     instrs     cycles  l1 access  l1 refill  l2 access  l2 refill
USR    28223191   41915177   15960704        631       2039        448
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
USR           0          0          0          0          0          0
SYS       48789      78012      28634        263        278          6
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0
SYS           0          0          0          0          0          0

// Observations: Time Slice performance increases by ~40% in BEST case, another note is that we see the EXACT same measurements for time spent in syscall!
