git clone --depth 1 --no-tags https://github.com/Kelvinthedrugger/AI-chip-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486907441
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-tapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484543204
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/GPS-Synchronised-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483222110
git clone --depth 1 --no-tags https://github.com/yczheng-hit/XC-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481805698
git clone --depth 1 --no-tags https://github.com/YasminTorki/CompArch_phase1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485075609
git clone --depth 1 --no-tags https://github.com/HamzSaleem1305/SIC-LNA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486880068
git clone --depth 1 --no-tags https://github.com/kamarajvlsi/ECC-Entity-Authentication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486471822
git clone --depth 1 --no-tags https://github.com/VSDL22/Digital-System-Design-Basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483550722
git clone --depth 1 --no-tags https://github.com/Jongbeom-IM/Verilog-bouncing-ball-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486666143
git clone --depth 1 --no-tags https://github.com/Scrawach/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486639432
git clone --depth 1 --no-tags https://github.com/ritakassiane/interface-entrada-saida.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485473590
git clone --depth 1 --no-tags https://github.com/walkingdevel/walkingdevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486729165
git clone --depth 1 --no-tags https://github.com/priyanka-raina/gcdunit_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484215530
git clone --depth 1 --no-tags https://github.com/mcejp/Poly94.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484553918
git clone --depth 1 --no-tags https://github.com/TeletubbyZJC/oscpu-framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483272799
git clone --depth 1 --no-tags https://github.com/wtyqqq/computerOrganizationLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482470328
git clone --depth 1 --no-tags https://github.com/Udit86/Image-processing-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484693143
git clone --depth 1 --no-tags https://github.com/aliaagheisX/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487405903
git clone --depth 1 --no-tags https://github.com/HaoClouds/async_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484765276
git clone --depth 1 --no-tags https://github.com/Nimit3-droid/Automatic-abstract-model-computation-from-Verilog-design-descriptions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487000228
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/riscv-processor-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486644660
git clone --depth 1 --no-tags https://github.com/Pablouc/Specific-Instruction-Set-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487065756
git clone --depth 1 --no-tags https://github.com/juzizi44/single-cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482443799
git clone --depth 1 --no-tags https://github.com/avnger5/Hadamard_transform-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482159501
git clone --depth 1 --no-tags https://github.com/GeorgeFeldy/complex_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486367830
git clone --depth 1 --no-tags https://github.com/Eunkyung-Ham/caravel_eFPGA_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486091369
git clone --depth 1 --no-tags https://github.com/nieyanshuo/sharkl7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484026054
git clone --depth 1 --no-tags https://github.com/dwightdiesmo/Verilog-ADPCM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482979608
git clone --depth 1 --no-tags https://github.com/EricXie-02/EC-311-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483439116
git clone --depth 1 --no-tags https://github.com/sharatkumarm/AMBA-APB-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485484163
git clone --depth 1 --no-tags https://github.com/PatrickCPE/CPE-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482057118
git clone --depth 1 --no-tags https://github.com/Chenyungchin/ICDLAB-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483290050
git clone --depth 1 --no-tags https://github.com/antonblanchard/microwatt-mpw6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482719158
git clone --depth 1 --no-tags https://github.com/gjghlinix/D-trigger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486164161
git clone --depth 1 --no-tags https://github.com/flyjancy/hdlbits_solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486563511
git clone --depth 1 --no-tags https://github.com/Vadim4045/Verilog_SW_matrix_mult.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482799100
git clone --depth 1 --no-tags https://github.com/windgod31202/Voter4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485117098
git clone --depth 1 --no-tags https://github.com/Abdelrhman-Hosny/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486110502
git clone --depth 1 --no-tags https://github.com/alan910127/computer-organization-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486486913
git clone --depth 1 --no-tags https://github.com/mustafabiyik/ODTU-EE446.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482595686
git clone --depth 1 --no-tags https://github.com/scarletshroud/arithmetic_rtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484741192
git clone --depth 1 --no-tags https://github.com/linuszheng/bythoven.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485545836
git clone --depth 1 --no-tags https://github.com/lmqqqqqq/Digital-Logic-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486598419
git clone --depth 1 --no-tags https://github.com/briansune/si5351x-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483898879
git clone --depth 1 --no-tags https://github.com/Keksgesicht/Colorlight-i5-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482583521
git clone --depth 1 --no-tags https://github.com/SarahBrown/fpga-mnist-dataset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486752683
git clone --depth 1 --no-tags https://github.com/soy567/FPGA_Microblaze_AXI_Washer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485909683
git clone --depth 1 --no-tags https://github.com/58191554/CSC3050_P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487291127
git clone --depth 1 --no-tags https://github.com/yolanda10202/CSM152A_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486338154
git clone --depth 1 --no-tags https://github.com/vinaibirbal/RICS-V_Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482132588
git clone --depth 1 --no-tags https://github.com/nieyanshuo/n6l.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484025049
git clone --depth 1 --no-tags https://github.com/r1cebank/alchitry-cu-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485098867
git clone --depth 1 --no-tags https://github.com/GabriDF/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484782574
git clone --depth 1 --no-tags https://github.com/Chair-for-Security-Engineering/HPC3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486483295
git clone --depth 1 --no-tags https://github.com/m1geo/JamesSharmanPipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484054107
git clone --depth 1 --no-tags https://github.com/mirashanouda/RISC_V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482000007
git clone --depth 1 --no-tags https://github.com/gjghlinix/flash_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486893107
git clone --depth 1 --no-tags https://github.com/krz-max/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482273039
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-TSRI_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482296975
git clone --depth 1 --no-tags https://github.com/zero1777/Logic-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482488918
git clone --depth 1 --no-tags https://github.com/AlphaDecodeX/HardwareImplementationCNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484995044
git clone --depth 1 --no-tags https://github.com/Mudassir-043/CMOS-Bandgap-Voltage-Reference-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486505109
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh/Encrypted-LSB-Stagnography.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486502581
git clone --depth 1 --no-tags https://github.com/CasKei/50.002-1D-The-Holding-Dice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482720424
git clone --depth 1 --no-tags https://github.com/1sand0s-git/8bit_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486917303
git clone --depth 1 --no-tags https://github.com/harish3600/y86-64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485887606
git clone --depth 1 --no-tags https://github.com/gjghlinix/state_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486978111
git clone --depth 1 --no-tags https://github.com/gjghlinix/key_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486560012
git clone --depth 1 --no-tags https://github.com/mk1057493329/RaveNOCVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482181221
git clone --depth 1 --no-tags https://github.com/ayush-agarwal-0502/Image-Processing-using-Verilog-ICHIP22-PS1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482512152
git clone --depth 1 --no-tags https://github.com/gjghlinix/divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486169030
git clone --depth 1 --no-tags https://github.com/yolanda10202/CSM152A_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482989365
git clone --depth 1 --no-tags https://github.com/chairaudio/SMC22-FPGA-accelerated-PD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/481952562
git clone --depth 1 --no-tags https://github.com/haroonrl/sync_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482770773
git clone --depth 1 --no-tags https://github.com/shaheer777/MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486880247
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/AES-256-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485963626
git clone --depth 1 --no-tags https://github.com/kable5/customMCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/483358200
git clone --depth 1 --no-tags https://github.com/michael-hirschmugl/picorv32-IceSugarNano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482837003
git clone --depth 1 --no-tags https://github.com/HamadAbdulRazzaq/CA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484285713
git clone --depth 1 --no-tags https://github.com/gjghlinix/block_value.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486161776
git clone --depth 1 --no-tags https://github.com/OfekBenAtar/Hackathon_1st_Place.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482327851
git clone --depth 1 --no-tags https://github.com/bhatharshabhat/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486090811
git clone --depth 1 --no-tags https://github.com/ailr16/fpga-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484254541
git clone --depth 1 --no-tags https://github.com/luoboQAQ/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486812922
git clone --depth 1 --no-tags https://github.com/Howard-Liang/Heston-Model-Hardware-Acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487018536
git clone --depth 1 --no-tags https://github.com/Makva08/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482647525
git clone --depth 1 --no-tags https://github.com/gjghlinix/3-8encorder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/486159947
git clone --depth 1 --no-tags https://github.com/daguilar43/diiLab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482414062
git clone --depth 1 --no-tags https://github.com/blablabla888/a1b2c3d4e5.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/482240076
git clone --depth 1 --no-tags https://github.com/Sasha7b9/TeachFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485244349
git clone --depth 1 --no-tags https://github.com/2020dfff/Verilog_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/484752475
git clone --depth 1 --no-tags https://github.com/yuboooo/Mini-CPU-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/485166362
