Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/SoC2024/Lab2/TAREA3/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to D:/SoC2024/Lab2/TAREA3/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: reg_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg_file"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : reg_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : reg_file.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/SoC2024/Lab2/SRC/REG_FILE_B.vhd" in Library work.
Entity <reg_file> compiled.
Entity <reg_file> (Architecture <bram>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reg_file> in library <work> (architecture <bram>) with generics.
	B = 15
	W = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <reg_file> in library <work> (Architecture <bram>).
	B = 15
	W = 8
Entity <reg_file> analyzed. Unit <reg_file> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_file>.
    Related source file is "D:/SoC2024/Lab2/SRC/REG_FILE_B.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32768x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 8-bit register for signal <r_data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <reg_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Registers                                            : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.

Synthesizing (advanced) Unit <reg_file>.
INFO:Xst - The RAM description <Mram_array_reg> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <reg_file> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port distributed RAM                 : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg_file, actual ratio is 143.
Optimizing block <reg_file> to meet ratio 100 (+ 5) of 4656 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <reg_file>, final ratio is 120.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg_file.ngr
Top Level Output File Name         : reg_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 19369
#      BUF                         : 587
#      GND                         : 1
#      LUT2                        : 17
#      LUT3                        : 10222
#      LUT4                        : 440
#      MUXF5                       : 4406
#      MUXF6                       : 2112
#      MUXF7                       : 1056
#      MUXF8                       : 528
# FlipFlops/Latches                : 8
#      FD                          : 8
# RAMS                             : 16384
#      RAM16X1D                    : 16384
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 39
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     5584  out of   4656   119% (*) 
 Number of Slice Flip Flops:              8  out of   9312     0%  
 Number of 4 input LUTs:              43447  out of   9312   466% (*) 
    Number used as logic:             10679
    Number used as RAMs:              32768
 Number of IOs:                          49
 Number of bonded IOBs:                  48  out of    232    20%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 16392 |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.586ns (Maximum Frequency: 104.319MHz)
   Minimum input arrival time before clock: 13.129ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.586ns (frequency: 104.319MHz)
  Total number of paths / destination ports: 16384 / 8
-------------------------------------------------------------------------
Delay:               9.586ns (Levels of Logic = 11)
  Source:            Mram_array_reg1 (RAM)
  Destination:       r_data_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mram_array_reg1 to r_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.901   0.499  Mram_array_reg1 (N2053)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX_244 (inst_LPM_MUX_244)
     MUXF5:I0->O           1   0.321   0.000  inst_LPM_MUX_22_f5_3 (inst_LPM_MUX_22_f54)
     MUXF6:I0->O           1   0.521   0.000  inst_LPM_MUX_20_f6_3 (inst_LPM_MUX_20_f64)
     MUXF7:I0->O           1   0.521   0.000  inst_LPM_MUX_18_f7_3 (inst_LPM_MUX_18_f74)
     MUXF8:I0->O           1   0.521   0.499  inst_LPM_MUX_16_f8_3 (inst_LPM_MUX_16_f84)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX_13 (inst_LPM_MUX_13)
     MUXF5:I0->O           1   0.321   0.000  inst_LPM_MUX_11_f5 (inst_LPM_MUX_11_f5)
     MUXF6:I0->O           1   0.521   0.000  inst_LPM_MUX_9_f6 (inst_LPM_MUX_9_f6)
     MUXF7:I0->O           1   0.521   0.000  inst_LPM_MUX_7_f7 (inst_LPM_MUX_7_f7)
     MUXF8:I0->O           1   0.521   0.499  inst_LPM_MUX_5_f8 (inst_LPM_MUX_5_f8)
     LUT3:I1->O            1   0.704   0.000  r_addr<14>11 (_varindex0000<0>)
     FD:D                      0.308          r_data_0
    ----------------------------------------
    Total                      9.586ns (8.089ns logic, 1.497ns route)
                                       (84.4% logic, 15.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 425976 / 163848
-------------------------------------------------------------------------
Offset:              13.129ns (Levels of Logic = 14)
  Source:            r_addr<0> (PAD)
  Destination:       r_data_1 (FF)
  Destination Clock: clk rising

  Data Path: r_addr<0> to r_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           497   1.218   1.409  r_addr_0_IBUF (r_addr_0_IBUF)
     BUF:I->O            497   0.704   1.409  r_addr_0_IBUF_1 (r_addr_0_IBUF_1)
     RAM16X1D:DPRA0->DPO    1   0.704   0.499  Mram_array_reg991 (N4033)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX_16 (inst_LPM_MUX_16)
     MUXF5:I1->O           1   0.321   0.000  inst_LPM_MUX_15_f5 (inst_LPM_MUX_15_f5)
     MUXF6:I1->O           1   0.521   0.000  inst_LPM_MUX_14_f6 (inst_LPM_MUX_14_f6)
     MUXF7:I1->O           1   0.521   0.000  inst_LPM_MUX_13_f7 (inst_LPM_MUX_13_f7)
     MUXF8:I1->O           1   0.521   0.499  inst_LPM_MUX_12_f8 (inst_LPM_MUX_12_f8)
     LUT3:I1->O            1   0.704   0.000  inst_LPM_MUX_9 (inst_LPM_MUX_9)
     MUXF5:I1->O           1   0.321   0.000  inst_LPM_MUX_8_f5 (inst_LPM_MUX_8_f5)
     MUXF6:I1->O           1   0.521   0.000  inst_LPM_MUX_7_f6 (inst_LPM_MUX_7_f6)
     MUXF7:I1->O           1   0.521   0.000  inst_LPM_MUX_6_f7 (inst_LPM_MUX_6_f7)
     MUXF8:I1->O           1   0.521   0.499  inst_LPM_MUX_5_f8 (inst_LPM_MUX_5_f8)
     LUT3:I1->O            1   0.704   0.000  r_addr<14>11 (_varindex0000<0>)
     FD:D                      0.308          r_data_0
    ----------------------------------------
    Total                     13.129ns (8.814ns logic, 4.315ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            r_data_7 (FF)
  Destination:       r_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: r_data_7 to r_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  r_data_7 (r_data_7)
     OBUF:I->O                 3.272          r_data_7_OBUF (r_data<7>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 745.00 secs
Total CPU time to Xst completion: 745.30 secs
 
--> 

Total memory usage is 626844 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

