# ğŸ§ª MBIST-verilog

A lightweight and modular Built-In Self-Test (MBIST) block for memory systems, designed for FPGA synthesis, extensibility, and educational use.

## ğŸ“¦ Features

- âœ… Multi-algorithm support: Implement various BIST strategies for memory testing.
- ğŸ”§ Fully synthesizable: Compatible with common FPGA tools like Vivado, Quartus.
- ğŸ§© Modular and extensible: Easy to integrate or adapt individual modules.
- ğŸ§  Educational focus: Clean code with clear architecture, great for learning and experimentation.

## ğŸ“ Project Structure

```
.
â”œâ”€â”€ README.md
â””â”€â”€ src/
    â”œâ”€â”€ algorithms/
    â”‚   â””â”€â”€ MBIST_algorithm_generator.v       # Generates test patterns (e.g., March, Checkerboard)
    â”‚
    â”œâ”€â”€ interface/
    â”‚   â”œâ”€â”€ MBIST_TAP_interface.v             # JTAG-like test interface
    â”‚   â””â”€â”€ MBIST_BRAM_SHELL.v                # Interface to internal BRAM
    â”‚
    â”œâ”€â”€ core/
    â”‚   â”œâ”€â”€ MBIST_CONTROLLER.v                # Central control FSM
    â”‚   â”œâ”€â”€ MBIST_comparator_WF.v             # Data comparison logic
    â”‚   â””â”€â”€ MBIST_diagnostics.v               # Error reporting & debug
    â”‚
    â””â”€â”€ top/
        â””â”€â”€ MBIST_BRAM_TOP.v                  # Top-level wrapper for integration
```

## ğŸš€ Getting Started

You can simulate and synthesize the modules using standard tools.

### ğŸ§ª Simulation (e.g., ModelSim)

```bash
vsim -do simulate.do
```

### âš™ï¸ FPGA Synthesis (Vivado or Quartus)

Import the `src/` directory and set `MBIST_BRAM_TOP.v` as the top module. Customize or extend based on your memory architecture.

## ğŸ“š References

- [GitHub Repo â€“ Original MBIST reference](https://github.com/NukaCola-Quantum/MBIST-verilog)
- IEEE Standards: 1149.1 (JTAG), 1500 (BIST)
- Xilinx UG â€“ Built-In Self Test Techniques
