<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu200-fsgd2104-2-e</Part>
        <TopModelName>kernel_3mm</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.092</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>160930037</Best-caseLatency>
            <Average-caseLatency>160930037</Average-caseLatency>
            <Worst-caseLatency>160930037</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.644 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.644 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.644 sec</Worst-caseRealTimeLatency>
            <Interval-min>160930038</Interval-min>
            <Interval-max>160930038</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <merlinL27>
                <Slack>2.92</Slack>
                <TripCount>30</TripCount>
                <Latency>47976060</Latency>
                <AbsoluteTimeLatency>191904240</AbsoluteTimeLatency>
                <IterationLatency>1599202</IterationLatency>
                <InstanceList/>
                <merlinL26>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1602</Latency>
                    <AbsoluteTimeLatency>6408</AbsoluteTimeLatency>
                    <IterationLatency>267</IterationLatency>
                    <InstanceList/>
                </merlinL26>
                <merlinL20>
                    <Slack>2.92</Slack>
                    <TripCount>6</TripCount>
                    <Latency>1584</Latency>
                    <AbsoluteTimeLatency>6336</AbsoluteTimeLatency>
                    <IterationLatency>264</IterationLatency>
                    <InstanceList/>
                </merlinL20>
            </merlinL27>
            <merlinL19>
                <Slack>2.92</Slack>
                <TripCount>38</TripCount>
                <Latency>62050390</Latency>
                <AbsoluteTimeLatency>248201560</AbsoluteTimeLatency>
                <IterationLatency>1632905</IterationLatency>
                <InstanceList/>
                <merlinL17_merlinL16_merlinL15>
                    <Slack>2.92</Slack>
                    <TripCount>1050</TripCount>
                    <Latency>1631700</Latency>
                    <AbsoluteTimeLatency>6526800</AbsoluteTimeLatency>
                    <IterationLatency>1554</IterationLatency>
                    <InstanceList/>
                </merlinL17_merlinL16_merlinL15>
            </merlinL19>
            <merlinL11>
                <Slack>2.92</Slack>
                <TripCount>30</TripCount>
                <Latency>50807880</Latency>
                <AbsoluteTimeLatency>203231520</AbsoluteTimeLatency>
                <IterationLatency>1693596</IterationLatency>
                <InstanceList/>
                <merlinL9_merlinL8_merlinL7>
                    <Slack>2.92</Slack>
                    <TripCount>1260</TripCount>
                    <Latency>1692180</Latency>
                    <AbsoluteTimeLatency>6768720</AbsoluteTimeLatency>
                    <IterationLatency>1343</IterationLatency>
                    <InstanceList/>
                </merlinL9_merlinL8_merlinL7>
            </merlinL11>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:174</SourceLocation>
            <SummaryOfLoopViolations>
                <merlinL27>
                    <Name>merlinL27</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:265</SourceLocation>
                    <merlinL26>
                        <Name>merlinL26</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:214</SourceLocation>
                    </merlinL26>
                    <merlinL20>
                        <Name>merlinL20</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:264</SourceLocation>
                    </merlinL20>
                </merlinL27>
                <merlinL19>
                    <Name>merlinL19</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:276</SourceLocation>
                    <merlinL17_merlinL16_merlinL15>
                        <Name>merlinL17_merlinL16_merlinL15</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:291</SourceLocation>
                    </merlinL17_merlinL16_merlinL15>
                </merlinL19>
                <merlinL11>
                    <Name>merlinL11</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:349</SourceLocation>
                    <merlinL9_merlinL8_merlinL7>
                        <Name>merlinL9_merlinL8_merlinL7</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:364</SourceLocation>
                    </merlinL9_merlinL8_merlinL7>
                </merlinL11>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>372</BRAM_18K>
            <DSP>20</DSP>
            <FF>31125</FF>
            <LUT>36149</LUT>
            <URAM>50</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_E_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_E</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BID</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_32_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_F_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_F</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_1_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_2_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_WUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RDATA</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RLAST</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_RRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BVALID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BREADY</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BRESP</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BID</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_merlin_gmem_kernel_3mm_64_G_BUSER</name>
            <Object>merlin_gmem_kernel_3mm_64_G</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>kernel_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L2_fu_935</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>935</ID>
                    <BindInstances>i_16_fu_333_p2 index1_16_fu_466_p2 index4_10_fu_478_p2 index3_11_fu_484_p2 index2_14_fu_506_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_0_1_fu_952</InstName>
                    <ModuleName>merlin_memcpy_0_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>952</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_69</InstName>
                            <ModuleName>merlin_memcpy_0_1_Pipeline_merlinL0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>69</ID>
                            <BindInstances>i_7_fu_343_p2 add_ln57_3_fu_365_p2 add_ln57_4_fu_381_p2 add_ln57_5_fu_431_p2 mac_muladd_5ns_6ns_10ns_10_4_1_U15 mac_muladd_5ns_6ns_10ns_10_4_1_U15 add_ln48_fu_548_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_1_1_fu_969</InstName>
                    <ModuleName>merlin_memcpy_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>969</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_1_1_Pipeline_merlinL1_fu_62</InstName>
                            <ModuleName>merlin_memcpy_1_1_Pipeline_merlinL1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_5_fu_169_p2 add_ln73_fu_234_p2 add_ln76_5_fu_279_p2 add_ln76_2_fu_299_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U48</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22_fu_980</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>980</ID>
                    <BindInstances>add_ln219_1_fu_504_p2 add_ln219_fu_516_p2 add_ln225_fu_690_p2 add_ln230_fu_715_p2 add_ln256_fu_608_p2 mac_muladd_3ns_6ns_6ns_9_4_1_U58 mac_muladd_3ns_6ns_6ns_9_4_1_U58 mac_muladd_5ns_6ns_6ns_11_4_1_U57 mac_muladd_5ns_6ns_6ns_11_4_1_U57 add_ln237_fu_732_p2 add_ln230_1_fu_828_p2 add_ln225_1_fu_856_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_2_1_fu_1006</InstName>
                    <ModuleName>merlin_memcpy_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1006</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_2_1_Pipeline_merlinL2_fu_62</InstName>
                            <ModuleName>merlin_memcpy_2_1_Pipeline_merlinL2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>62</ID>
                            <BindInstances>i_4_fu_176_p2 add_ln92_fu_188_p2 add_ln95_5_fu_208_p2 add_ln95_2_fu_228_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_3ns_7ns_9_1_1_U88</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L25_fu_1017</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1017</ID>
                    <BindInstances>i_14_fu_328_p2 add_ln2093_fu_349_p2 ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94 ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94 ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94 index1_13_fu_390_p2 index4_fu_402_p2 index3_fu_408_p2 index2_fu_430_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L26_fu_1034</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1034</ID>
                    <BindInstances>i_13_fu_494_p2 mac_muladd_12s_6ns_12ns_12_4_1_U108 mac_muladd_12s_6ns_12ns_12_4_1_U108 index1_11_fu_536_p2 index4_4_fu_548_p2 index3_6_fu_554_p2 index2_11_fu_576_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL18_L2_fu_1061</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL18_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1061</ID>
                    <BindInstances>add_ln285_1_fu_188_p2 add_ln285_fu_200_p2 mac_muladd_3ns_6ns_10ns_10_4_1_U133 mac_muladd_3ns_7ns_7ns_10_4_1_U132 mac_muladd_3ns_6ns_10ns_10_4_1_U133 mac_muladd_3ns_7ns_7ns_10_4_1_U132 add_ln56_fu_267_p2 index2_3_fu_329_p2 index1_3_fu_335_p2 i_9_fu_232_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL12_L3_fu_1070</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL12_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1070</ID>
                    <BindInstances>add_ln336_1_fu_193_p2 add_ln336_fu_205_p2 mac_muladd_3ns_6ns_10ns_10_4_1_U177 mac_muladd_3ns_6ns_10ns_10_4_1_U177 mac_muladd_3ns_7ns_7ns_10_4_1_U178 mac_muladd_3ns_7ns_7ns_10_4_1_U178 add_ln95_fu_369_p2 index2_5_fu_299_p2 index1_5_fu_305_p2 i_10_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL14_fu_1079</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1079</ID>
                    <BindInstances>add_ln309_fu_599_p2 add_ln328_fu_612_p2 add_ln328_1_fu_618_p2 add_ln328_3_fu_648_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_merlin_memcpy_3_1_fu_1118</InstName>
                    <ModuleName>merlin_memcpy_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_merlin_memcpy_3_1_Pipeline_merlinL3_fu_69</InstName>
                            <ModuleName>merlin_memcpy_3_1_Pipeline_merlinL3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>69</ID>
                            <BindInstances>i_2_fu_348_p2 add_ln114_2_fu_367_p2 add_ln114_3_fu_431_p2 add_ln114_4_fu_461_p2 sub_ln114_fu_501_p2 add_ln114_fu_514_p2 mac_muladd_10s_5ns_6s_12_4_1_U185 mac_muladd_10s_5ns_6s_12_4_1_U185 add_ln105_fu_393_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_L27_fu_1135</InstName>
                    <ModuleName>kernel_3mm_Pipeline_L27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1135</ID>
                    <BindInstances>i_12_fu_490_p2 mac_muladd_11s_6ns_11ns_11_4_1_U213 mac_muladd_11s_6ns_11ns_11_4_1_U213 index1_9_fu_526_p2 index4_1_fu_538_p2 index3_2_fu_544_p2 index2_9_fu_566_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL10_L2_fu_1162</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL10_L2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1162</ID>
                    <BindInstances>add_ln358_1_fu_173_p2 add_ln358_fu_185_p2 mac_muladd_3ns_6ns_10ns_10_4_1_U237 mac_muladd_3ns_6ns_10ns_10_4_1_U237 index2_7_fu_288_p2 index1_7_fu_294_p2 add_ln1376_fu_209_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL6_fu_1171</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1171</ID>
                    <BindInstances>add_ln382_fu_599_p2 add_ln401_fu_769_p2 add_ln401_1_fu_612_p2 add_ln401_3_fu_670_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_merlinL4_L3_fu_1210</InstName>
                    <ModuleName>kernel_3mm_Pipeline_merlinL4_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1210</ID>
                    <BindInstances>add_ln409_1_fu_174_p2 add_ln409_fu_186_p2 mac_muladd_3ns_6ns_10ns_10_4_1_U279 mac_muladd_3ns_6ns_10ns_10_4_1_U279 index2_1_fu_273_p2 index1_1_fu_279_p2 add_ln1488_fu_210_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>B_17_0_buf_U B_17_0_buf_1_U B_17_0_buf_2_U B_17_0_buf_3_U B_17_0_buf_4_U B_17_0_buf_5_U B_17_0_buf_6_U B_17_0_buf_7_U B_17_0_buf_8_U B_17_0_buf_9_U A_17_0_buf_U A_17_0_buf_10_U A_17_0_buf_11_U A_17_0_buf_12_U A_17_0_buf_13_U A_17_0_buf_14_U A_17_0_buf_15_U A_17_0_buf_16_U A_17_0_buf_17_U A_17_0_buf_18_U D_18_0_buf_U D_18_0_buf_20_U D_18_0_buf_21_U D_18_0_buf_22_U D_18_0_buf_23_U D_18_0_buf_24_U D_18_0_buf_25_U D_18_0_buf_26_U D_18_0_buf_27_U D_18_0_buf_28_U D_18_0_buf_29_U D_18_0_buf_30_U D_18_0_buf_31_U D_18_0_buf_32_U D_18_0_buf_33_U D_18_0_buf_34_U D_18_0_buf_35_U D_18_0_buf_36_U D_18_0_buf_37_U D_18_0_buf_38_U C_18_0_buf_U C_18_0_buf_10_U C_18_0_buf_11_U C_18_0_buf_12_U C_18_0_buf_13_U C_18_0_buf_14_U C_18_0_buf_15_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 F_19_0_buf_U F_19_0_buf_20_U F_19_0_buf_21_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 F_19_0_buf_25_U F_19_0_buf_26_U F_19_0_buf_27_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 F_19_0_buf_31_U F_19_0_buf_32_U F_19_0_buf_33_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 F_19_0_buf_37_U F_19_0_buf_38_U E_19_0_buf_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 E_19_0_buf_4_U E_19_0_buf_5_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 F_buf_1_U fmul_32ns_32ns_32_4_max_dsp_1_U289 fmul_32ns_32ns_32_4_max_dsp_1_U289 fadd_32ns_32ns_32_7_full_dsp_1_U288 add_ln207_fu_1267_p2 sub_ln256_fu_1297_p2 add_ln214_fu_1337_p2 add_ln215_1_fu_1343_p2 add_ln215_fu_1353_p2 add_ln264_fu_1365_p2 add_ln265_1_fu_1371_p2 add_ln265_fu_1381_p2 add_ln276_1_fu_1421_p2 add_ln276_fu_1433_p2 add_ln328_fu_1482_p2 add_ln280_fu_1443_p2 add_ln291_1_fu_1494_p2 add_ln291_fu_1500_p2 add_ln328_1_fu_1524_p2 mul_9ns_6ns_13_1_1_U284 mac_muladd_3ns_6ns_6ns_9_4_1_U286 add_ln297_fu_1570_p2 mac_muladd_3ns_6ns_6ns_9_4_1_U286 add_ln302_fu_1657_p2 add_ln297_1_fu_1662_p2 add_ln349_1_fu_1691_p2 add_ln349_fu_1703_p2 sub_ln401_fu_1760_p2 add_ln353_fu_1713_p2 add_ln364_1_fu_1776_p2 add_ln364_fu_1782_p2 add_ln401_fu_1810_p2 mul_10s_6ns_12_1_1_U285 mac_muladd_3ns_6ns_6ns_9_4_1_U287 add_ln370_fu_1856_p2 mac_muladd_3ns_6ns_6ns_9_4_1_U287 add_ln375_fu_1941_p2 add_ln370_1_fu_1946_p2 control_s_axi_U merlin_gmem_kernel_3mm_32_0_m_axi_U merlin_gmem_kernel_3mm_32_E_m_axi_U merlin_gmem_kernel_3mm_64_0_m_axi_U merlin_gmem_kernel_3mm_64_1_m_axi_U merlin_gmem_kernel_3mm_64_2_m_axi_U merlin_gmem_kernel_3mm_64_F_m_axi_U merlin_gmem_kernel_3mm_64_G_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_3mm_Pipeline_L2</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18003</Best-caseLatency>
                    <Average-caseLatency>18003</Average-caseLatency>
                    <Worst-caseLatency>18003</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.012 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.012 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.012 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18003</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>18000</TripCount>
                        <Latency>18001</Latency>
                        <AbsoluteTimeLatency>72.004 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:201</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:201</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1100</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>610</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_333_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_16_fu_466_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_10_fu_478_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_11_fu_484_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_14_fu_506_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1_Pipeline_merlinL0</Name>
            <Loops>
                <merlinL0/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38019</Best-caseLatency>
                    <Average-caseLatency>38019</Average-caseLatency>
                    <Worst-caseLatency>38019</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38019</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL0>
                        <Name>merlinL0</Name>
                        <Slack>2.92</Slack>
                        <TripCount>38000</TripCount>
                        <Latency>38017</Latency>
                        <AbsoluteTimeLatency>0.152 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL0>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:48</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL0>
                            <Name>merlinL0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:52</SourceLocation>
                        </merlinL0>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2013</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>910</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_343_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:52" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_365_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_381_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_431_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL0" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_10ns_10_4_1_U15" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_10ns_10_4_1_U15" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_548_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>38091</Best-caseLatency>
                    <Average-caseLatency>38091</Average-caseLatency>
                    <Worst-caseLatency>38091</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.152 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.152 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>38091</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:52</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2145</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1389</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1_Pipeline_merlinL1</Name>
            <Loops>
                <merlinL1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>264</Best-caseLatency>
                    <Average-caseLatency>264</Average-caseLatency>
                    <Worst-caseLatency>264</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.056 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.056 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.056 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>264</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL1>
                        <Name>merlinL1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>262</Latency>
                        <AbsoluteTimeLatency>1.048 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL1>
                            <Name>merlinL1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:71</SourceLocation>
                        </merlinL1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>564</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1328</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_169_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:71" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_234_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_5_fu_279_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_299_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:76</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>592</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1393</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U48" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:76" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22</Name>
            <Loops>
                <merlinL25_merlinL24_merlinL23_merlinL22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1596012</Best-caseLatency>
                    <Average-caseLatency>1596012</Average-caseLatency>
                    <Worst-caseLatency>1596012</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.384 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.384 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.384 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1596012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL25_merlinL24_merlinL23_merlinL22>
                        <Name>merlinL25_merlinL24_merlinL23_merlinL22</Name>
                        <Slack>2.92</Slack>
                        <TripCount>22800</TripCount>
                        <Latency>1596010</Latency>
                        <AbsoluteTimeLatency>6.384 ms</AbsoluteTimeLatency>
                        <PipelineII>70</PipelineII>
                        <PipelineDepth>81</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL25_merlinL24_merlinL23_merlinL22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL25_merlinL24_merlinL23_merlinL22>
                            <Name>merlinL25_merlinL24_merlinL23_merlinL22</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:230</SourceLocation>
                        </merlinL25_merlinL24_merlinL23_merlinL22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1246</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1013</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_504_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_516_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_690_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_715_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_608_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U58" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:235" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U58" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_11_4_1_U57" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_11_4_1_U57" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln256_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_732_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_1_fu_828_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL25_merlinL24_merlinL23_merlinL22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_1_fu_856_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1_Pipeline_merlinL2</Name>
            <Loops>
                <merlinL2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>261</Best-caseLatency>
                    <Average-caseLatency>261</Average-caseLatency>
                    <Worst-caseLatency>261</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.044 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.044 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.044 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>261</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL2>
                        <Name>merlinL2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>190</TripCount>
                        <Latency>259</Latency>
                        <AbsoluteTimeLatency>1.036 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:86</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL2>
                            <Name>merlinL2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:90</SourceLocation>
                        </merlinL2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>545</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1399</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_176_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:90" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_188_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_5_fu_208_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_2_fu_228_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_2_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>262</Best-caseLatency>
                    <Average-caseLatency>262</Average-caseLatency>
                    <Worst-caseLatency>262</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.048 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.048 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.048 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>262</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:95</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>573</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1473</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_7ns_9_1_1_U88" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:95" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L25</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20905</Best-caseLatency>
                    <Average-caseLatency>20905</Average-caseLatency>
                    <Worst-caseLatency>20905</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20905</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>20900</TripCount>
                        <Latency>20903</Latency>
                        <AbsoluteTimeLatency>83.612 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:270</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:270</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>877</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>698</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_328_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2093_fu_349_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln2093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_13ns_13ns_5ns_13ns_13_4_1_U94" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_13_fu_390_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_fu_402_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_fu_408_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_430_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L26</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23105</Best-caseLatency>
                    <Average-caseLatency>23105</Average-caseLatency>
                    <Worst-caseLatency>23105</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23105</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>23100</TripCount>
                        <Latency>23103</Latency>
                        <AbsoluteTimeLatency>92.412 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:273</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:273</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>935</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>907</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_494_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_12ns_12_4_1_U108" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln2078"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_6ns_12ns_12_4_1_U108" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_11_fu_536_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_4_fu_548_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_6_fu_554_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_11_fu_576_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL18_L2</Name>
            <Loops>
                <merlinL18_L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>602</Best-caseLatency>
                    <Average-caseLatency>602</Average-caseLatency>
                    <Worst-caseLatency>602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.408 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.408 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.408 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>602</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL18_L2>
                        <Name>merlinL18_L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>525</TripCount>
                        <Latency>600</Latency>
                        <AbsoluteTimeLatency>2.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>77</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL18_L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:286</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL18_L2>
                            <Name>merlinL18_L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:285</SourceLocation>
                        </merlinL18_L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>659</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1125</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_1_fu_188_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_200_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL18_L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U133" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL18_L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_7ns_10_4_1_U132" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:285" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U133" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_7ns_10_4_1_U132" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_267_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_3_fu_329_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_3_fu_335_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL18_L2" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_232_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL14</Name>
            <Loops>
                <merlinL14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.729</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.192 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.192 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.192 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL14>
                        <Name>merlinL14</Name>
                        <Slack>2.92</Slack>
                        <TripCount>22</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>6.184 us</AbsoluteTimeLatency>
                        <PipelineII>70</PipelineII>
                        <PipelineDepth>77</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL14>
                            <Name>merlinL14</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:309</SourceLocation>
                        </merlinL14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1093</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1019</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln309_fu_599_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:309" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_612_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_618_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_3_fu_648_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL12_L3</Name>
            <Loops>
                <merlinL12_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>599</Best-caseLatency>
                    <Average-caseLatency>599</Average-caseLatency>
                    <Worst-caseLatency>599</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>599</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL12_L3>
                        <Name>merlinL12_L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>525</TripCount>
                        <Latency>597</Latency>
                        <AbsoluteTimeLatency>2.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL12_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:337</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL12_L3>
                            <Name>merlinL12_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:336</SourceLocation>
                        </merlinL12_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>529</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1235</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_1_fu_193_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_205_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL12_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U177" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U177" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL12_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_7ns_10_4_1_U178" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1435" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_7ns_10_4_1_U178" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_369_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_5_fu_299_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_5_fu_305_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL12_L3" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_241_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1_Pipeline_merlinL3</Name>
            <Loops>
                <merlinL3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34217</Best-caseLatency>
                    <Average-caseLatency>34217</Average-caseLatency>
                    <Worst-caseLatency>34217</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34217</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL3>
                        <Name>merlinL3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>34200</TripCount>
                        <Latency>34215</Latency>
                        <AbsoluteTimeLatency>0.137 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:105</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL3>
                            <Name>merlinL3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114</SourceLocation>
                        </merlinL3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1436</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>863</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_348_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:109" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_367_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_431_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_4_fu_461_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln114_fu_501_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_514_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_5ns_6s_12_4_1_U185" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_5ns_6s_12_4_1_U185" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_393_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merlin_memcpy_3_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34289</Best-caseLatency>
                    <Average-caseLatency>34289</Average-caseLatency>
                    <Worst-caseLatency>34289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.137 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.137 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34289</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:109</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1569</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1342</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_L27</Name>
            <Loops>
                <L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19954</Best-caseLatency>
                    <Average-caseLatency>19954</Average-caseLatency>
                    <Worst-caseLatency>19954</Worst-caseLatency>
                    <Best-caseRealTimeLatency>79.816 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>79.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>79.816 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19954</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2>
                        <Name>L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19950</TripCount>
                        <Latency>19952</Latency>
                        <AbsoluteTimeLatency>79.808 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2027~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:346</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2>
                            <Name>L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:346</SourceLocation>
                        </L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>660</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>891</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_490_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_6ns_11ns_11_4_1_U213" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln2078"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_6ns_11ns_11_4_1_U213" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2093" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln2093"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_9_fu_526_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index4_1_fu_538_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index3_2_fu_544_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_9_fu_566_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2096" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL10_L2</Name>
            <Loops>
                <merlinL10_L2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>634</Best-caseLatency>
                    <Average-caseLatency>634</Average-caseLatency>
                    <Worst-caseLatency>634</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.536 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.536 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>634</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL10_L2>
                        <Name>merlinL10_L2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>630</TripCount>
                        <Latency>632</Latency>
                        <AbsoluteTimeLatency>2.528 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL10_L2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1342~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:359</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL10_L2>
                            <Name>merlinL10_L2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:358</SourceLocation>
                        </merlinL10_L2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>177</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>526</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_1_fu_173_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:358" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln358_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln358_fu_185_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:358" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL10_L2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U237" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U237" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1391" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="index2_7_fu_288_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="index1_7_fu_294_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1393" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL10_L2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1376_fu_209_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1376"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL6</Name>
            <Loops>
                <merlinL6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1337</Best-caseLatency>
                    <Average-caseLatency>1337</Average-caseLatency>
                    <Worst-caseLatency>1337</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.348 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.348 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.348 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1337</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL6>
                        <Name>merlinL6</Name>
                        <Slack>2.92</Slack>
                        <TripCount>19</TripCount>
                        <Latency>1335</Latency>
                        <AbsoluteTimeLatency>5.340 us</AbsoluteTimeLatency>
                        <PipelineII>70</PipelineII>
                        <PipelineDepth>76</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:176</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL6>
                            <Name>merlinL6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:382</SourceLocation>
                        </merlinL6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1091</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1018</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_599_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:382" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_769_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_1_fu_612_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_3_fu_670_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_merlinL4_L3</Name>
            <Loops>
                <merlinL4_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>636</Best-caseLatency>
                    <Average-caseLatency>636</Average-caseLatency>
                    <Worst-caseLatency>636</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.544 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.544 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.544 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>636</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL4_L3>
                        <Name>merlinL4_L3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>630</TripCount>
                        <Latency>634</Latency>
                        <AbsoluteTimeLatency>2.536 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </merlinL4_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1439~/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:410</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL4_L3>
                            <Name>merlinL4_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409</SourceLocation>
                        </merlinL4_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>235</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>686</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_1_fu_174_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln409_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln409_fu_186_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U279" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_10ns_10_4_1_U279" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1500" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="index2_1_fu_273_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="index1_1_fu_279_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1504" STORAGESUBTYPE="" URAM="0" VARIABLE="index1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL4_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1488_fu_210_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln1488"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm</Name>
            <Loops>
                <merlinL27>
                    <merlinL26/>
                    <merlinL20/>
                </merlinL27>
                <merlinL19>
                    <merlinL17_merlinL16_merlinL15/>
                </merlinL19>
                <merlinL11>
                    <merlinL9_merlinL8_merlinL7/>
                </merlinL11>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.092</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160930037</Best-caseLatency>
                    <Average-caseLatency>160930037</Average-caseLatency>
                    <Worst-caseLatency>160930037</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.644 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.644 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.644 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>160930038</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <merlinL27>
                        <Name>merlinL27</Name>
                        <Slack>2.92</Slack>
                        <TripCount>30</TripCount>
                        <Latency>47976060</Latency>
                        <AbsoluteTimeLatency>0.192 sec</AbsoluteTimeLatency>
                        <IterationLatency>1599202</IterationLatency>
                        <PipelineDepth>1599202</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL25_merlinL24_merlinL23_merlinL22_fu_980</Instance>
                        </InstanceList>
                        <merlinL26>
                            <Name>merlinL26</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1602</Latency>
                            <AbsoluteTimeLatency>6.408 us</AbsoluteTimeLatency>
                            <IterationLatency>267</IterationLatency>
                            <PipelineDepth>267</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_1_1_fu_969</Instance>
                            </InstanceList>
                        </merlinL26>
                        <merlinL20>
                            <Name>merlinL20</Name>
                            <Slack>2.92</Slack>
                            <TripCount>6</TripCount>
                            <Latency>1584</Latency>
                            <AbsoluteTimeLatency>6.336 us</AbsoluteTimeLatency>
                            <IterationLatency>264</IterationLatency>
                            <PipelineDepth>264</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_merlin_memcpy_2_1_fu_1006</Instance>
                            </InstanceList>
                        </merlinL20>
                    </merlinL27>
                    <merlinL19>
                        <Name>merlinL19</Name>
                        <Slack>2.92</Slack>
                        <TripCount>38</TripCount>
                        <Latency>62050390</Latency>
                        <AbsoluteTimeLatency>0.248 sec</AbsoluteTimeLatency>
                        <IterationLatency>1632905</IterationLatency>
                        <PipelineDepth>1632905</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL18_L2_fu_1061</Instance>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL12_L3_fu_1070</Instance>
                        </InstanceList>
                        <merlinL17_merlinL16_merlinL15>
                            <Name>merlinL17_merlinL16_merlinL15</Name>
                            <Slack>2.92</Slack>
                            <TripCount>1050</TripCount>
                            <Latency>1631700</Latency>
                            <AbsoluteTimeLatency>6.527 ms</AbsoluteTimeLatency>
                            <IterationLatency>1554</IterationLatency>
                            <PipelineDepth>1554</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_3mm_Pipeline_merlinL14_fu_1079</Instance>
                            </InstanceList>
                        </merlinL17_merlinL16_merlinL15>
                    </merlinL19>
                    <merlinL11>
                        <Name>merlinL11</Name>
                        <Slack>2.92</Slack>
                        <TripCount>30</TripCount>
                        <Latency>50807880</Latency>
                        <AbsoluteTimeLatency>0.203 sec</AbsoluteTimeLatency>
                        <IterationLatency>1693596</IterationLatency>
                        <PipelineDepth>1693596</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL10_L2_fu_1162</Instance>
                            <Instance>grp_kernel_3mm_Pipeline_merlinL4_L3_fu_1210</Instance>
                        </InstanceList>
                        <merlinL9_merlinL8_merlinL7>
                            <Name>merlinL9_merlinL8_merlinL7</Name>
                            <Slack>2.92</Slack>
                            <TripCount>1260</TripCount>
                            <Latency>1692180</Latency>
                            <AbsoluteTimeLatency>6.769 ms</AbsoluteTimeLatency>
                            <IterationLatency>1343</IterationLatency>
                            <PipelineDepth>1343</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_kernel_3mm_Pipeline_merlinL6_fu_1171</Instance>
                            </InstanceList>
                        </merlinL9_merlinL8_merlinL7>
                    </merlinL11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:174</SourceLocation>
                    <SummaryOfLoopViolations>
                        <merlinL27>
                            <Name>merlinL27</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:265</SourceLocation>
                            <merlinL26>
                                <Name>merlinL26</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:214</SourceLocation>
                            </merlinL26>
                            <merlinL20>
                                <Name>merlinL20</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:264</SourceLocation>
                            </merlinL20>
                        </merlinL27>
                        <merlinL19>
                            <Name>merlinL19</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:276</SourceLocation>
                            <merlinL17_merlinL16_merlinL15>
                                <Name>merlinL17_merlinL16_merlinL15</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:291</SourceLocation>
                            </merlinL17_merlinL16_merlinL15>
                        </merlinL19>
                        <merlinL11>
                            <Name>merlinL11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:349</SourceLocation>
                            <merlinL9_merlinL8_merlinL7>
                                <Name>merlinL9_merlinL8_merlinL7</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:364</SourceLocation>
                            </merlinL9_merlinL8_merlinL7>
                        </merlinL11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>372</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>31125</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>36149</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>50</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>5</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_2_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_3_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_6_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_7_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_8_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_17_0_buf_9_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:178" STORAGESIZE="32 3800 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="B_17_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_16_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_17_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_17_0_buf_18_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:181" STORAGESIZE="32 3600 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="A_17_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_22_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_23_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_24_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_28_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_29_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_30_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_34_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_35_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_36_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:184" STORAGESIZE="32 2310 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="D_18_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_10_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_10"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_11_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_11"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_12_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_12"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_13_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_14_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_14"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_18_0_buf_15_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_15"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_16"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_17"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:189" STORAGESIZE="32 4180 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_18_0_buf_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_20_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_21_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_25_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_26_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_27_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_31_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_32_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_33_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_37_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_19_0_buf_38_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:192" STORAGESIZE="32 1995 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_19_0_buf_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_4_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="E_19_0_buf_5_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:197" STORAGESIZE="32 3420 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="1" VARIABLE="E_19_0_buf_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:211" STORAGESIZE="32 1140 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="E_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:280" STORAGESIZE="32 525 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="F_buf_1_U" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:280" STORAGESIZE="32 525 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="F_buf_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:353" STORAGESIZE="32 630 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="G_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U289" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:353" STORAGESIZE="32 630 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="G_buf_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U288" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_1267_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL27" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln256_fu_1297_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:256" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln214_fu_1337_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:214" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_1_fu_1343_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln215_fu_1353_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_1365_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_1_fu_1371_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:265" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln265_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln265_fu_1381_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:265" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_1_fu_1421_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_1433_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_1482_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_1443_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:280" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_1_fu_1494_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_1500_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:291" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_1_fu_1524_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_6ns_13_1_1_U284" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln307_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U286" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_1570_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U286" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:307" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln302_fu_1657_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:302" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL17_merlinL16_merlinL15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_1662_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:297" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln297_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_1_fu_1691_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:349" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln349_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln349_fu_1703_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:349" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln401_fu_1760_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_1713_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:353" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_1_fu_1776_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:364" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln364_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln364_fu_1782_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:364" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln401_fu_1810_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_6ns_12_1_1_U285" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:380" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln380_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U287" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:380" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_1856_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_6ns_6ns_9_4_1_U287" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:380" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln375_fu_1941_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:375" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="merlinL9_merlinL8_merlinL7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_1_fu_1946_p2" SOURCE="/workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_32_E" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_32_E_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_F" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_F_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="merlin_gmem_kernel_3mm_64_G" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="merlin_gmem_kernel_3mm_64_G_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo" ipname="kernel_3mm"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="E" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_E" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="E_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="E_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A" index="1" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_32_0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="B_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="3" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_F" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="F_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="F_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="4" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="C_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="5" direction="in" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="D_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="merlin_uint_64*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_merlin_gmem_kernel_3mm_64_G" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="G_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="G_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="E_1" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 31 to 0 of E"/>
                    </fields>
                </register>
                <register offset="0x14" name="E_2" access="W" description="Data signal of E" range="32">
                    <fields>
                        <field offset="0" width="32" name="E" access="W" description="Bit 63 to 32 of E"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_1" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 31 to 0 of A"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_2" access="W" description="Data signal of A" range="32">
                    <fields>
                        <field offset="0" width="32" name="A" access="W" description="Bit 63 to 32 of A"/>
                    </fields>
                </register>
                <register offset="0x28" name="B_1" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 31 to 0 of B"/>
                    </fields>
                </register>
                <register offset="0x2c" name="B_2" access="W" description="Data signal of B" range="32">
                    <fields>
                        <field offset="0" width="32" name="B" access="W" description="Bit 63 to 32 of B"/>
                    </fields>
                </register>
                <register offset="0x34" name="F_1" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 31 to 0 of F"/>
                    </fields>
                </register>
                <register offset="0x38" name="F_2" access="W" description="Data signal of F" range="32">
                    <fields>
                        <field offset="0" width="32" name="F" access="W" description="Bit 63 to 32 of F"/>
                    </fields>
                </register>
                <register offset="0x40" name="C_1" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 31 to 0 of C"/>
                    </fields>
                </register>
                <register offset="0x44" name="C_2" access="W" description="Data signal of C" range="32">
                    <fields>
                        <field offset="0" width="32" name="C" access="W" description="Bit 63 to 32 of C"/>
                    </fields>
                </register>
                <register offset="0x4c" name="D_1" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 31 to 0 of D"/>
                    </fields>
                </register>
                <register offset="0x50" name="D_2" access="W" description="Data signal of D" range="32">
                    <fields>
                        <field offset="0" width="32" name="D" access="W" description="Bit 63 to 32 of D"/>
                    </fields>
                </register>
                <register offset="0x58" name="G_1" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 31 to 0 of G"/>
                    </fields>
                </register>
                <register offset="0x5c" name="G_2" access="W" description="Data signal of G" range="32">
                    <fields>
                        <field offset="0" width="32" name="G" access="W" description="Bit 63 to 32 of G"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="E"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="F"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="C"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="D"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_merlin_gmem_kernel_3mm_32_E:m_axi_merlin_gmem_kernel_3mm_64_0:m_axi_merlin_gmem_kernel_3mm_32_0:m_axi_merlin_gmem_kernel_3mm_64_F:m_axi_merlin_gmem_kernel_3mm_64_1:m_axi_merlin_gmem_kernel_3mm_64_2:m_axi_merlin_gmem_kernel_3mm_64_G</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_E" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_E_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_E_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_E_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="E"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="256" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="A"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="512" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_32_0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_32_0_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_32_0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_32_0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="B"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="512" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_F" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_F_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_F_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_F_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="F"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="128" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_1_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="C"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_2_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="D"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="256" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_merlin_gmem_kernel_3mm_64_G" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_merlin_gmem_kernel_3mm_64_G_" paramPrefix="C_M_AXI_MERLIN_GMEM_KERNEL_3MM_64_G_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_ARVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWADDR</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWBURST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWCACHE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWLEN</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWLOCK</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWPROT</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWQOS</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWREGION</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWSIZE</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_AWVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_BVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RRESP</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_RVALID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WDATA</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WID</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WLAST</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WREADY</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WSTRB</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WUSER</port>
                <port>m_axi_merlin_gmem_kernel_3mm_64_G_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="G"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">32 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">32 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">64 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">64 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">64 -&gt; 128, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=8</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">E_1, 0x10, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">E_2, 0x14, 32, W, Data signal of E, </column>
                    <column name="s_axi_control">A_1, 0x1c, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">A_2, 0x20, 32, W, Data signal of A, </column>
                    <column name="s_axi_control">B_1, 0x28, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">B_2, 0x2c, 32, W, Data signal of B, </column>
                    <column name="s_axi_control">F_1, 0x34, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">F_2, 0x38, 32, W, Data signal of F, </column>
                    <column name="s_axi_control">C_1, 0x40, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">C_2, 0x44, 32, W, Data signal of C, </column>
                    <column name="s_axi_control">D_1, 0x4c, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">D_2, 0x50, 32, W, Data signal of D, </column>
                    <column name="s_axi_control">G_1, 0x58, 32, W, Data signal of G, </column>
                    <column name="s_axi_control">G_2, 0x5c, 32, W, Data signal of G, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="E">inout, float*</column>
                    <column name="A">in, merlin_uint_64*</column>
                    <column name="B">in, float*</column>
                    <column name="F">inout, merlin_uint_64*</column>
                    <column name="C">in, merlin_uint_64*</column>
                    <column name="D">in, merlin_uint_64*</column>
                    <column name="G">inout, merlin_uint_64*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="E">m_axi_merlin_gmem_kernel_3mm_32_E, interface, , </column>
                    <column name="E">s_axi_control, register, offset, name=E_1 offset=0x10 range=32</column>
                    <column name="E">s_axi_control, register, offset, name=E_2 offset=0x14 range=32</column>
                    <column name="A">m_axi_merlin_gmem_kernel_3mm_64_0, interface, , </column>
                    <column name="A">s_axi_control, register, offset, name=A_1 offset=0x1c range=32</column>
                    <column name="A">s_axi_control, register, offset, name=A_2 offset=0x20 range=32</column>
                    <column name="B">m_axi_merlin_gmem_kernel_3mm_32_0, interface, , </column>
                    <column name="B">s_axi_control, register, offset, name=B_1 offset=0x28 range=32</column>
                    <column name="B">s_axi_control, register, offset, name=B_2 offset=0x2c range=32</column>
                    <column name="F">m_axi_merlin_gmem_kernel_3mm_64_F, interface, , </column>
                    <column name="F">s_axi_control, register, offset, name=F_1 offset=0x34 range=32</column>
                    <column name="F">s_axi_control, register, offset, name=F_2 offset=0x38 range=32</column>
                    <column name="C">m_axi_merlin_gmem_kernel_3mm_64_1, interface, , </column>
                    <column name="C">s_axi_control, register, offset, name=C_1 offset=0x40 range=32</column>
                    <column name="C">s_axi_control, register, offset, name=C_2 offset=0x44 range=32</column>
                    <column name="D">m_axi_merlin_gmem_kernel_3mm_64_2, interface, , </column>
                    <column name="D">s_axi_control, register, offset, name=D_1 offset=0x4c range=32</column>
                    <column name="D">s_axi_control, register, offset, name=D_2 offset=0x50 range=32</column>
                    <column name="G">m_axi_merlin_gmem_kernel_3mm_64_G, interface, , </column>
                    <column name="G">s_axi_control, register, offset, name=G_1 offset=0x58 range=32</column>
                    <column name="G">s_axi_control, register, offset, name=G_2 offset=0x5c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">read, 2375, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">read, 4275, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">read, 2250, 512, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">read, 5225, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">read, 5775, 256, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">read, 9975, 128, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">read, 630, 64, merlinL10, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:358:9</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">write, 630, 64, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409:9</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57:133, read, Widened, 2375, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:52:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_0">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57:133, read, Inferred, 38000, merlinL0, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:52:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57:133, read, Widened, 4275, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:109:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:57:133, read, Inferred, 34200, merlinL3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:109:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:76:58, read, Inferred, 190, merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:71:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:95:25, write, Inferred, 190, merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:90:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">dst, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, write, Widen Fail, , merlinL2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:90:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_32_E">src, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widen Fail, , merlinL1, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:71:3, 214-307, Could not widen since type float size is greater than or equal to alignment 4(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 2250, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_0">A, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 18000, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 5225, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_1">C, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 20900, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 5775, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_2">D, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 23100, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-307, Could not widen since type i64 size is greater than or equal to alignment 8(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widened, 9975, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 19950, L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_4d.h:2078:3, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 525, merlinL18, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:285:9, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, 214-307, Could not widen since type i64 size is greater than or equal to alignment 8(bytes)</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_F">F, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 525, merlinL12, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:336:9, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Widen Fail, , L2, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1376:3, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Fail, , , , 214-231, Access is clobbered by store</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:56:14, read, Inferred, 630, merlinL10, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:358:9, , </column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Widen Fail, , L3, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/mars_wide_bus_2d.h:1488:3, 214-235, Start index of the access is unaligned</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_merlin_gmem_kernel_3mm_64_G">G, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/memcpy_64.h:95:23, write, Inferred, 630, merlinL4, /workspaces/Sisyphus_Result/vitis/nlp-dse-without-tree/3mm_MEDIUM_evaluation/only_nlp11/.merlin_prj/run/implement/exec/hls/__merlinkernel_kernel_3mm.c:409:9, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:45" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:47" status="valid" parentFunction="merlin_memcpy_0" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:54" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:56" status="valid" parentFunction="merlin_memcpy_0" variable="" isDirective="0" options="max=38000"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:64" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:66" status="valid" parentFunction="merlin_memcpy_1" variable="dst_idx_1,dst_idx_2,src_idx_0" isDirective="0" options="variable=dst_idx_1,dst_idx_2,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:73" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:75" status="valid" parentFunction="merlin_memcpy_1" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:83" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:85" status="valid" parentFunction="merlin_memcpy_2" variable="dst_idx_0,src_idx_1,src_idx_2" isDirective="0" options="variable=dst_idx_0,src_idx_1,src_idx_2"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:92" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:94" status="valid" parentFunction="merlin_memcpy_2" variable="" isDirective="0" options="max=190"/>
        <Pragma type="inline" location="../../../__merlinkernel_kernel_3mm.c:102" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../../__merlinkernel_kernel_3mm.c:104" status="valid" parentFunction="merlin_memcpy_3" variable="dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0" isDirective="0" options="variable=dst_idx_0,dst_idx_1,dst_idx_2,dst_idx_3,src_idx_0"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:111" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../__merlinkernel_kernel_3mm.c:113" status="valid" parentFunction="merlin_memcpy_3" variable="" isDirective="0" options="max=34200"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:121" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="m_axi port=A offset=slave depth=18000 bundle=merlin_gmem_kernel_3mm_64_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:123" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="m_axi port=B offset=slave depth=38000 bundle=merlin_gmem_kernel_3mm_32_0"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:125" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="m_axi port=C offset=slave depth=20900 bundle=merlin_gmem_kernel_3mm_64_1"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:127" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="m_axi port=D offset=slave depth=23100 bundle=merlin_gmem_kernel_3mm_64_2"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:129" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="m_axi port=E offset=slave depth=34200 bundle=merlin_gmem_kernel_3mm_32_E"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:131" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="m_axi port=F offset=slave depth=19950 bundle=merlin_gmem_kernel_3mm_64_F"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:133" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="m_axi port=G offset=slave depth=18900 bundle=merlin_gmem_kernel_3mm_64_G"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:135" status="valid" parentFunction="kernel_3mm" variable="A" isDirective="0" options="s_axilite port=A bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:137" status="valid" parentFunction="kernel_3mm" variable="B" isDirective="0" options="s_axilite port=B bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:139" status="valid" parentFunction="kernel_3mm" variable="C" isDirective="0" options="s_axilite port=C bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:141" status="valid" parentFunction="kernel_3mm" variable="D" isDirective="0" options="s_axilite port=D bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:143" status="valid" parentFunction="kernel_3mm" variable="E" isDirective="0" options="s_axilite port=E bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:145" status="valid" parentFunction="kernel_3mm" variable="F" isDirective="0" options="s_axilite port=F bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:147" status="valid" parentFunction="kernel_3mm" variable="G" isDirective="0" options="s_axilite port=G bundle=control"/>
        <Pragma type="interface" location="../../../__merlinkernel_kernel_3mm.c:149" status="valid" parentFunction="kernel_3mm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:151" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:153" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:155" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:157" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../__merlinkernel_kernel_3mm.c:159" status="invalid" parentFunction="kernel_3mm" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:180" status="valid" parentFunction="kernel_3mm" variable="B_17_0_buf" isDirective="0" options="variable=B_17_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:183" status="valid" parentFunction="kernel_3mm" variable="A_17_0_buf" isDirective="0" options="variable=A_17_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:186" status="valid" parentFunction="kernel_3mm" variable="D_18_0_buf" isDirective="0" options="variable=D_18_0_buf cyclic factor=2 dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:188" status="valid" parentFunction="kernel_3mm" variable="D_18_0_buf" isDirective="0" options="variable=D_18_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:191" status="valid" parentFunction="kernel_3mm" variable="C_18_0_buf" isDirective="0" options="variable=C_18_0_buf complete dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:194" status="valid" parentFunction="kernel_3mm" variable="F_19_0_buf" isDirective="0" options="variable=F_19_0_buf cyclic factor=2 dim=4"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:196" status="valid" parentFunction="kernel_3mm" variable="F_19_0_buf" isDirective="0" options="variable=F_19_0_buf complete dim=2"/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:199" status="valid" parentFunction="kernel_3mm" variable="E_19_0_buf" isDirective="0" options="variable=E_19_0_buf complete dim=4"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:245" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:255" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:282" status="valid" parentFunction="kernel_3mm" variable="F_buf" isDirective="0" options="variable=F_buf cyclic factor=2 dim=3"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:317" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:327" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../__merlinkernel_kernel_3mm.c:355" status="valid" parentFunction="kernel_3mm" variable="G_buf" isDirective="0" options="variable=G_buf cyclic factor=2 dim=3"/>
        <Pragma type="pipeline" location="../../../__merlinkernel_kernel_3mm.c:390" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../__merlinkernel_kernel_3mm.c:400" status="valid" parentFunction="kernel_3mm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:50" status="valid" parentFunction="memcpy_wide_bus_single_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:64" status="valid" parentFunction="memcpy_wide_bus_single_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:78" status="valid" parentFunction="memcpy_wide_bus_single_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:92" status="valid" parentFunction="memcpy_wide_bus_single_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:105" status="valid" parentFunction="memcpy_wide_bus_single_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:119" status="valid" parentFunction="memcpy_wide_bus_single_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:132" status="valid" parentFunction="memcpy_wide_bus_single_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:146" status="valid" parentFunction="memcpy_wide_bus_single_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:160" status="valid" parentFunction="memcpy_wide_bus_single_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:175" status="valid" parentFunction="memcpy_wide_bus_single_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:189" status="valid" parentFunction="memcpy_wide_bus_single_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:205" status="valid" parentFunction="memcpy_wide_bus_single_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:221" status="valid" parentFunction="memcpy_wide_bus_single_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:238" status="valid" parentFunction="memcpy_wide_bus_single_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:255" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:276" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:286" status="invalid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:290" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:295" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:305" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:317" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:329" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:341" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:353" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:365" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:377" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:389" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:401" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:413" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:425" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:437" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:449" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:461" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:473" status="valid" parentFunction="memcpy_wide_bus_read_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:489" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:507" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:518" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:533" status="invalid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:537" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:542" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:551" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:559" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:567" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:575" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:583" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:591" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:599" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:607" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:615" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:623" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:631" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:639" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:647" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:655" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:663" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:673" status="valid" parentFunction="memcpy_wide_bus_write_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:685" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:706" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:716" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:720" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:725" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:735" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:747" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:759" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:771" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:783" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:795" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:807" status="valid" parentFunction="memcpy_wide_bus_read_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:823" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:841" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:852" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:867" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:871" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:876" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:885" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:893" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:901" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:909" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:917" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:925" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:933" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:943" status="valid" parentFunction="memcpy_wide_bus_write_long_long_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:955" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:976" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:986" status="invalid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:990" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:995" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1005" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1017" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1029" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1041" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1053" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1065" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1077" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1089" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1101" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1113" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1125" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1137" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1149" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1161" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1173" status="valid" parentFunction="memcpy_wide_bus_read_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1189" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1207" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1218" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1233" status="invalid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1237" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1242" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1251" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1259" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1267" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1275" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1283" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1291" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1307" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1315" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1323" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1331" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1339" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1347" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1355" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1363" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1373" status="valid" parentFunction="memcpy_wide_bus_write_int_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1385" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1406" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1416" status="invalid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1420" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1425" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1435" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1447" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1459" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1471" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1483" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1495" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1507" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1519" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1531" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1543" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1555" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1567" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1579" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1591" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1601" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1611" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1621" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1631" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1641" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1651" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1661" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1671" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1681" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1691" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1701" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1711" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1721" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1731" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1741" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1751" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1761" status="valid" parentFunction="memcpy_wide_bus_read_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:1777" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1795" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1806" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:1821" status="invalid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:1825" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1830" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1837" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1853" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1861" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1869" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1877" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1885" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1893" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1901" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1909" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1917" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1925" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1933" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1941" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1949" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1957" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1965" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1973" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1981" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1989" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:1997" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2005" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2013" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2021" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2029" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2037" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2045" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2053" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2061" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2069" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2077" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2087" status="valid" parentFunction="memcpy_wide_bus_write_short_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2099" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2120" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2130" status="invalid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2134" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2139" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2149" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2161" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2173" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2185" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2197" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2209" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2221" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2233" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2245" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2257" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2269" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2281" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2293" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2305" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2315" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2325" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2335" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2345" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2355" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2365" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2375" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2385" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2395" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2405" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2415" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2425" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2435" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2445" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2455" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2465" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2475" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2485" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2495" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2505" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2515" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2525" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2535" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2545" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2555" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2565" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2575" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2585" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2595" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2605" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2615" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2625" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2635" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2645" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2655" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2665" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2675" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2685" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2695" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2705" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2715" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2725" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2735" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2745" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2755" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2765" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2775" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2785" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2795" status="valid" parentFunction="memcpy_wide_bus_read_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:2811" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2829" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2840" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:2855" status="invalid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:2859" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2864" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2871" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2879" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2887" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2895" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2903" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2911" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2919" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2927" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2935" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2943" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2951" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2959" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2967" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2975" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2983" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2991" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:2999" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3007" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3015" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3023" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3031" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3039" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3047" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3055" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3063" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3071" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3079" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3087" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3095" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3103" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3111" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3119" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3127" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3135" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3143" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3151" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3159" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3167" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3175" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3183" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3191" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3199" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3207" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3215" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3223" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3231" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3239" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3247" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3255" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3263" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3271" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3279" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3287" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3295" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3303" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3311" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3319" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3327" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3335" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3343" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3351" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3359" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3367" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3377" status="valid" parentFunction="memcpy_wide_bus_write_char_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3389" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3411" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3422" status="invalid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3426" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3431" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3441" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3453" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3465" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3477" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3489" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3501" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3513" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3525" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3537" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3549" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3561" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3573" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3585" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3597" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3609" status="valid" parentFunction="memcpy_wide_bus_read_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3625" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3642" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3656" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3673" status="invalid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3677" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3682" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3692" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3701" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3710" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3719" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3728" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3737" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3746" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3755" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3764" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3773" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3782" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3791" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3800" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3809" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3818" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3829" status="valid" parentFunction="memcpy_wide_bus_write_float_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3843" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3864" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:3875" status="invalid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:3879" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3884" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3894" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3906" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3918" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3930" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3942" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3954" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3966" status="valid" parentFunction="memcpy_wide_bus_read_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus.h:3982" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:3999" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4013" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus.h:4030" status="invalid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus.h:4034" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4039" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4049" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4058" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4067" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4076" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4085" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4094" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4103" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus.h:4114" status="valid" parentFunction="memcpy_wide_bus_write_double_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:279" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:313" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:325" status="invalid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:329" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:335" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:357" status="valid" parentFunction="memcpy_wide_bus_read_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:374" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:393" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:406" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:435" status="invalid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:439" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:445" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:463" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:475" status="valid" parentFunction="memcpy_wide_bus_write_char_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:488" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:522" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:534" status="invalid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:538" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:544" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:566" status="valid" parentFunction="memcpy_wide_bus_read_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:583" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:602" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:615" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:644" status="invalid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:648" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:654" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:672" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:684" status="valid" parentFunction="memcpy_wide_bus_write_short_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:698" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:732" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:744" status="invalid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:748" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:754" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:777" status="valid" parentFunction="memcpy_wide_bus_read_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:794" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:813" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:826" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:855" status="invalid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:859" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:865" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:883" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:895" status="valid" parentFunction="memcpy_wide_bus_write_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:909" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:943" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:955" status="invalid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:959" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:965" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:988" status="valid" parentFunction="memcpy_wide_bus_read_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1005" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1024" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1037" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1066" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1070" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1076" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1094" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1106" status="valid" parentFunction="memcpy_wide_bus_write_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1120" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1154" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1166" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1170" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1176" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1199" status="valid" parentFunction="memcpy_wide_bus_read_long_long_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1216" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1235" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1248" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1277" status="invalid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1281" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1287" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1305" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1317" status="valid" parentFunction="memcpy_wide_bus_write_int_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1330" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1365" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1377" status="invalid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1381" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1387" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1409" status="valid" parentFunction="memcpy_wide_bus_read_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1426" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1444" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1459" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1489" status="invalid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1493" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1499" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1519" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1532" status="valid" parentFunction="memcpy_wide_bus_write_float_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1546" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1581" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1592" status="invalid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1596" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1602" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1624" status="valid" parentFunction="memcpy_wide_bus_read_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_2d.h:1641" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1659" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1674" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_2d.h:1706" status="invalid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_2d.h:1710" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1716" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1737" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_2d.h:1750" status="valid" parentFunction="memcpy_wide_bus_write_double_2d_6_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:423" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:473" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:486" status="invalid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:490" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:496" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:551" status="valid" parentFunction="memcpy_wide_bus_read_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:571" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:619" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:634" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:653" status="invalid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:657" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:663" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:710" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:724" status="valid" parentFunction="memcpy_wide_bus_write_char_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:741" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:791" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:804" status="invalid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:808" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:814" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:869" status="valid" parentFunction="memcpy_wide_bus_read_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:889" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:937" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:952" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:971" status="invalid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:975" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:981" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1028" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1042" status="valid" parentFunction="memcpy_wide_bus_write_short_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1059" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1110" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1123" status="invalid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1127" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1133" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1188" status="valid" parentFunction="memcpy_wide_bus_read_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1208" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1255" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1270" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1289" status="invalid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1293" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1299" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1346" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1360" status="valid" parentFunction="memcpy_wide_bus_write_int_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1377" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1428" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1441" status="invalid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1445" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1451" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1506" status="valid" parentFunction="memcpy_wide_bus_read_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1526" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1573" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1588" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1607" status="invalid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1611" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1617" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1664" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1678" status="valid" parentFunction="memcpy_wide_bus_write_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1695" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1746" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1759" status="invalid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1763" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1769" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1824" status="valid" parentFunction="memcpy_wide_bus_read_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:1845" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1892" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1907" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:1926" status="invalid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:1930" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1936" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1984" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:1998" status="valid" parentFunction="memcpy_wide_bus_write_long_long_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2015" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2065" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2079" status="invalid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2083" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2089" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2147" status="valid" parentFunction="memcpy_wide_bus_read_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2168" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2214" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2232" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2253" status="invalid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2257" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2263" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2314" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2329" status="valid" parentFunction="memcpy_wide_bus_write_float_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2348" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2398" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2413" status="invalid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2417" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2423" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2483" status="valid" parentFunction="memcpy_wide_bus_read_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../mars_wide_bus_4d.h:2504" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2550" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2568" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../mars_wide_bus_4d.h:2589" status="invalid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options="max = max_trip"/>
        <Pragma type="pipeline" location="../../../mars_wide_bus_4d.h:2593" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2599" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2650" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../mars_wide_bus_4d.h:2666" status="valid" parentFunction="memcpy_wide_bus_write_double_4d_5_22_10_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:33" status="warning" parentFunction="merlin_get_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:40" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:47" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:54" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:61" status="valid" parentFunction="merlin_get_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../memcpy_64.h:74" status="warning" parentFunction="merlin_set_range_64" variable="" isDirective="0" options="SELF">
            <Msg msg_id="207-5516" msg_severity="WARNING" msg_body="the 'self/all' option to 'Inline' pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="unroll" location="../../../memcpy_64.h:80" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:87" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:94" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../memcpy_64.h:101" status="valid" parentFunction="merlin_set_range_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

