#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 21 21:41:48 2020
# Process ID: 26812
# Current directory: C:/work/zynq/hls/base_projects/sobel_1080p
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13408 C:\work\zynq\hls\base_projects\sobel_1080p\sobel_1080p.xpr
# Log file: C:/work/zynq/hls/base_projects/sobel_1080p/vivado.log
# Journal file: C:/work/zynq/hls/base_projects/sobel_1080p\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/zynq/hls/base_projects/sobel_1080p/sobel_1080p.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/work/zynq/hls/base_projects/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/work/zynq/hls/base_projects/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/zynq/hls/hls_projects/sobel_edge'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 938.023 ; gain = 271.367
update_compile_order -fileset sources_1
open_bd_design {C:/work/zynq/hls/base_projects/sobel_1080p/sobel_1080p.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HPC0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HPC0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:hls:sobel_accel:1.0 - sobel_accel_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_intc_0/irq(undef) and /zynq_ultra_ps_e_0/pl_ps_irq0(intr)
Successfully read diagram <design_1> from BD file <C:/work/zynq/hls/base_projects/sobel_1080p/sobel_1080p.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1247.305 ; gain = 15.180
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 21 21:43:45 2020] Launched synth_1...
Run output will be captured here: C:/work/zynq/hls/base_projects/sobel_1080p/sobel_1080p.runs/synth_1/runme.log
[Fri Aug 21 21:43:45 2020] Launched impl_1...
Run output will be captured here: C:/work/zynq/hls/base_projects/sobel_1080p/sobel_1080p.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 16:48:35 2020...
