
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202411050908]     |
 |  Copyright (C) 2012 - 2024 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.47 (git sha1 647d61dd9, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `../model/design.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Oct24_SW_Release, released at Fri Nov  1 20:56:02 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'seq.sv'

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Oct24_SW_Release, released at Fri Nov  1 20:56:02 2024.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'demo_01_impl.sv'

3. Executing PREP pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).
Statically elaborating the Verific parse tree.
Elaborating all modules in library 'work'
VERIFIC-INFO [VERI-1018] demo_01_impl.sv:2: compiling module 'demo_01_impl'
Running rewriter 'initial-assertions'.
Clearing rewriter list.
VERIFIC-INFO [VERI-1018] demo_01_impl.sv:2: compiling module 'demo_01_impl'
VERIFIC-INFO [VERI-1018] seq.sv:2: compiling module 'seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'
VERIFIC-INFO [VERI-1018] seq.sv:2: compiling module 'seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'
VERIFIC-INFO [VERI-1018] seq.sv:2: compiling module 'seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'
Importing module demo_01_impl.
Importing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Importing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Importing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

3.1.1. Analyzing design hierarchy..
Top module:  \demo_01_impl
Used module:     \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)

3.1.2. Analyzing design hierarchy..
Top module:  \demo_01_impl
Used module:     \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)
Removed 0 unused modules.
Module demo_01_impl directly or indirectly contains formal properties -> setting "keep" attribute.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.2.4. Executing PROC_INIT pass (extract init attributes).

3.2.5. Executing PROC_ARST pass (detect async resets in processes).

3.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module demo_01_impl.
<suppressed ~8 debug messages>

3.3. Executing FUTURE pass.

3.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module demo_01_impl.

3.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \demo_01_impl..
Removed 0 unused cells and 42 unused wires.
<suppressed ~16 debug messages>

3.6. Executing CHECK pass (checking for obvious problems).
Checking module demo_01_impl...
Checking module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)...
Checking module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)...
Checking module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)...
Found and reported 0 problems.

3.7. Executing OPT pass (performing simple optimizations).

3.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo_01_impl.
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

3.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo_01_impl'.
Finding identical cells in module `\seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'.
Removed a total of 0 cells.

3.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo_01_impl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo_01_impl.
  Optimizing cells in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
    New ctrl vector for $pmux cell $verific$Select_42$seq.sv:43$133: { $auto$opt_reduce.cc:134:opt_pmux$322 $auto$opt_reduce.cc:134:opt_pmux$320 }
    New ctrl vector for $pmux cell $verific$Select_43$seq.sv:43$134: $auto$opt_reduce.cc:134:opt_pmux$324
    New ctrl vector for $pmux cell $verific$Select_45$seq.sv:43$135: { $auto$opt_reduce.cc:134:opt_pmux$328 $auto$opt_reduce.cc:134:opt_pmux$326 }
    New ctrl vector for $pmux cell $verific$Select_48$seq.sv:43$136: { $auto$opt_reduce.cc:134:opt_pmux$332 $auto$opt_reduce.cc:134:opt_pmux$330 }
    New ctrl vector for $pmux cell $verific$Select_51$seq.sv:43$137: { $auto$opt_reduce.cc:134:opt_pmux$336 $auto$opt_reduce.cc:134:opt_pmux$334 }
  Optimizing cells in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
  Optimizing cells in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
    New ctrl vector for $pmux cell $verific$Select_42$seq.sv:43$223: { $auto$opt_reduce.cc:134:opt_pmux$340 $auto$opt_reduce.cc:134:opt_pmux$338 }
    New ctrl vector for $pmux cell $verific$Select_43$seq.sv:43$224: $auto$opt_reduce.cc:134:opt_pmux$342
    New ctrl vector for $pmux cell $verific$Select_45$seq.sv:43$225: { $auto$opt_reduce.cc:134:opt_pmux$346 $auto$opt_reduce.cc:134:opt_pmux$344 }
    New ctrl vector for $pmux cell $verific$Select_48$seq.sv:43$226: { $auto$opt_reduce.cc:134:opt_pmux$350 $auto$opt_reduce.cc:134:opt_pmux$348 }
    New ctrl vector for $pmux cell $verific$Select_51$seq.sv:43$227: { $auto$opt_reduce.cc:134:opt_pmux$354 $auto$opt_reduce.cc:134:opt_pmux$352 }
  Optimizing cells in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
  Optimizing cells in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
    New ctrl vector for $pmux cell $verific$Select_42$seq.sv:43$313: { $auto$opt_reduce.cc:134:opt_pmux$358 $auto$opt_reduce.cc:134:opt_pmux$356 }
    New ctrl vector for $pmux cell $verific$Select_43$seq.sv:43$314: $auto$opt_reduce.cc:134:opt_pmux$360
    New ctrl vector for $pmux cell $verific$Select_45$seq.sv:43$315: { $auto$opt_reduce.cc:134:opt_pmux$364 $auto$opt_reduce.cc:134:opt_pmux$362 }
    New ctrl vector for $pmux cell $verific$Select_48$seq.sv:43$316: { $auto$opt_reduce.cc:134:opt_pmux$368 $auto$opt_reduce.cc:134:opt_pmux$366 }
    New ctrl vector for $pmux cell $verific$Select_51$seq.sv:43$317: { $auto$opt_reduce.cc:134:opt_pmux$372 $auto$opt_reduce.cc:134:opt_pmux$370 }
  Optimizing cells in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
Performed a total of 15 changes.

3.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo_01_impl'.
Finding identical cells in module `\seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'.
<suppressed ~9 debug messages>
Finding identical cells in module `\seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'.
<suppressed ~9 debug messages>
Finding identical cells in module `\seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'.
<suppressed ~9 debug messages>
Removed a total of 9 cells.

3.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Removed 0 unused cells and 9 unused wires.
<suppressed ~3 debug messages>

3.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo_01_impl.
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

3.7.8. Rerunning OPT passes. (Maybe there is more to do..)

3.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo_01_impl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

3.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo_01_impl.
  Optimizing cells in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
  Optimizing cells in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
  Optimizing cells in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).
Performed a total of 0 changes.

3.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo_01_impl'.
Finding identical cells in module `\seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'.
Removed a total of 0 cells.

3.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..

3.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo_01_impl.
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

3.7.14. Finished OPT passes. (There is nothing left to do.)

3.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 bits (of 32) from port A of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$sub_3$seq.sv:12$93 ($sub).
Removed top 3 bits (of 32) from port Y of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$sub_3$seq.sv:12$93 ($sub).
Removed top 3 bits (of 32) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$sub_3$seq.sv:12$93 ($sub).
Removed top 866 bits (of 1024) from port A of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$shift_right_5$seq.sv:13$95 ($shr).
Removed top 1016 bits (of 1024) from port Y of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$shift_right_5$seq.sv:13$95 ($shr).
Removed top 31 bits (of 32) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$add_8$seq.sv:16$98 ($add).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_12$seq.sv:25$102 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_13$seq.sv:25$103 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_14$seq.sv:26$104 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_15$seq.sv:27$105 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_16$seq.sv:28$106 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_17$seq.sv:29$107 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_18$seq.sv:30$108 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_19$seq.sv:31$109 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_20$seq.sv:32$110 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_21$seq.sv:33$111 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_22$seq.sv:34$112 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_23$seq.sv:35$113 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_24$seq.sv:35$114 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_25$seq.sv:36$115 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_26$seq.sv:36$116 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_27$seq.sv:37$117 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_28$seq.sv:37$118 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_29$seq.sv:38$119 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_30$seq.sv:38$120 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_31$seq.sv:39$121 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_32$seq.sv:39$122 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_33$seq.sv:40$123 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_34$seq.sv:40$124 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_35$seq.sv:40$125 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_36$seq.sv:41$126 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_37$seq.sv:41$127 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_38$seq.sv:42$128 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$equal_39$seq.sv:42$129 ($eq).
Removed top 3 bits (of 4) from mux cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$tri_54$seq.sv:44$138 ($mux).
Removed cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$Select_42$seq.sv:43$133 ($pmux).
Removed cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$Select_45$seq.sv:43$135 ($pmux).
Removed cell seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).$verific$Select_48$seq.sv:43$136 ($pmux).
Removed top 3 bits (of 32) from wire seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).position.
Removed top 27 bits (of 32) from port A of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$183 ($sub).
Removed top 3 bits (of 32) from port Y of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$183 ($sub).
Removed top 3 bits (of 32) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$183 ($sub).
Removed top 865 bits (of 1024) from port A of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$shift_right_5$seq.sv:13$185 ($shr).
Removed top 1016 bits (of 1024) from port Y of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$shift_right_5$seq.sv:13$185 ($shr).
Removed top 31 bits (of 32) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$add_8$seq.sv:16$188 ($add).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_12$seq.sv:25$192 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_13$seq.sv:25$193 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_14$seq.sv:26$194 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_15$seq.sv:27$195 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_16$seq.sv:28$196 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_17$seq.sv:29$197 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_18$seq.sv:30$198 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_19$seq.sv:31$199 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_20$seq.sv:32$200 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_21$seq.sv:33$201 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_22$seq.sv:34$202 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_23$seq.sv:35$203 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_24$seq.sv:35$204 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_25$seq.sv:36$205 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_26$seq.sv:36$206 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_27$seq.sv:37$207 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_28$seq.sv:37$208 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_29$seq.sv:38$209 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_30$seq.sv:38$210 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_31$seq.sv:39$211 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_32$seq.sv:39$212 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_33$seq.sv:40$213 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_34$seq.sv:40$214 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_35$seq.sv:40$215 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_36$seq.sv:41$216 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_37$seq.sv:41$217 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_38$seq.sv:42$218 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_39$seq.sv:42$219 ($eq).
Removed top 3 bits (of 4) from mux cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$tri_54$seq.sv:44$228 ($mux).
Removed cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_42$seq.sv:43$223 ($pmux).
Removed cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_45$seq.sv:43$225 ($pmux).
Removed cell seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_48$seq.sv:43$226 ($pmux).
Removed top 3 bits (of 32) from wire seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).position.
Removed top 27 bits (of 32) from port A of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$273 ($sub).
Removed top 3 bits (of 32) from port Y of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$273 ($sub).
Removed top 3 bits (of 32) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$sub_3$seq.sv:12$273 ($sub).
Removed top 865 bits (of 1024) from port A of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$shift_right_5$seq.sv:13$275 ($shr).
Removed top 1016 bits (of 1024) from port Y of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$shift_right_5$seq.sv:13$275 ($shr).
Removed top 31 bits (of 32) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$add_8$seq.sv:16$278 ($add).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_12$seq.sv:25$282 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_13$seq.sv:25$283 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_14$seq.sv:26$284 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_15$seq.sv:27$285 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_16$seq.sv:28$286 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_17$seq.sv:29$287 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_18$seq.sv:30$288 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_19$seq.sv:31$289 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_20$seq.sv:32$290 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_21$seq.sv:33$291 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_22$seq.sv:34$292 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_23$seq.sv:35$293 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_24$seq.sv:35$294 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_25$seq.sv:36$295 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_26$seq.sv:36$296 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_27$seq.sv:37$297 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_28$seq.sv:37$298 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_29$seq.sv:38$299 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_30$seq.sv:38$300 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_31$seq.sv:39$301 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_32$seq.sv:39$302 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_33$seq.sv:40$303 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_34$seq.sv:40$304 ($eq).
Removed top 2 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_35$seq.sv:40$305 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_36$seq.sv:41$306 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_37$seq.sv:41$307 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_38$seq.sv:42$308 ($eq).
Removed top 1 bits (of 8) from port B of cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$equal_39$seq.sv:42$309 ($eq).
Removed top 3 bits (of 4) from mux cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$tri_54$seq.sv:44$318 ($mux).
Removed cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_42$seq.sv:43$313 ($pmux).
Removed cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_45$seq.sv:43$315 ($pmux).
Removed cell seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).$verific$Select_48$seq.sv:43$316 ($pmux).
Removed top 3 bits (of 32) from wire seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).position.

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..
Removed 9 unused cells and 24 unused wires.
<suppressed ~12 debug messages>

3.10. Executing MEMORY_COLLECT pass (generating $mem cells).

3.11. Executing OPT pass (performing simple optimizations).

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo_01_impl.
Optimizing module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111).
Optimizing module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111).
Optimizing module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111).

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo_01_impl'.
Finding identical cells in module `\seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)'.
Finding identical cells in module `\seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)'.
Removed a total of 0 cells.

3.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo_01_impl..
Finding unused cells or wires in module \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)..
Finding unused cells or wires in module \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)..

3.11.4. Finished fast OPT passes.

3.12. Printing statistics.

=== demo_01_impl ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  1
   Number of port bits:              1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $adff                           3
     $assert                         1
     $eq                             1
     $not                            1
     seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)      1
     seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)      1
     seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)      1

=== seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111) ===

   Number of wires:                 42
   Number of wire bits:            142
   Number of public wires:           6
   Number of public wire bits:      75
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            1
     $dff                            1
     $eq                            28
     $mux                            2
     $not                            1
     $pmux                           1
     $reduce_or                      4
     $shr                            1
     $sub                            1

=== seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111) ===

   Number of wires:                 42
   Number of wire bits:            142
   Number of public wires:           6
   Number of public wire bits:      75
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            1
     $dff                            1
     $eq                            28
     $mux                            2
     $not                            1
     $pmux                           1
     $reduce_or                      4
     $shr                            1
     $sub                            1

=== seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111) ===

   Number of wires:                 42
   Number of wire bits:            142
   Number of public wires:           6
   Number of public wire bits:      75
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $add                            1
     $dff                            1
     $eq                            28
     $mux                            2
     $not                            1
     $pmux                           1
     $reduce_or                      4
     $shr                            1
     $sub                            1

=== design hierarchy ===

   demo_01_impl                      1
     seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)      1
     seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)      1
     seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)      1

   Number of wires:                135
   Number of wire bits:            435
   Number of public wires:          22
   Number of public wire bits:     229
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                126
     $add                            3
     $adff                           3
     $assert                         1
     $dff                            3
     $eq                            85
     $mux                            6
     $not                            4
     $pmux                           3
     $reduce_or                     12
     $shr                            3
     $sub                            3

3.13. Executing CHECK pass (checking for obvious problems).
Checking module demo_01_impl...
Checking module seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)...
Checking module seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)...
Checking module seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)...
Found and reported 0 problems.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \demo_01_impl
Used module:     \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)

4.2. Analyzing design hierarchy..
Top module:  \demo_01_impl
Used module:     \seq(seq=1024'b0101111100101101001011010101111101011111010111110010110101011111010111110101111100101101010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b0101111101011111001011010010110101011111010111110010110101011111010111110101111101011111010111110101111101011111010111110101111101011111001011010101111101011111)
Used module:     \seq(seq=1024'b010110101011111010111110101111101011111010111110010110101011111010111110101111101011111001011010101111101011111010111110101111101011111010111110101111101011111)
Removed 0 unused modules.
Module demo_01_impl directly or indirectly contains formal properties -> setting "keep" attribute.

5. Executing jny backend.

6. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 3366a35767, CPU: user 0.07s system 0.02s, MEM: 46.17 MB peak
Yosys 0.47 (git sha1 647d61dd9, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 50% 2x hierarchy (0 sec), 13% 5x opt_clean (0 sec), ...
