{"vcs1":{"timestamp_begin":1746652640.626602818, "rt":0.72, "ut":0.18, "st":0.05}}
{"vcselab":{"timestamp_begin":1746652641.393340099, "rt":0.70, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1746652642.188786016, "rt":0.42, "ut":0.12, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746652640.465187170}
{"VCS_COMP_START_TIME": 1746652640.465187170}
{"VCS_COMP_END_TIME": 1746652642.732571994}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263952}}
{"vcselab": {"peak_mem": 140140}}
