module jk(
input rst,
input clk,
input j,k,
output reg q,
output qb
);
assign qb=~q;
always @(clk,rst)
begin
if(rst==0)
q=0;
else 
begin
case ({j,k})
2'b00:q=q;
2'b01:q=0;
2'b10:q=1;
2'b11:q=~q;
endcase 
end 
end 
endmodule
