# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do N-BITCLA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/deves/Downloads/RESEARCH {C:/Users/deves/Downloads/RESEARCH/CLA_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:43 on Jan 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/deves/Downloads/RESEARCH" C:/Users/deves/Downloads/RESEARCH/CLA_4.sv 
# -- Compiling module CLA_4
# 
# Top level modules:
# 	CLA_4
# End time: 10:14:43 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/deves/Downloads/RESEARCH {C:/Users/deves/Downloads/RESEARCH/CLA_N.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:43 on Jan 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/deves/Downloads/RESEARCH" C:/Users/deves/Downloads/RESEARCH/CLA_N.sv 
# -- Compiling module CLA_N
# 
# Top level modules:
# 	CLA_N
# End time: 10:14:43 on Jan 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/deves/Downloads/RESEARCH {C:/Users/deves/Downloads/RESEARCH/CLA_N_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:43 on Jan 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/deves/Downloads/RESEARCH" C:/Users/deves/Downloads/RESEARCH/CLA_N_tb.sv 
# -- Compiling module CLA_N_tb
# 
# Top level modules:
# 	CLA_N_tb
# End time: 10:14:44 on Jan 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  CLA_N_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" CLA_N_tb 
# Start time: 10:14:44 on Jan 05,2023
# Loading sv_std.std
# Loading work.CLA_N_tb
# Loading work.CLA_N
# Loading work.CLA_4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/deves/Downloads/RESEARCH/CLA_N_tb.sv(15)
#    Time: 150 ps  Iteration: 0  Instance: /CLA_N_tb
# 1
# Break in Module CLA_N_tb at C:/Users/deves/Downloads/RESEARCH/CLA_N_tb.sv line 15
# End time: 10:16:44 on Jan 05,2023, Elapsed time: 0:02:00
# Errors: 0, Warnings: 0
