-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_phase1_norm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln30 : IN STD_LOGIC_VECTOR (13 downto 0);
    A_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce0 : OUT STD_LOGIC;
    A_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    A_ce1 : OUT STD_LOGIC;
    A_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
    i : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_i421 : IN STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 : OUT STD_LOGIC;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of top_kernel_top_kernel_Pipeline_phase1_norm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal tmp_reg_1455 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal conv_i421_cast_fu_315_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal conv_i421_cast_reg_1436 : STD_LOGIC_VECTOR (39 downto 0);
    signal j_reg_1448 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_reg_1469 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal lshr_ln_reg_1469_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln_reg_1469_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_662_reg_1498 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal zext_ln43_fu_604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_reg_1553 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_9_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln43_1_fu_370_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_2_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln43_3_fu_453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_4_fu_499_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln43_5_fu_515_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_6_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln43_7_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_fu_116 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln38_fu_375_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (6 downto 0);
    signal A_ce1_local : STD_LOGIC;
    signal A_address1_local : STD_LOGIC_VECTOR (13 downto 0);
    signal A_ce0_local : STD_LOGIC;
    signal A_address0_local : STD_LOGIC_VECTOR (13 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local : STD_LOGIC;
    signal select_ln43_1_fu_702_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local : STD_LOGIC;
    signal select_ln43_3_fu_803_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local : STD_LOGIC;
    signal select_ln43_5_fu_904_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local : STD_LOGIC;
    signal select_ln43_7_fu_1005_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local : STD_LOGIC;
    signal select_ln43_9_fu_1106_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local : STD_LOGIC;
    signal select_ln43_11_fu_1207_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local : STD_LOGIC;
    signal select_ln43_13_fu_1308_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local : STD_LOGIC;
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local : STD_LOGIC;
    signal select_ln43_15_fu_1409_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local : STD_LOGIC;
    signal zext_ln43_8_fu_335_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln43_fu_339_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_527_fu_350_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_528_fu_360_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_403_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_403_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_416_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_416_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_530_fu_421_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_531_fu_430_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_533_fu_444_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_473_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_473_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_486_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_486_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_535_fu_491_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_537_fu_504_p6 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_528_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_528_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_541_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_541_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_539_fu_546_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_541_fu_559_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_580_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_580_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_593_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_593_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_598_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_526_fu_630_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_653_fu_622_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_1_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_652_fu_610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_1_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_1_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_1_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_2_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_fu_688_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_fu_618_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_416_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_529_fu_731_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_655_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_3_fu_747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_654_fu_711_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_3_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_2_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_2_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_3_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_4_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_2_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_3_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_5_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_2_fu_789_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_1_fu_719_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_473_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_532_fu_832_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_657_fu_824_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_5_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_656_fu_812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_6_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_4_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_4_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_5_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_7_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_4_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_5_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_8_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_4_fu_890_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_2_fu_820_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_486_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_534_fu_933_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_659_fu_925_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_7_fu_949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_658_fu_913_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_9_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_6_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_6_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_7_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_10_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_6_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_7_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_11_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_6_fu_991_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_3_fu_921_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_528_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_536_fu_1034_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_661_fu_1026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_9_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_660_fu_1014_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_12_fu_1056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_8_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_8_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_9_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_13_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_8_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_9_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_14_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_8_fu_1092_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_4_fu_1022_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_541_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_538_fu_1135_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_664_fu_1127_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_11_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_663_fu_1115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_15_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_10_fu_1163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_10_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_11_fu_1175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_16_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_10_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_11_fu_1187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_17_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_10_fu_1193_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_5_fu_1123_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_580_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_540_fu_1236_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_666_fu_1228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_13_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_665_fu_1216_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_18_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_12_fu_1264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_12_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_13_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_19_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_12_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_13_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_20_fu_1302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_12_fu_1294_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_6_fu_1224_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_593_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_542_fu_1337_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_668_fu_1329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_15_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_667_fu_1317_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_21_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_14_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_14_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln43_15_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_22_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_14_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln43_15_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln43_23_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln43_14_fu_1395_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln43_7_fu_1325_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to11 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sdiv_40ns_24s_40_44_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sdiv_40ns_24s_40_44_1_U4 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_403_p0,
        din1 => grp_fu_403_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_403_p2);

    sdiv_40ns_24s_40_44_1_U5 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_416_p0,
        din1 => grp_fu_416_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_416_p2);

    sdiv_40ns_24s_40_44_1_U6 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_473_p0,
        din1 => grp_fu_473_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_473_p2);

    sdiv_40ns_24s_40_44_1_U7 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_486_p0,
        din1 => grp_fu_486_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_486_p2);

    sdiv_40ns_24s_40_44_1_U8 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_528_p0,
        din1 => grp_fu_528_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_528_p2);

    sdiv_40ns_24s_40_44_1_U9 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_541_p0,
        din1 => grp_fu_541_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_541_p2);

    sdiv_40ns_24s_40_44_1_U10 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_580_p0,
        din1 => grp_fu_580_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_580_p2);

    sdiv_40ns_24s_40_44_1_U11 : component top_kernel_sdiv_40ns_24s_40_44_1
    generic map (
        ID => 1,
        NUM_STAGE => 44,
        din0_WIDTH => 40,
        din1_WIDTH => 24,
        dout_WIDTH => 40)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_593_p0,
        din1 => grp_fu_593_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_593_p2);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    j_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_fu_327_p3 = ap_const_lv1_0))) then 
                    j_1_fu_116 <= add_ln38_fu_375_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_116 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_i421_cast_reg_1436 <= conv_i421_cast_fu_315_p1;
                j_reg_1448 <= ap_sig_allocacmp_j;
                tmp_reg_1455 <= ap_sig_allocacmp_j(6 downto 6);
                    zext_ln43_reg_1553(10 downto 0) <= zext_ln43_fu_604_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lshr_ln_reg_1469 <= j_reg_1448(5 downto 3);
                lshr_ln_reg_1469_pp0_iter10_reg <= lshr_ln_reg_1469_pp0_iter9_reg;
                lshr_ln_reg_1469_pp0_iter1_reg <= lshr_ln_reg_1469;
                lshr_ln_reg_1469_pp0_iter2_reg <= lshr_ln_reg_1469_pp0_iter1_reg;
                lshr_ln_reg_1469_pp0_iter3_reg <= lshr_ln_reg_1469_pp0_iter2_reg;
                lshr_ln_reg_1469_pp0_iter4_reg <= lshr_ln_reg_1469_pp0_iter3_reg;
                lshr_ln_reg_1469_pp0_iter5_reg <= lshr_ln_reg_1469_pp0_iter4_reg;
                lshr_ln_reg_1469_pp0_iter6_reg <= lshr_ln_reg_1469_pp0_iter5_reg;
                lshr_ln_reg_1469_pp0_iter7_reg <= lshr_ln_reg_1469_pp0_iter6_reg;
                lshr_ln_reg_1469_pp0_iter8_reg <= lshr_ln_reg_1469_pp0_iter7_reg;
                lshr_ln_reg_1469_pp0_iter9_reg <= lshr_ln_reg_1469_pp0_iter8_reg;
                tmp_662_reg_1498 <= j_reg_1448(1 downto 1);
            end if;
        end if;
    end process;
    zext_ln43_reg_1553(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to11, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to11 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    A_address0 <= A_address0_local;

    A_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, zext_ln43_1_fu_370_p1, ap_block_pp0_stage1, zext_ln43_3_fu_453_p1, ap_block_pp0_stage2, zext_ln43_5_fu_515_p1, ap_block_pp0_stage3, zext_ln43_7_fu_567_p1)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            A_address0_local <= zext_ln43_7_fu_567_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            A_address0_local <= zext_ln43_5_fu_515_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_address0_local <= zext_ln43_3_fu_453_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_address0_local <= zext_ln43_1_fu_370_p1(14 - 1 downto 0);
        else 
            A_address0_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    A_address1 <= A_address1_local;

    A_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, zext_ln43_9_fu_345_p1, ap_block_pp0_stage0, zext_ln43_2_fu_439_p1, ap_block_pp0_stage1, zext_ln43_4_fu_499_p1, ap_block_pp0_stage2, zext_ln43_6_fu_554_p1, ap_block_pp0_stage3)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            A_address1_local <= zext_ln43_6_fu_554_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            A_address1_local <= zext_ln43_4_fu_499_p1(14 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A_address1_local <= zext_ln43_2_fu_439_p1(14 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_address1_local <= zext_ln43_9_fu_345_p1(14 - 1 downto 0);
        else 
            A_address1_local <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    A_ce0 <= A_ce0_local;

    A_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            A_ce0_local <= ap_const_logic_1;
        else 
            A_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_ce1 <= A_ce1_local;

    A_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_enable_reg_pp0_iter0_reg, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            A_ce1_local <= ap_const_logic_1;
        else 
            A_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln38_fu_375_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv7_8));
    add_ln43_fu_339_p2 <= std_logic_vector(unsigned(zext_ln30) + unsigned(zext_ln43_8_fu_335_p1));
    and_ln43_10_fu_1169_p2 <= (xor_ln43_10_fu_1163_p2 and or_ln43_15_fu_1157_p2);
    and_ln43_11_fu_1187_p2 <= (tmp_663_fu_1115_p3 and or_ln43_16_fu_1181_p2);
    and_ln43_12_fu_1270_p2 <= (xor_ln43_12_fu_1264_p2 and or_ln43_18_fu_1258_p2);
    and_ln43_13_fu_1288_p2 <= (tmp_665_fu_1216_p3 and or_ln43_19_fu_1282_p2);
    and_ln43_14_fu_1371_p2 <= (xor_ln43_14_fu_1365_p2 and or_ln43_21_fu_1359_p2);
    and_ln43_15_fu_1389_p2 <= (tmp_667_fu_1317_p3 and or_ln43_22_fu_1383_p2);
    and_ln43_1_fu_682_p2 <= (tmp_652_fu_610_p3 and or_ln43_1_fu_676_p2);
    and_ln43_2_fu_765_p2 <= (xor_ln43_2_fu_759_p2 and or_ln43_3_fu_753_p2);
    and_ln43_3_fu_783_p2 <= (tmp_654_fu_711_p3 and or_ln43_4_fu_777_p2);
    and_ln43_4_fu_866_p2 <= (xor_ln43_4_fu_860_p2 and or_ln43_6_fu_854_p2);
    and_ln43_5_fu_884_p2 <= (tmp_656_fu_812_p3 and or_ln43_7_fu_878_p2);
    and_ln43_6_fu_967_p2 <= (xor_ln43_6_fu_961_p2 and or_ln43_9_fu_955_p2);
    and_ln43_7_fu_985_p2 <= (tmp_658_fu_913_p3 and or_ln43_10_fu_979_p2);
    and_ln43_8_fu_1068_p2 <= (xor_ln43_8_fu_1062_p2 and or_ln43_12_fu_1056_p2);
    and_ln43_9_fu_1086_p2 <= (tmp_660_fu_1014_p3 and or_ln43_13_fu_1080_p2);
    and_ln43_fu_664_p2 <= (xor_ln43_fu_658_p2 and or_ln43_fu_652_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_enable_reg_pp0_iter0_reg, tmp_reg_1455)
    begin
        if (((tmp_reg_1455 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to11_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to11 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to11 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_enable_reg_pp0_iter0_reg)
    begin
        if (((ap_enable_reg_pp0_iter0_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_1_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j <= j_1_fu_116;
        end if; 
    end process;

        conv_i421_cast_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i421),40));

    grp_fu_403_p0 <= (A_q1 & ap_const_lv16_0);
    grp_fu_403_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_416_p0 <= (A_q0 & ap_const_lv16_0);
    grp_fu_416_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_473_p0 <= (A_q1 & ap_const_lv16_0);
    grp_fu_473_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_486_p0 <= (A_q0 & ap_const_lv16_0);
    grp_fu_486_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_528_p0 <= (A_q1 & ap_const_lv16_0);
    grp_fu_528_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_541_p0 <= (A_q0 & ap_const_lv16_0);
    grp_fu_541_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_580_p0 <= (A_q1 & ap_const_lv16_0);
    grp_fu_580_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    grp_fu_593_p0 <= (A_q0 & ap_const_lv16_0);
    grp_fu_593_p1 <= conv_i421_cast_reg_1436(24 - 1 downto 0);
    icmp_ln43_10_fu_1145_p2 <= "0" when (tmp_538_fu_1135_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_11_fu_1151_p2 <= "0" when (tmp_538_fu_1135_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_12_fu_1246_p2 <= "0" when (tmp_540_fu_1236_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_13_fu_1252_p2 <= "0" when (tmp_540_fu_1236_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_14_fu_1347_p2 <= "0" when (tmp_542_fu_1337_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_15_fu_1353_p2 <= "0" when (tmp_542_fu_1337_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_1_fu_646_p2 <= "0" when (tmp_526_fu_630_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_2_fu_741_p2 <= "0" when (tmp_529_fu_731_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_3_fu_747_p2 <= "0" when (tmp_529_fu_731_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_4_fu_842_p2 <= "0" when (tmp_532_fu_832_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_5_fu_848_p2 <= "0" when (tmp_532_fu_832_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_6_fu_943_p2 <= "0" when (tmp_534_fu_933_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_7_fu_949_p2 <= "0" when (tmp_534_fu_933_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_8_fu_1044_p2 <= "0" when (tmp_536_fu_1034_p4 = ap_const_lv16_FFFF) else "1";
    icmp_ln43_9_fu_1050_p2 <= "0" when (tmp_536_fu_1034_p4 = ap_const_lv16_0) else "1";
    icmp_ln43_fu_640_p2 <= "0" when (tmp_526_fu_630_p4 = ap_const_lv16_FFFF) else "1";
    or_ln43_10_fu_979_p2 <= (xor_ln43_7_fu_973_p2 or icmp_ln43_6_fu_943_p2);
    or_ln43_11_fu_999_p2 <= (and_ln43_7_fu_985_p2 or and_ln43_6_fu_967_p2);
    or_ln43_12_fu_1056_p2 <= (tmp_661_fu_1026_p3 or icmp_ln43_9_fu_1050_p2);
    or_ln43_13_fu_1080_p2 <= (xor_ln43_9_fu_1074_p2 or icmp_ln43_8_fu_1044_p2);
    or_ln43_14_fu_1100_p2 <= (and_ln43_9_fu_1086_p2 or and_ln43_8_fu_1068_p2);
    or_ln43_15_fu_1157_p2 <= (tmp_664_fu_1127_p3 or icmp_ln43_11_fu_1151_p2);
    or_ln43_16_fu_1181_p2 <= (xor_ln43_11_fu_1175_p2 or icmp_ln43_10_fu_1145_p2);
    or_ln43_17_fu_1201_p2 <= (and_ln43_11_fu_1187_p2 or and_ln43_10_fu_1169_p2);
    or_ln43_18_fu_1258_p2 <= (tmp_666_fu_1228_p3 or icmp_ln43_13_fu_1252_p2);
    or_ln43_19_fu_1282_p2 <= (xor_ln43_13_fu_1276_p2 or icmp_ln43_12_fu_1246_p2);
    or_ln43_1_fu_676_p2 <= (xor_ln43_1_fu_670_p2 or icmp_ln43_fu_640_p2);
    or_ln43_20_fu_1302_p2 <= (and_ln43_13_fu_1288_p2 or and_ln43_12_fu_1270_p2);
    or_ln43_21_fu_1359_p2 <= (tmp_668_fu_1329_p3 or icmp_ln43_15_fu_1353_p2);
    or_ln43_22_fu_1383_p2 <= (xor_ln43_15_fu_1377_p2 or icmp_ln43_14_fu_1347_p2);
    or_ln43_23_fu_1403_p2 <= (and_ln43_15_fu_1389_p2 or and_ln43_14_fu_1371_p2);
    or_ln43_2_fu_696_p2 <= (and_ln43_fu_664_p2 or and_ln43_1_fu_682_p2);
    or_ln43_3_fu_753_p2 <= (tmp_655_fu_723_p3 or icmp_ln43_3_fu_747_p2);
    or_ln43_4_fu_777_p2 <= (xor_ln43_3_fu_771_p2 or icmp_ln43_2_fu_741_p2);
    or_ln43_5_fu_797_p2 <= (and_ln43_3_fu_783_p2 or and_ln43_2_fu_765_p2);
    or_ln43_6_fu_854_p2 <= (tmp_657_fu_824_p3 or icmp_ln43_5_fu_848_p2);
    or_ln43_7_fu_878_p2 <= (xor_ln43_5_fu_872_p2 or icmp_ln43_4_fu_842_p2);
    or_ln43_8_fu_898_p2 <= (and_ln43_5_fu_884_p2 or and_ln43_4_fu_866_p2);
    or_ln43_9_fu_955_p2 <= (tmp_659_fu_925_p3 or icmp_ln43_7_fu_949_p2);
    or_ln43_fu_652_p2 <= (tmp_653_fu_622_p3 or icmp_ln43_1_fu_646_p2);
    select_ln43_10_fu_1193_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_10_fu_1169_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_11_fu_1207_p3 <= 
        select_ln43_10_fu_1193_p3 when (or_ln43_17_fu_1201_p2(0) = '1') else 
        trunc_ln43_5_fu_1123_p1;
    select_ln43_12_fu_1294_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_12_fu_1270_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_13_fu_1308_p3 <= 
        select_ln43_12_fu_1294_p3 when (or_ln43_20_fu_1302_p2(0) = '1') else 
        trunc_ln43_6_fu_1224_p1;
    select_ln43_14_fu_1395_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_14_fu_1371_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_15_fu_1409_p3 <= 
        select_ln43_14_fu_1395_p3 when (or_ln43_23_fu_1403_p2(0) = '1') else 
        trunc_ln43_7_fu_1325_p1;
    select_ln43_1_fu_702_p3 <= 
        select_ln43_fu_688_p3 when (or_ln43_2_fu_696_p2(0) = '1') else 
        trunc_ln43_fu_618_p1;
    select_ln43_2_fu_789_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_2_fu_765_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_3_fu_803_p3 <= 
        select_ln43_2_fu_789_p3 when (or_ln43_5_fu_797_p2(0) = '1') else 
        trunc_ln43_1_fu_719_p1;
    select_ln43_4_fu_890_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_4_fu_866_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_5_fu_904_p3 <= 
        select_ln43_4_fu_890_p3 when (or_ln43_8_fu_898_p2(0) = '1') else 
        trunc_ln43_2_fu_820_p1;
    select_ln43_6_fu_991_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_6_fu_967_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_7_fu_1005_p3 <= 
        select_ln43_6_fu_991_p3 when (or_ln43_11_fu_999_p2(0) = '1') else 
        trunc_ln43_3_fu_921_p1;
    select_ln43_8_fu_1092_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_8_fu_1068_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln43_9_fu_1106_p3 <= 
        select_ln43_8_fu_1092_p3 when (or_ln43_14_fu_1100_p2(0) = '1') else 
        trunc_ln43_4_fu_1022_p1;
    select_ln43_fu_688_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln43_fu_664_p2(0) = '1') else 
        ap_const_lv24_800000;
    tmp_526_fu_630_p4 <= grp_fu_403_p2(39 downto 24);
    tmp_527_fu_350_p4 <= ap_sig_allocacmp_j(5 downto 1);
    tmp_528_fu_360_p4 <= ((i & tmp_527_fu_350_p4) & ap_const_lv1_1);
    tmp_529_fu_731_p4 <= grp_fu_416_p2(39 downto 24);
    tmp_530_fu_421_p4 <= j_reg_1448(5 downto 2);
    tmp_531_fu_430_p4 <= ((i & tmp_530_fu_421_p4) & ap_const_lv2_2);
    tmp_532_fu_832_p4 <= grp_fu_473_p2(39 downto 24);
    tmp_533_fu_444_p4 <= ((i & tmp_530_fu_421_p4) & ap_const_lv2_3);
    tmp_534_fu_933_p4 <= grp_fu_486_p2(39 downto 24);
    tmp_535_fu_491_p4 <= ((i & lshr_ln_reg_1469) & ap_const_lv3_4);
    tmp_536_fu_1034_p4 <= grp_fu_528_p2(39 downto 24);
    tmp_537_fu_504_p6 <= ((((i & lshr_ln_reg_1469) & ap_const_lv1_1) & tmp_662_reg_1498) & ap_const_lv1_1);
    tmp_538_fu_1135_p4 <= grp_fu_541_p2(39 downto 24);
    tmp_539_fu_546_p4 <= ((i & lshr_ln_reg_1469) & ap_const_lv3_6);
    tmp_540_fu_1236_p4 <= grp_fu_580_p2(39 downto 24);
    tmp_541_fu_559_p4 <= ((i & lshr_ln_reg_1469) & ap_const_lv3_7);
    tmp_542_fu_1337_p4 <= grp_fu_593_p2(39 downto 24);
    tmp_652_fu_610_p3 <= grp_fu_403_p2(39 downto 39);
    tmp_653_fu_622_p3 <= grp_fu_403_p2(23 downto 23);
    tmp_654_fu_711_p3 <= grp_fu_416_p2(39 downto 39);
    tmp_655_fu_723_p3 <= grp_fu_416_p2(23 downto 23);
    tmp_656_fu_812_p3 <= grp_fu_473_p2(39 downto 39);
    tmp_657_fu_824_p3 <= grp_fu_473_p2(23 downto 23);
    tmp_658_fu_913_p3 <= grp_fu_486_p2(39 downto 39);
    tmp_659_fu_925_p3 <= grp_fu_486_p2(23 downto 23);
    tmp_660_fu_1014_p3 <= grp_fu_528_p2(39 downto 39);
    tmp_661_fu_1026_p3 <= grp_fu_528_p2(23 downto 23);
    tmp_663_fu_1115_p3 <= grp_fu_541_p2(39 downto 39);
    tmp_664_fu_1127_p3 <= grp_fu_541_p2(23 downto 23);
    tmp_665_fu_1216_p3 <= grp_fu_580_p2(39 downto 39);
    tmp_666_fu_1228_p3 <= grp_fu_580_p2(23 downto 23);
    tmp_667_fu_1317_p3 <= grp_fu_593_p2(39 downto 39);
    tmp_668_fu_1329_p3 <= grp_fu_593_p2(23 downto 23);
    tmp_fu_327_p3 <= ap_sig_allocacmp_j(6 downto 6);
    tmp_s_fu_598_p3 <= (i & lshr_ln_reg_1469_pp0_iter10_reg);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0 <= select_ln43_13_fu_1308_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0 <= select_ln43_11_fu_1207_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0 <= select_ln43_9_fu_1106_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0 <= select_ln43_7_fu_1005_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0 <= select_ln43_5_fu_904_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 <= zext_ln43_fu_604_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0 <= select_ln43_3_fu_803_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 <= zext_ln43_fu_604_p1(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0 <= select_ln43_1_fu_702_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 <= zext_ln43_reg_1553(11 - 1 downto 0);
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0 <= select_ln43_15_fu_1409_p3;
    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local;

    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local <= ap_const_logic_1;
        else 
            top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln43_1_fu_719_p1 <= grp_fu_416_p2(24 - 1 downto 0);
    trunc_ln43_2_fu_820_p1 <= grp_fu_473_p2(24 - 1 downto 0);
    trunc_ln43_3_fu_921_p1 <= grp_fu_486_p2(24 - 1 downto 0);
    trunc_ln43_4_fu_1022_p1 <= grp_fu_528_p2(24 - 1 downto 0);
    trunc_ln43_5_fu_1123_p1 <= grp_fu_541_p2(24 - 1 downto 0);
    trunc_ln43_6_fu_1224_p1 <= grp_fu_580_p2(24 - 1 downto 0);
    trunc_ln43_7_fu_1325_p1 <= grp_fu_593_p2(24 - 1 downto 0);
    trunc_ln43_fu_618_p1 <= grp_fu_403_p2(24 - 1 downto 0);
    xor_ln43_10_fu_1163_p2 <= (tmp_663_fu_1115_p3 xor ap_const_lv1_1);
    xor_ln43_11_fu_1175_p2 <= (tmp_664_fu_1127_p3 xor ap_const_lv1_1);
    xor_ln43_12_fu_1264_p2 <= (tmp_665_fu_1216_p3 xor ap_const_lv1_1);
    xor_ln43_13_fu_1276_p2 <= (tmp_666_fu_1228_p3 xor ap_const_lv1_1);
    xor_ln43_14_fu_1365_p2 <= (tmp_667_fu_1317_p3 xor ap_const_lv1_1);
    xor_ln43_15_fu_1377_p2 <= (tmp_668_fu_1329_p3 xor ap_const_lv1_1);
    xor_ln43_1_fu_670_p2 <= (tmp_653_fu_622_p3 xor ap_const_lv1_1);
    xor_ln43_2_fu_759_p2 <= (tmp_654_fu_711_p3 xor ap_const_lv1_1);
    xor_ln43_3_fu_771_p2 <= (tmp_655_fu_723_p3 xor ap_const_lv1_1);
    xor_ln43_4_fu_860_p2 <= (tmp_656_fu_812_p3 xor ap_const_lv1_1);
    xor_ln43_5_fu_872_p2 <= (tmp_657_fu_824_p3 xor ap_const_lv1_1);
    xor_ln43_6_fu_961_p2 <= (tmp_658_fu_913_p3 xor ap_const_lv1_1);
    xor_ln43_7_fu_973_p2 <= (tmp_659_fu_925_p3 xor ap_const_lv1_1);
    xor_ln43_8_fu_1062_p2 <= (tmp_660_fu_1014_p3 xor ap_const_lv1_1);
    xor_ln43_9_fu_1074_p2 <= (tmp_661_fu_1026_p3 xor ap_const_lv1_1);
    xor_ln43_fu_658_p2 <= (tmp_652_fu_610_p3 xor ap_const_lv1_1);
    zext_ln43_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_528_fu_360_p4),64));
    zext_ln43_2_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_531_fu_430_p4),64));
    zext_ln43_3_fu_453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_533_fu_444_p4),64));
    zext_ln43_4_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_535_fu_491_p4),64));
    zext_ln43_5_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_537_fu_504_p6),64));
    zext_ln43_6_fu_554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_539_fu_546_p4),64));
    zext_ln43_7_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_541_fu_559_p4),64));
    zext_ln43_8_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j),14));
    zext_ln43_9_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_fu_339_p2),64));
    zext_ln43_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_598_p3),64));
end behav;
