// Seed: 3478169240
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wor id_2,
    output supply1 id_3,
    output tri1 id_4
);
  assign id_2 = 1;
  id_6(
      .id_0(id_2), .id_1((1'b0)), .id_2(id_2), .id_3(1'b0 + 1 + 1 + id_1)
  );
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1
    , id_13,
    inout wor id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    input wand id_8,
    output wor id_9,
    input tri id_10,
    input tri0 id_11
);
  wire id_14;
  wire id_15;
  always
    assume (id_11)
    else id_0 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_9,
      id_3,
      id_9
  );
  assign modCall_1.type_3 = 0;
endmodule
