
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.10000000000000000000;
2.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_8_8_12_0";
mvm_8_8_12_0
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_8_8_12_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_8_8_12_0' with
	the parameters "8,8,12,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k8_p8_b12_g0 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k8_p8_b12_g0' with
	the parameters "3,7". (HDL-193)

Inferred memory devices in process
	in routine increaser_b3_TOP7 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k8_p8_b12_g0' with
	the parameters "1,8,12,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col8_b12_g0 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b12_g0' with
	the parameters "12,8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col8_b12_g0' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col8_b12_g0' with
	the parameters "12,0". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g0 line 29 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE8' with
	the parameters "12,8,3". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE8_LOGSIZE3 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b12_SIZE8_LOGSIZE3/105 |   8    |   12    |      3       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 317 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b3_TOP7_0'
  Processing 'memory_b12_SIZE8_LOGSIZE3_0'
  Processing 'seqMemory_b12_SIZE8_0'
  Processing 'singlepath_n_row1_n_col8_b12_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k8_p8_b12_g0'
  Processing 'mvm_8_8_12_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g0_1_DW01_add_0'
  Processing 'mac_b12_g0_2_DW01_add_0'
  Processing 'mac_b12_g0_3_DW01_add_0'
  Processing 'mac_b12_g0_4_DW01_add_0'
  Processing 'mac_b12_g0_5_DW01_add_0'
  Processing 'mac_b12_g0_6_DW01_add_0'
  Processing 'mac_b12_g0_7_DW01_add_0'
  Processing 'mac_b12_g0_0_DW01_add_0'
  Mapping 'mac_b12_g0_1_DW_mult_tc_0'
  Mapping 'mac_b12_g0_2_DW_mult_tc_0'
  Mapping 'mac_b12_g0_3_DW_mult_tc_0'
  Mapping 'mac_b12_g0_4_DW_mult_tc_0'
  Mapping 'mac_b12_g0_5_DW_mult_tc_0'
  Mapping 'mac_b12_g0_6_DW_mult_tc_0'
  Mapping 'mac_b12_g0_7_DW_mult_tc_0'
  Mapping 'mac_b12_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   28461.5      0.94      80.2     413.0                          
    0:00:05   28461.5      0.94      80.2     413.0                          
    0:00:09   28924.8      0.65      41.9       0.0                          
    0:00:09   28916.1      0.65      41.9       0.0                          
    0:00:09   28916.1      0.65      41.9       0.0                          
    0:00:09   28915.5      0.65      41.9       0.0                          
    0:00:09   28915.5      0.65      41.9       0.0                          
    0:00:11   25844.3      1.07      49.0       0.0                          
    0:00:11   25836.8      0.65      40.6       0.0                          
    0:00:12   25836.8      0.65      40.6       0.0                          
    0:00:12   25835.2      0.65      40.5       0.0                          
    0:00:12   25835.2      0.65      40.5       0.0                          
    0:00:12   25831.5      0.65      39.9       0.0                          
    0:00:12   25830.7      0.65      39.6       0.0                          
    0:00:12   25832.6      0.64      39.5       0.0                          
    0:00:13   25832.3      0.64      39.0       0.0                          
    0:00:13   25833.7      0.63      38.7       0.0                          
    0:00:13   25838.2      0.62      38.5       0.0                          
    0:00:13   25582.5      0.62      38.5       0.0                          
    0:00:13   25582.5      0.62      38.5       0.0                          
    0:00:13   25582.5      0.62      38.5       0.0                          
    0:00:13   25582.5      0.62      38.5       0.0                          
    0:00:13   25582.5      0.62      38.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13   25582.5      0.62      38.5       0.0                          
    0:00:13   25607.3      0.57      38.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:13   25632.0      0.57      37.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:13   25656.2      0.56      37.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:13   25675.4      0.56      36.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:13   25692.4      0.55      36.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:13   25705.7      0.54      36.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25730.7      0.54      35.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25747.7      0.53      35.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25766.4      0.53      34.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25793.0      0.52      34.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25807.9      0.52      34.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25833.4      0.52      33.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25861.6      0.51      33.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25888.2      0.51      32.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25910.5      0.50      31.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25933.9      0.50      31.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25962.9      0.49      30.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25976.0      0.49      30.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   25999.9      0.48      29.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   26024.1      0.48      29.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:14   26038.7      0.48      28.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26047.8      0.47      28.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26062.1      0.47      28.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26083.2      0.47      28.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26098.1      0.46      27.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26112.7      0.46      27.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26116.4      0.45      27.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26133.2      0.45      26.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26141.4      0.45      26.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26161.4      0.45      26.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26171.2      0.44      26.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26188.8      0.44      26.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26205.3      0.44      25.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:15   26208.2      0.44      25.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:15   26221.2      0.43      25.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26235.6      0.43      24.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26248.3      0.42      24.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26260.3      0.42      24.5      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26262.7      0.42      24.4      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26274.9      0.41      24.0      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26280.5      0.41      23.9      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26294.9      0.41      23.7      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26305.8      0.41      23.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26314.6      0.40      23.2      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26319.4      0.40      23.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26334.5      0.40      22.7      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26350.0      0.40      22.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26369.6      0.39      22.5      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:16   26371.5      0.39      22.4      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26387.5      0.39      22.2      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26399.2      0.39      21.9      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26405.0      0.38      21.9      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26413.0      0.38      21.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26422.6      0.38      21.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26425.2      0.38      21.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26439.6      0.38      21.4      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26444.9      0.37      21.2      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26460.3      0.37      21.0      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26475.2      0.37      20.8      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26490.4      0.37      20.6      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26500.8      0.37      20.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:17   26508.2      0.37      20.5      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26527.1      0.36      20.1      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26533.8      0.36      19.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26545.2      0.36      19.6      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26558.8      0.36      19.5      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26581.4      0.35      19.3      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26589.9      0.35      19.1      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26595.5      0.35      19.0      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26600.0      0.35      18.8      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26610.1      0.35      18.7      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26614.6      0.35      18.6      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26623.1      0.34      18.5      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26640.7      0.34      18.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26641.0      0.34      18.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26642.3      0.34      18.0      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:18   26654.8      0.34      17.8      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26655.6      0.34      17.8      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26663.8      0.33      17.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26667.0      0.33      17.4      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26673.1      0.33      17.3      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26675.5      0.33      17.2      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26678.5      0.33      17.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26680.3      0.32      17.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26682.7      0.32      17.1      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26687.2      0.32      17.0      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26691.8      0.32      16.9      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26692.0      0.32      16.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:19   26693.1      0.32      16.6      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26693.1      0.32      16.6      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26693.6      0.31      16.6      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26696.6      0.31      16.6      48.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26706.4      0.31      16.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:19   26706.4      0.31      16.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26717.3      0.31      16.4      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26733.5      0.31      16.3      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:20   26740.7      0.31      16.3      72.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:20   26744.7      0.31      16.2      72.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26758.5      0.31      16.1      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:20   26763.3      0.31      15.9      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26770.0      0.31      15.7      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26779.5      0.31      15.6      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26788.3      0.31      15.5      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26798.7      0.30      15.4      96.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26801.9      0.30      15.3      96.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26801.6      0.30      15.2      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26806.7      0.30      15.2      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26816.3      0.30      15.2     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26818.4      0.30      15.1     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:20   26820.5      0.29      15.1     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26821.8      0.29      15.0     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26822.6      0.29      14.9     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26825.3      0.29      14.8     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26825.0      0.29      14.8     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26830.1      0.29      14.7     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26838.3      0.29      14.6     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:21   26843.7      0.29      14.6     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26850.8      0.29      14.5     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26854.6      0.29      14.4     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26860.7      0.29      14.4     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26870.8      0.29      14.2     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26871.6      0.28      14.2     121.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:21   26880.4      0.28      14.1     145.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26881.2      0.28      14.0     145.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26882.8      0.28      13.9     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:21   26884.6      0.28      13.9     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26895.5      0.28      13.8     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26901.9      0.28      13.6     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26901.9      0.28      13.6     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:22   26906.2      0.28      13.5     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26912.3      0.28      13.5     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26915.2      0.27      13.4     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26918.4      0.27      13.4     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26918.4      0.27      13.4     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26921.9      0.27      13.3     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26932.5      0.27      13.2     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26935.2      0.27      13.1     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:22   26935.2      0.27      13.1     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26944.2      0.27      12.9     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26945.3      0.26      12.9     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:22   26950.9      0.26      12.8     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:22   26954.0      0.26      12.8     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:23   26958.0      0.26      12.6     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26958.0      0.26      12.6     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26962.8      0.26      12.5     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26964.2      0.26      12.5     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26971.6      0.26      12.3     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26971.6      0.26      12.3     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26978.3      0.26      12.1     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:23   26983.0      0.25      12.1     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26983.6      0.25      12.0     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26982.8      0.25      12.0     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26985.7      0.25      12.0     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:23   26987.8      0.25      11.9     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   26998.5      0.25      11.9     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   26999.0      0.25      11.9     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   26999.8      0.25      11.9     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27001.7      0.25      11.7     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27001.4      0.25      11.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27001.9      0.25      11.7     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27002.2      0.25      11.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27002.7      0.25      11.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27006.7      0.25      11.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27006.4      0.25      11.7     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27014.2      0.25      11.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27014.7      0.24      11.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:24   27020.5      0.24      11.6     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:24   27026.7      0.24      11.5     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:24   27029.9      0.24      11.4     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27029.9      0.24      11.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27029.9      0.24      11.4     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:25   27032.0      0.24      11.4     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27037.6      0.24      11.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27043.7      0.24      11.3     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27043.7      0.24      11.3     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27052.7      0.24      11.2     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27059.6      0.24      11.0     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27060.4      0.24      10.9     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27063.1      0.24      10.9     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27065.2      0.23      10.8     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:25   27066.0      0.23      10.8     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27066.3      0.23      10.8     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27066.6      0.23      10.8     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27070.0      0.23      10.8     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27073.5      0.23      10.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27072.9      0.23      10.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27072.9      0.23      10.7     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27076.7      0.23      10.6     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27085.7      0.23      10.6     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27096.4      0.23      10.5     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:26   27097.2      0.23      10.5     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27097.4      0.23      10.5     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:26   27097.4      0.23      10.5     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27098.7      0.23      10.5     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27104.9      0.23      10.4     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27108.3      0.22      10.3     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27107.8      0.22      10.3     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27111.5      0.22      10.3     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27112.0      0.22      10.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27111.8      0.22      10.2     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27113.6      0.22      10.2     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27113.6      0.22      10.2     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27116.6      0.22      10.1     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27116.6      0.22      10.1     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27125.1      0.22      10.0     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27125.1      0.22      10.0     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27126.1      0.22      10.0     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:27   27126.4      0.22      10.0     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27126.7      0.22       9.9     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27128.5      0.22       9.9     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27128.3      0.22       9.9     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27128.3      0.22       9.9     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27134.7      0.22       9.9     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27137.6      0.22       9.8     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27137.6      0.22       9.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27144.2      0.22       9.7     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27145.3      0.22       9.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:28   27151.2      0.22       9.7     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27151.9      0.21       9.7     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27151.9      0.21       9.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27153.0      0.21       9.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27153.0      0.21       9.7     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:28   27153.8      0.21       9.7     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27163.7      0.21       9.6     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27165.5      0.21       9.6     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27166.3      0.21       9.6     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27174.6      0.21       9.6     266.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27184.4      0.21       9.6     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27190.0      0.21       9.5     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27190.0      0.21       9.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27190.5      0.21       9.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27190.3      0.21       9.4     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27189.7      0.21       9.4     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:29   27194.5      0.21       9.4     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27198.8      0.21       9.3     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:30   27200.4      0.21       9.3     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27201.2      0.21       9.3     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27208.9      0.21       9.2     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27214.7      0.20       9.1     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27219.8      0.20       9.1     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27225.1      0.20       9.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27230.7      0.20       8.9     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27234.4      0.20       8.9     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27237.3      0.20       8.9     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27244.0      0.20       8.9     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:30   27244.8      0.20       8.9     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:31   27246.6      0.20       8.9     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27250.9      0.20       8.8     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27253.3      0.20       8.8     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27262.3      0.19       8.7     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27271.6      0.19       8.5     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27274.8      0.19       8.5     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27279.4      0.19       8.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27283.9      0.19       8.4     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27286.5      0.19       8.4     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27292.4      0.19       8.4     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27297.7      0.19       8.3     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27299.3      0.19       8.3     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27302.0      0.19       8.3     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27310.2      0.19       8.2     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27320.9      0.19       8.1     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:31   27333.4      0.18       8.0     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27334.4      0.18       8.0     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27341.9      0.18       7.9     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27344.3      0.18       7.8     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27345.6      0.18       7.8     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27348.8      0.18       7.8     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27353.0      0.18       7.7     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:32   27358.4      0.18       7.7     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27362.9      0.18       7.6     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27368.5      0.18       7.5     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27373.0      0.18       7.5     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27375.4      0.17       7.4     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27378.6      0.17       7.4     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27381.2      0.17       7.3     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27383.6      0.17       7.3     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27384.4      0.17       7.3     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27389.8      0.17       7.2     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:32   27396.1      0.17       7.1     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27402.3      0.17       7.1     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27407.3      0.17       7.0     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27409.7      0.17       7.0     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27412.6      0.17       7.0     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27414.2      0.17       6.9     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27417.7      0.16       6.9     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27420.3      0.16       6.8     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27424.9      0.16       6.8     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27428.3      0.16       6.8     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27431.8      0.16       6.7     290.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27440.3      0.16       6.6     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27446.7      0.16       6.6     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27449.6      0.16       6.5     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27454.1      0.16       6.5     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27457.3      0.16       6.5     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27461.0      0.16       6.5     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27461.8      0.16       6.5     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:33   27463.4      0.16       6.4     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27468.5      0.16       6.4     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27472.2      0.16       6.3     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27477.0      0.15       6.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27482.6      0.15       6.3     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27486.0      0.15       6.2     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27489.0      0.15       6.2     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27490.3      0.15       6.2     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27494.8      0.15       6.1     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27497.5      0.15       6.1     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27499.9      0.15       6.1     290.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27500.9      0.15       6.1     290.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27502.5      0.15       6.1     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27502.5      0.15       6.1     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27503.3      0.15       6.1     290.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27504.9      0.15       6.0     290.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:34   27506.5      0.15       6.0     290.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:35   27508.9      0.15       6.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:35   27508.9      0.15       6.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:35   27510.3      0.15       6.0     290.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:35   27509.5      0.15       6.0     290.6                          
    0:00:36   27410.0      0.15       6.0     290.6                          
    0:00:36   27410.0      0.15       6.0     290.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36   27410.0      0.15       6.0     290.6                          
    0:00:36   27311.0      0.15       6.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   27311.0      0.15       5.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   27311.0      0.15       5.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:36   27312.6      0.15       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27312.3      0.15       5.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27312.6      0.15       5.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27312.6      0.15       5.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27312.6      0.15       5.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27317.9      0.15       5.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27317.9      0.15       5.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27317.9      0.15       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27317.9      0.15       5.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27316.9      0.15       5.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27316.9      0.15       5.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27317.7      0.15       5.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27316.9      0.15       5.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:37   27316.9      0.15       5.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27318.2      0.15       5.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27323.8      0.15       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27323.8      0.15       5.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27323.8      0.15       5.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27327.0      0.15       5.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27327.0      0.15       5.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27327.0      0.15       5.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27327.8      0.15       5.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27328.6      0.15       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27328.3      0.15       5.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27328.3      0.15       5.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:38   27329.1      0.15       5.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27329.1      0.15       5.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27329.1      0.15       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27329.6      0.14       5.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27330.4      0.14       5.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27338.4      0.14       5.7      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27339.2      0.14       5.7      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27339.2      0.14       5.7      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27339.2      0.14       5.7      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:39   27340.0      0.14       5.7      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27332.6      0.14       5.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27333.4      0.14       5.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27335.8      0.14       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27337.1      0.14       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27337.9      0.14       5.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27340.5      0.14       5.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27341.3      0.14       5.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27344.5      0.14       5.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:40   27348.0      0.14       5.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27349.1      0.14       5.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27352.5      0.14       5.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27353.0      0.14       5.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27353.6      0.14       5.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27353.6      0.14       5.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27354.4      0.14       5.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27357.0      0.14       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27358.6      0.14       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27360.8      0.14       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27363.2      0.14       5.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27363.2      0.14       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27365.8      0.14       5.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27368.2      0.14       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27368.5      0.14       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27370.1      0.14       5.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27369.8      0.14       5.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:41   27370.6      0.14       5.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27371.9      0.14       5.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27371.9      0.14       5.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27371.9      0.14       5.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27370.6      0.14       5.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27371.4      0.14       5.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27373.0      0.14       5.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27373.0      0.14       5.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27372.2      0.14       5.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27372.2      0.14       5.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:42   27373.0      0.14       5.3       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:42   27373.0      0.14       5.3       0.0                          
    0:00:42   27373.0      0.14       5.3       0.0                          
    0:00:43   27316.3      0.14       5.3       0.0                          
    0:00:43   27297.7      0.14       5.3       0.0                          
    0:00:43   27289.2      0.14       5.3       0.0                          
    0:00:43   27278.6      0.14       5.3       0.0                          
    0:00:43   27274.3      0.14       5.3       0.0                          
    0:00:43   27274.3      0.14       5.3       0.0                          
    0:00:43   27274.3      0.14       5.3       0.0                          
    0:00:43   27238.9      0.14       5.4       0.0                          
    0:00:44   27238.9      0.14       5.4       0.0                          
    0:00:44   27238.9      0.14       5.4       0.0                          
    0:00:44   27238.9      0.14       5.4       0.0                          
    0:00:44   27238.9      0.14       5.4       0.0                          
    0:00:44   27238.9      0.14       5.4       0.0                          
    0:00:44   27244.8      0.14       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:44   27249.0      0.14       5.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   27250.1      0.14       5.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:44   27250.6      0.14       5.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:45   27250.4      0.14       5.3       0.0                          
    0:00:45   27244.0      0.14       5.3       0.0                          
    0:00:45   27212.1      0.14       5.3       0.0                          
    0:00:45   27195.3      0.14       5.3       0.0                          
    0:00:45   27182.5      0.14       5.2       0.0                          
    0:00:45   27167.4      0.14       5.2       0.0                          
    0:00:46   27115.5      0.14       5.2       0.0                          
    0:00:46   27105.7      0.14       5.2       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27093.4      0.14       5.3       0.0                          
    0:00:47   27104.6      0.14       5.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   27105.7      0.14       5.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:47   27106.2      0.14       5.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27105.4      0.14       5.1       0.0                          
    0:00:48   27107.8      0.14       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27108.6      0.14       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27108.6      0.14       5.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27110.5      0.14       5.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:48   27112.6      0.14       5.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27112.6      0.14       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27112.6      0.14       5.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:48   27112.6      0.14       5.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27114.2      0.14       5.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27115.8      0.14       5.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27119.8      0.13       5.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27119.0      0.13       5.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27121.1      0.13       5.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27122.7      0.13       5.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27124.0      0.13       5.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27126.7      0.13       5.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27126.7      0.13       5.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27126.7      0.13       5.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27127.2      0.13       5.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:49   27127.5      0.13       5.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][22]/D
    0:00:49   27129.1      0.13       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   27130.1      0.13       5.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   27130.9      0.13       5.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:00:50   27132.5      0.13       5.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_8_8_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 2838 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_8_8_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 11:42:59 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_8_8_12_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              13739.166027
Buf/Inv area:                     1013.991993
Noncombinational area:           13393.365544
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 27132.531570
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_8_8_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 11:43:00 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_8_8_12_0           5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   7.4160 mW   (89%)
  Net Switching Power  = 958.1594 uW   (11%)
                         ---------
Total Dynamic Power    =   8.3741 mW  (100%)

Cell Leakage Power     = 567.4515 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.9148e+03          206.2794        2.2373e+05        7.3448e+03  (  82.14%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    501.2044          751.8791        3.4373e+05        1.5968e+03  (  17.86%)
--------------------------------------------------------------------------------------------------
Total          7.4160e+03 uW       958.1584 uW     5.6745e+05 nW     8.9416e+03 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_8_8_12_0
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 11:43:00 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_8_8_12_0       5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)     0.13       0.22 f
  path/path/Mat_a_Mem/Mem/data_out[1] (memory_b12_SIZE8_LOGSIZE3_0)
                                                          0.00       0.22 f
  path/path/Mat_a_Mem/data_out[1] (seqMemory_b12_SIZE8_0)
                                                          0.00       0.22 f
  path/path/path/in0[1] (mac_b12_g0_0)                    0.00       0.22 f
  path/path/path/mult_21/a[1] (mac_b12_g0_0_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/path/path/mult_21/U704/ZN (NAND2_X1)               0.04       0.25 r
  path/path/path/mult_21/U363/Z (BUF_X1)                  0.04       0.29 r
  path/path/path/mult_21/U703/ZN (OAI21_X1)               0.04       0.33 f
  path/path/path/mult_21/U25/CO (HA_X1)                   0.06       0.38 f
  path/path/path/mult_21/U24/CO (FA_X1)                   0.09       0.47 f
  path/path/path/mult_21/U23/CO (FA_X1)                   0.10       0.57 f
  path/path/path/mult_21/U435/ZN (NAND2_X1)               0.04       0.61 r
  path/path/path/mult_21/U423/ZN (NAND3_X1)               0.04       0.65 f
  path/path/path/mult_21/U444/ZN (NAND2_X1)               0.04       0.68 r
  path/path/path/mult_21/U445/ZN (NAND3_X1)               0.04       0.72 f
  path/path/path/mult_21/U448/ZN (NAND2_X1)               0.04       0.76 r
  path/path/path/mult_21/U431/ZN (NAND3_X1)               0.04       0.79 f
  path/path/path/mult_21/U480/ZN (NAND2_X1)               0.03       0.83 r
  path/path/path/mult_21/U482/ZN (NAND3_X1)               0.04       0.87 f
  path/path/path/mult_21/U493/ZN (NAND2_X1)               0.04       0.90 r
  path/path/path/mult_21/U495/ZN (NAND3_X1)               0.04       0.94 f
  path/path/path/mult_21/U498/ZN (NAND2_X1)               0.04       0.97 r
  path/path/path/mult_21/U497/ZN (NAND3_X1)               0.04       1.01 f
  path/path/path/mult_21/U502/ZN (NAND2_X1)               0.04       1.05 r
  path/path/path/mult_21/U457/ZN (NAND3_X1)               0.04       1.08 f
  path/path/path/mult_21/U506/ZN (NAND2_X1)               0.03       1.12 r
  path/path/path/mult_21/U483/ZN (NAND3_X1)               0.04       1.15 f
  path/path/path/mult_21/U489/ZN (NAND2_X1)               0.04       1.19 r
  path/path/path/mult_21/U361/ZN (NAND3_X1)               0.04       1.23 f
  path/path/path/mult_21/U420/ZN (NAND2_X1)               0.04       1.27 r
  path/path/path/mult_21/U422/ZN (NAND3_X1)               0.04       1.31 f
  path/path/path/mult_21/U513/ZN (NAND2_X1)               0.04       1.34 r
  path/path/path/mult_21/U515/ZN (NAND3_X1)               0.04       1.38 f
  path/path/path/mult_21/U519/ZN (NAND2_X1)               0.04       1.42 r
  path/path/path/mult_21/U401/ZN (NAND3_X1)               0.04       1.46 f
  path/path/path/mult_21/U523/ZN (NAND2_X1)               0.04       1.49 r
  path/path/path/mult_21/U525/ZN (NAND3_X1)               0.04       1.53 f
  path/path/path/mult_21/U470/ZN (NAND2_X1)               0.04       1.57 r
  path/path/path/mult_21/U472/ZN (NAND3_X1)               0.04       1.61 f
  path/path/path/mult_21/U477/ZN (NAND2_X1)               0.04       1.65 r
  path/path/path/mult_21/U478/ZN (NAND3_X1)               0.04       1.69 f
  path/path/path/mult_21/U414/ZN (NAND2_X1)               0.04       1.72 r
  path/path/path/mult_21/U416/ZN (NAND3_X1)               0.04       1.76 f
  path/path/path/mult_21/U462/ZN (NAND2_X1)               0.04       1.80 r
  path/path/path/mult_21/U429/ZN (NAND3_X1)               0.04       1.84 f
  path/path/path/mult_21/U453/ZN (NAND2_X1)               0.03       1.87 r
  path/path/path/mult_21/U400/ZN (NAND3_X1)               0.04       1.91 f
  path/path/path/mult_21/U426/ZN (NAND2_X1)               0.03       1.94 r
  path/path/path/mult_21/U398/ZN (AND3_X1)                0.05       1.99 r
  path/path/path/mult_21/product[23] (mac_b12_g0_0_DW_mult_tc_0)
                                                          0.00       1.99 r
  path/path/path/add_27/A[23] (mac_b12_g0_0_DW01_add_0)
                                                          0.00       1.99 r
  path/path/path/add_27/U64/ZN (XNOR2_X1)                 0.06       2.05 r
  path/path/path/add_27/U131/ZN (XNOR2_X1)                0.06       2.12 r
  path/path/path/add_27/SUM[23] (mac_b12_g0_0_DW01_add_0)
                                                          0.00       2.12 r
  path/path/path/out[23] (mac_b12_g0_0)                   0.00       2.12 r
  path/path/genblk1.Vec_y_Mem/data_in[23] (seqMemory_b24_SIZE1_0)
                                                          0.00       2.12 r
  path/path/genblk1.Vec_y_Mem/Mem/data_in[23] (memory_b24_SIZE1_LOGSIZE1_0)
                                                          0.00       2.12 r
  path/path/genblk1.Vec_y_Mem/Mem/U103/ZN (INV_X1)        0.02       2.14 f
  path/path/genblk1.Vec_y_Mem/Mem/U104/ZN (OAI22_X1)      0.05       2.19 r
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D (DFF_X1)
                                                          0.01       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   2.10       2.10
  clock network delay (ideal)                             0.00       2.10
  path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/CK (DFF_X1)
                                                          0.00       2.10 r
  library setup time                                     -0.04       2.06
  data required time                                                 2.06
  --------------------------------------------------------------------------
  data required time                                                 2.06
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 7 nets to module multipath_k8_p8_b12_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
