--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! graph_unit/N50                    SLICE_X20Y19.X    SLICE_X19Y21.G1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 561503 paths analyzed, 1479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.939ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/respawn_timer_reg_1 (SLICE_X15Y28.CE), 9373 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.939ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     19.939ns (8.076ns logic, 11.863ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.912ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y19.G4      net (fanout=2)        0.093   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y19.Y       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001144
    SLICE_X20Y19.F3      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001144/O
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     19.912ns (8.076ns logic, 11.836ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.372ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X12Y43.G2      net (fanout=49)       2.726   vga_sync_unit/v_count_reg<2>
    SLICE_X12Y43.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y43.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y43.X       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X9Y40.G4       net (fanout=15)       0.938   graph_unit/rom_addr_alien_boss<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     19.372ns (8.784ns logic, 10.588ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/respawn_timer_reg_0 (SLICE_X15Y28.CE), 9373 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.939ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.939ns (8.076ns logic, 11.863ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.912ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y19.G4      net (fanout=2)        0.093   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y19.Y       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001144
    SLICE_X20Y19.F3      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001144/O
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.912ns (8.076ns logic, 11.836ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.372ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X12Y43.G2      net (fanout=49)       2.726   vga_sync_unit/v_count_reg<2>
    SLICE_X12Y43.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y43.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y43.X       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X9Y40.G4       net (fanout=15)       0.938   graph_unit/rom_addr_alien_boss<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X15Y28.CE      net (fanout=6)        0.971   graph_unit/respawn_timer_reg_not0001
    SLICE_X15Y28.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<1>
                                                       graph_unit/respawn_timer_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     19.372ns (8.784ns logic, 10.588ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/respawn_timer_reg_3 (SLICE_X16Y29.CE), 9373 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.689ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X16Y29.CE      net (fanout=6)        0.721   graph_unit/respawn_timer_reg_not0001
    SLICE_X16Y29.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<3>
                                                       graph_unit/respawn_timer_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.689ns (8.076ns logic, 11.613ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.662ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X27Y39.F1      net (fanout=49)       2.882   vga_sync_unit/v_count_reg<2>
    SLICE_X27Y39.X       Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.F1       net (fanout=13)       2.096   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0003_lut<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y19.G4      net (fanout=2)        0.093   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y19.Y       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001144
    SLICE_X20Y19.F3      net (fanout=1)        0.020   graph_unit/respawn_timer_reg_not0001144/O
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X16Y29.CE      net (fanout=6)        0.721   graph_unit/respawn_timer_reg_not0001
    SLICE_X16Y29.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<3>
                                                       graph_unit/respawn_timer_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.662ns (8.076ns logic, 11.586ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/respawn_timer_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.122ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/respawn_timer_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X12Y43.G2      net (fanout=49)       2.726   vga_sync_unit/v_count_reg<2>
    SLICE_X12Y43.Y       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X12Y43.F3      net (fanout=2)        0.039   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X12Y43.X       Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X9Y40.G4       net (fanout=15)       0.938   graph_unit/rom_addr_alien_boss<2>
    SLICE_X9Y40.X        Tif5x                 0.890   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.F3       net (fanout=1)        0.020   graph_unit/rom_data_alien_boss<6>
    SLICE_X8Y40.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_9
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.G2      net (fanout=1)        1.631   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X20Y33.Y       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X20Y33.F4      net (fanout=1)        0.298   graph_unit/Mmux_rom_bit_alien_boss_4/O
    SLICE_X20Y33.X       Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X17Y10.G4      net (fanout=12)       1.696   graph_unit/rd_alien_boss_on
    SLICE_X17Y10.Y       Tilo                  0.612   N216
                                                       graph_unit/alien_boss_hits_counter_reg_and00001
    SLICE_X20Y18.G4      net (fanout=10)       0.886   graph_unit/alien_boss_hits_counter_reg_and0000
    SLICE_X20Y18.Y       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/alien_boss_alive_reg_mux00001
    SLICE_X20Y18.F4      net (fanout=2)        0.037   graph_unit/alien_boss_alive_reg_mux0000
    SLICE_X20Y18.X       Tilo                  0.660   graph_unit/alien_boss_alive_reg
                                                       graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.F1      net (fanout=1)        0.103   graph_unit/respawn_timer_reg_not0001121
    SLICE_X20Y19.X       Tilo                  0.660   graph_unit/N50
                                                       graph_unit/respawn_timer_reg_not0001158
    SLICE_X19Y21.F1      net (fanout=12)       1.243   graph_unit/N50
    SLICE_X19Y21.X       Tilo                  0.612   graph_unit/respawn_timer_reg_not0001
                                                       graph_unit/respawn_timer_reg_not00012
    SLICE_X16Y29.CE      net (fanout=6)        0.721   graph_unit/respawn_timer_reg_not0001
    SLICE_X16Y29.CLK     Tceck                 0.483   graph_unit/respawn_timer_reg<3>
                                                       graph_unit/respawn_timer_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     19.122ns (8.784ns logic, 10.338ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/flipflops_1 (SLICE_X2Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/flipflops_0 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/flipflops_0 to keyboard_unit/debounce_ps2_data/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y30.YQ       Tcko                  0.454   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_0
    SLICE_X2Y30.BX       net (fanout=3)        0.353   keyboard_unit/debounce_ps2_data/flipflops<0>
    SLICE_X2Y30.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/debounce_ps2_data/flipflops<1>
                                                       keyboard_unit/debounce_ps2_data/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.570ns logic, 0.353ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_lives_reg_0 (SLICE_X13Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               graph_unit/ship_lives_reg_0 (FF)
  Destination:          graph_unit/ship_lives_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: graph_unit/ship_lives_reg_0 to graph_unit/ship_lives_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y18.XQ      Tcko                  0.411   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_0
    SLICE_X13Y18.BX      net (fanout=22)       0.432   graph_unit/ship_lives_reg<0>
    SLICE_X13Y18.CLK     Tckdi       (-Th)    -0.080   graph_unit/ship_lives_reg<0>
                                                       graph_unit/ship_lives_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.491ns logic, 0.432ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_data/counter_out_6 (SLICE_X1Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_data/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_data/counter_out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_data/counter_out_8 to keyboard_unit/debounce_ps2_data/counter_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.411   keyboard_unit/debounce_ps2_data/counter_out<8>
                                                       keyboard_unit/debounce_ps2_data/counter_out_8
    SLICE_X1Y42.CE       net (fanout=7)        0.490   keyboard_unit/debounce_ps2_data/counter_out<8>
    SLICE_X1Y42.CLK      Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_data/counter_out<6>
                                                       keyboard_unit/debounce_ps2_data/counter_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.482ns logic, 0.490ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/play_alien_shoot_counter_reg<1>/SR
  Logical resource: graph_unit/play_alien_shoot_counter_reg_1/SR
  Location pin: SLICE_X17Y33.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/play_alien_shoot_counter_reg<1>/SR
  Logical resource: graph_unit/play_alien_shoot_counter_reg_1/SR
  Location pin: SLICE_X17Y33.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/play_alien_shoot_counter_reg<1>/SR
  Logical resource: graph_unit/play_alien_shoot_counter_reg_0/SR
  Location pin: SLICE_X17Y33.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   19.939|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 561503 paths, 0 nets, and 6086 connections

Design statistics:
   Minimum period:  19.939ns{1}   (Maximum frequency:  50.153MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 22:47:49 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 359 MB



