<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › ves1820.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ves1820.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    VES1820  - Single Chip Cable Channel Receiver driver module</span>

<span class="cm">    Copyright (C) 1999 Convergence Integrated Media GmbH &lt;ralph@convergence.de&gt;</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;ves1820.h&quot;</span>



<span class="k">struct</span> <span class="n">ves1820_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span><span class="o">*</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="cm">/* configuration settings */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ves1820_config</span><span class="o">*</span> <span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="n">frontend</span><span class="p">;</span>

	<span class="cm">/* private demodulator data */</span>
	<span class="n">u8</span> <span class="n">reg0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pwm</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">verbose</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u8</span> <span class="n">ves1820_inittab</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0x69</span><span class="p">,</span> <span class="mh">0x6A</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">,</span> <span class="mh">0x1A</span><span class="p">,</span> <span class="mh">0x12</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x26</span><span class="p">,</span> <span class="mh">0x1A</span><span class="p">,</span>
	<span class="mh">0x43</span><span class="p">,</span> <span class="mh">0x6A</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0xAA</span><span class="p">,</span> <span class="mh">0x1E</span><span class="p">,</span> <span class="mh">0x85</span><span class="p">,</span> <span class="mh">0x43</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="mh">0xE0</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xA1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span>
	<span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x40</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_writereg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ves1820_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">3</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ves1820: %s(): writereg error (reg == 0x%02x, &quot;</span>
			<span class="s">&quot;val == 0x%02x, ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EREMOTEIO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">ves1820_readreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ves1820_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">b0</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">reg</span> <span class="p">};</span>
	<span class="n">u8</span> <span class="n">b1</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b0</span><span class="p">,.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">},</span>
		<span class="p">{.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b1</span><span class="p">,.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ves1820: %s(): readreg error (reg == 0x%02x, &quot;</span>
		<span class="s">&quot;ret == %i)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">b1</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_setup_reg0</span><span class="p">(</span><span class="k">struct</span> <span class="n">ves1820_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg0</span><span class="p">,</span> <span class="n">fe_spectral_inversion_t</span> <span class="n">inversion</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">reg0</span> <span class="o">|=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&amp;</span> <span class="mh">0x62</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">INVERSION_ON</span> <span class="o">==</span> <span class="n">inversion</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">invert</span><span class="p">)</span> <span class="n">reg0</span> <span class="o">|=</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="k">else</span> <span class="n">reg0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">INVERSION_OFF</span> <span class="o">==</span> <span class="n">inversion</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">invert</span><span class="p">)</span> <span class="n">reg0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x20</span><span class="p">;</span>
		<span class="k">else</span> <span class="n">reg0</span> <span class="o">|=</span> <span class="mh">0x20</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">reg0</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">reg0</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">=</span> <span class="n">reg0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_set_symbolrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">ves1820_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u32</span> <span class="n">symbolrate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s32</span> <span class="n">BDR</span><span class="p">;</span>
	<span class="n">s32</span> <span class="n">BDRI</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">SFIL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">NDEC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ratio</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fin</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fptmp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fpxin</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&gt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">symbolrate</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="mi">500000</span><span class="p">)</span>
		<span class="n">symbolrate</span> <span class="o">=</span> <span class="mi">500000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">NDEC</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">32</span><span class="p">)</span>
		<span class="n">NDEC</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">NDEC</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>

	<span class="cm">/* yeuch! */</span>
	<span class="n">fpxin</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">123</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">160</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">246</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">320</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">492</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">640</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fptmp</span> <span class="o">=</span> <span class="n">fpxin</span><span class="p">;</span> <span class="n">do_div</span><span class="p">(</span><span class="n">fptmp</span><span class="p">,</span> <span class="mi">984</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;</span> <span class="n">fptmp</span><span class="p">)</span>
		<span class="n">SFIL</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">fin</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">symbolrate</span> <span class="o">&lt;&lt;=</span> <span class="n">NDEC</span><span class="p">;</span>
	<span class="n">ratio</span> <span class="o">=</span> <span class="p">(</span><span class="n">symbolrate</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">/</span> <span class="n">fin</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">symbolrate</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">%</span> <span class="n">fin</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">ratio</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="n">tmp</span> <span class="o">/</span> <span class="n">fin</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">%</span> <span class="n">fin</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">ratio</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratio</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">fin</span><span class="p">);</span>

	<span class="n">BDR</span> <span class="o">=</span> <span class="n">ratio</span><span class="p">;</span>
	<span class="n">BDRI</span> <span class="o">=</span> <span class="p">(((</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">/</span> <span class="n">symbolrate</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BDRI</span> <span class="o">&gt;</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="n">BDRI</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="n">SFIL</span> <span class="o">=</span> <span class="p">(</span><span class="n">SFIL</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mh">0x0E</span><span class="p">];</span>

	<span class="n">NDEC</span> <span class="o">=</span> <span class="p">(</span><span class="n">NDEC</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mh">0x03</span><span class="p">];</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">,</span> <span class="n">NDEC</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">,</span> <span class="n">BDR</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0b</span><span class="p">,</span> <span class="p">(</span><span class="n">BDR</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="p">(</span><span class="n">BDR</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0d</span><span class="p">,</span> <span class="n">BDRI</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="n">SFIL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ves1820_inittab</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">selagc</span><span class="p">)</span>
		<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">pwm</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_set_parameters</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">reg0x00</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">reg0x01</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">92</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">reg0x05</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">135</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">38</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">reg0x08</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">162</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">35</span> <span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">reg0x09</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">145</span><span class="p">,</span> <span class="mi">150</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">107</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">real_qam</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span> <span class="o">-</span> <span class="n">QAM_16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">real_qam</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">real_qam</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ves1820_set_symbolrate</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">pwm</span><span class="p">);</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="n">reg0x01</span><span class="p">[</span><span class="n">real_qam</span><span class="p">]);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">,</span> <span class="n">reg0x05</span><span class="p">[</span><span class="n">real_qam</span><span class="p">]);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="n">reg0x08</span><span class="p">[</span><span class="n">real_qam</span><span class="p">]);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="n">reg0x09</span><span class="p">[</span><span class="n">real_qam</span><span class="p">]);</span>

	<span class="n">ves1820_setup_reg0</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">reg0x00</span><span class="p">[</span><span class="n">real_qam</span><span class="p">],</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">selagc</span> <span class="o">?</span> <span class="mh">0x08</span> <span class="o">:</span> <span class="mi">0</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_read_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span><span class="o">*</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sync</span><span class="p">;</span>

	<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sync</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_SIGNAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_CARRIER</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span>	<span class="cm">/* XXX FIXME! */</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_VITERBI</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">4</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_SYNC</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="o">*</span><span class="n">status</span> <span class="o">|=</span> <span class="n">FE_HAS_LOCK</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_read_ber</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span> <span class="n">ber</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">_ber</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">((</span><span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="o">*</span><span class="n">ber</span> <span class="o">=</span> <span class="mi">10</span> <span class="o">*</span> <span class="n">_ber</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_read_signal_strength</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u16</span><span class="o">*</span> <span class="n">strength</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">gain</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x17</span><span class="p">);</span>
	<span class="o">*</span><span class="n">strength</span> <span class="o">=</span> <span class="p">(</span><span class="n">gain</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">gain</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_read_snr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u16</span><span class="o">*</span> <span class="n">snr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">quality</span> <span class="o">=</span> <span class="o">~</span><span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
	<span class="o">*</span><span class="n">snr</span> <span class="o">=</span> <span class="p">(</span><span class="n">quality</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">quality</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_read_ucblocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span> <span class="n">ucblocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ucblocks</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">ucblocks</span> <span class="o">==</span> <span class="mh">0x7f</span><span class="p">)</span>
		<span class="o">*</span><span class="n">ucblocks</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>

	<span class="cm">/* reset uncorrected block counter */</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mh">0x10</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xdf</span><span class="p">);</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">,</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mh">0x10</span><span class="p">]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_get_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sync</span><span class="p">;</span>
	<span class="n">s8</span> <span class="n">afc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">sync</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>
	<span class="n">afc</span> <span class="o">=</span> <span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x19</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">verbose</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* AFC only valid when carrier has been recovered */</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">2</span> <span class="o">?</span> <span class="s">&quot;ves1820: AFC (%d) %dHz</span><span class="se">\n</span><span class="s">&quot;</span> <span class="o">:</span>
			<span class="s">&quot;ves1820: [AFC (%d) %dHz]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">afc</span><span class="p">,</span> <span class="o">-</span><span class="p">((</span><span class="n">s32</span><span class="p">)</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">*</span> <span class="n">afc</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">invert</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="o">?</span> <span class="n">INVERSION_ON</span> <span class="o">:</span> <span class="n">INVERSION_OFF</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">))</span> <span class="o">?</span> <span class="n">INVERSION_ON</span> <span class="o">:</span> <span class="n">INVERSION_OFF</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">modulation</span> <span class="o">=</span> <span class="p">((</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">+</span> <span class="n">QAM_16</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">=</span> <span class="n">FEC_NONE</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">=</span> <span class="p">((</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">+</span> <span class="mi">31250</span><span class="p">)</span> <span class="o">/</span> <span class="mi">62500</span><span class="p">)</span> <span class="o">*</span> <span class="mi">62500</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sync</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">-=</span> <span class="p">((</span><span class="n">s32</span><span class="p">)</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">*</span> <span class="n">afc</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_sleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>	<span class="cm">/* pdown ADC */</span>
	<span class="n">ves1820_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>	<span class="cm">/* standby */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ves1820_get_tune_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span><span class="o">*</span> <span class="n">fesettings</span><span class="p">)</span>
<span class="p">{</span>

	<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>
	<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ves1820_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">ves1820_ops</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="nf">ves1820_attach</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">ves1820_config</span><span class="o">*</span> <span class="n">config</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">i2c_adapter</span><span class="o">*</span> <span class="n">i2c</span><span class="p">,</span>
				    <span class="n">u8</span> <span class="n">pwm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ves1820_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* allocate memory for the internal state */</span>
	<span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">ves1820_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="cm">/* setup the state */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">=</span> <span class="n">ves1820_inittab</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">pwm</span> <span class="o">=</span> <span class="n">pwm</span><span class="p">;</span>

	<span class="cm">/* check if the demod is there */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ves1820_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x70</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">verbose</span><span class="p">)</span>
		<span class="n">printk</span><span class="p">(</span><span class="s">&quot;ves1820: pwm=0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">pwm</span><span class="p">);</span>

	<span class="cm">/* create dvb_frontend */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ves1820_ops</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend_ops</span><span class="p">));</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">info</span><span class="p">.</span><span class="n">symbol_rate_min</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="mi">64</span><span class="p">;</span>      <span class="cm">/* SACLK/64 == (XIN/2)/64 */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">ops</span><span class="p">.</span><span class="n">info</span><span class="p">.</span><span class="n">symbol_rate_max</span> <span class="o">=</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">xin</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>       <span class="cm">/* SACLK/4 */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">demodulator_priv</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">ves1820_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">delsys</span> <span class="o">=</span> <span class="p">{</span> <span class="n">SYS_DVBC_ANNEX_A</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VLSI VES1820 DVB-C&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_stepsize</span> <span class="o">=</span> <span class="mi">62500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_min</span> <span class="o">=</span> <span class="mi">47000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_max</span> <span class="o">=</span> <span class="mi">862000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">caps</span> <span class="o">=</span> <span class="n">FE_CAN_QAM_16</span> <span class="o">|</span>
			<span class="n">FE_CAN_QAM_32</span> <span class="o">|</span>
			<span class="n">FE_CAN_QAM_64</span> <span class="o">|</span>
			<span class="n">FE_CAN_QAM_128</span> <span class="o">|</span>
			<span class="n">FE_CAN_QAM_256</span> <span class="o">|</span>
			<span class="n">FE_CAN_FEC_AUTO</span>
	<span class="p">},</span>

	<span class="p">.</span><span class="n">release</span> <span class="o">=</span> <span class="n">ves1820_release</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">ves1820_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleep</span> <span class="o">=</span> <span class="n">ves1820_sleep</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_frontend</span> <span class="o">=</span> <span class="n">ves1820_set_parameters</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_frontend</span> <span class="o">=</span> <span class="n">ves1820_get_frontend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_tune_settings</span> <span class="o">=</span> <span class="n">ves1820_get_tune_settings</span><span class="p">,</span>

	<span class="p">.</span><span class="n">read_status</span> <span class="o">=</span> <span class="n">ves1820_read_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ber</span> <span class="o">=</span> <span class="n">ves1820_read_ber</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_signal_strength</span> <span class="o">=</span> <span class="n">ves1820_read_signal_strength</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_snr</span> <span class="o">=</span> <span class="n">ves1820_read_snr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ucblocks</span> <span class="o">=</span> <span class="n">ves1820_read_ucblocks</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_param</span><span class="p">(</span><span class="n">verbose</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">verbose</span><span class="p">,</span> <span class="s">&quot;print AFC offset after tuning for debugging the PWM setting&quot;</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;VLSI VES1820 DVB-C Demodulator driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ralph Metzler, Holger Waechtler&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">ves1820_attach</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
