{"core": {
  "data": [
    {"id": "node0","text":"Virtuoso VHDL Toolbox User Guide","parent":"#","href":"vhdlossuserTOC.html","pdfref":"vhdlossuser.pdf","type":"User Guide","state":{"selected":false,"opened":false}},
        {"id":"preface.html#pgfId-977589","text":"Preface","parent":"node0","href":"preface.html#pgfId-977589","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979698","text":"Scope","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979698","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979741","text":"Licensing Requirements","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979741","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979774","text":"Related Documentation","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979774","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-981423","text":"What&#8217;s New and KPNS","parent":"preface.html#pgfId-979774","href":"preface.html#pgfId-981423","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-981371","text":"Installation, Environment, and Infrastructure","parent":"preface.html#pgfId-979774","href":"preface.html#pgfId-981371","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-981380","text":"Technology Information","parent":"preface.html#pgfId-979774","href":"preface.html#pgfId-981380","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-981403","text":"Virtuoso Tools","parent":"preface.html#pgfId-979774","href":"preface.html#pgfId-981403","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-980410","text":"Others","parent":"preface.html#pgfId-979774","href":"preface.html#pgfId-980410","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979834","text":"Additional Learning Resources","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979834","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-979836","text":"Video Library","parent":"preface.html#pgfId-979834","href":"preface.html#pgfId-979836","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-979841","text":"Virtuoso Videos Book","parent":"preface.html#pgfId-979834","href":"preface.html#pgfId-979841","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-979844","text":"Rapid Adoption Kits","parent":"preface.html#pgfId-979834","href":"preface.html#pgfId-979844","state":{"selected":false,"opened":false}},
                {"id":"preface.html#pgfId-979856","text":"Help and Support Facilities","parent":"preface.html#pgfId-979834","href":"preface.html#pgfId-979856","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979866","text":"Customer Support","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979866","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979876","text":"Feedback about Documentation","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979876","state":{"selected":false,"opened":false}},
            {"id":"preface.html#pgfId-979966","text":"Typographic and Syntax Conventions","parent":"preface.html#pgfId-977589","href":"preface.html#pgfId-979966","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap1.html#pgfId-1022005","text":"About the VHDL Integration Environment","parent":"node0","href":"vhdloss_chap1.html#pgfId-1022005","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap1.html#pgfId-1018956","text":"Schematic Design Process Flow","parent":"vhdloss_chap1.html#pgfId-1022005","href":"vhdloss_chap1.html#pgfId-1018956","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1014337","text":"Updating a Design","parent":"vhdloss_chap1.html#pgfId-1018956","href":"vhdloss_chap1.html#pgfId-1014337","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1014343","text":"Netlisting the Design","parent":"vhdloss_chap1.html#pgfId-1018956","href":"vhdloss_chap1.html#pgfId-1014343","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1022984","text":"Specifying a Testbench","parent":"vhdloss_chap1.html#pgfId-1018956","href":"vhdloss_chap1.html#pgfId-1022984","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1014347","text":"Simulating the Design","parent":"vhdloss_chap1.html#pgfId-1018956","href":"vhdloss_chap1.html#pgfId-1014347","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap1.html#pgfId-1014356","text":"VHDL Integration Environment Tools","parent":"vhdloss_chap1.html#pgfId-1022005","href":"vhdloss_chap1.html#pgfId-1014356","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1023812","text":"VHDL Toolbox Window","parent":"vhdloss_chap1.html#pgfId-1014356","href":"vhdloss_chap1.html#pgfId-1023812","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1023255","text":"Simulation Window","parent":"vhdloss_chap1.html#pgfId-1014356","href":"vhdloss_chap1.html#pgfId-1023255","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1023601","text":"SimCompare Tool","parent":"vhdloss_chap1.html#pgfId-1014356","href":"vhdloss_chap1.html#pgfId-1023601","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap1.html#pgfId-1023479","text":"Managing the Run Directory","parent":"vhdloss_chap1.html#pgfId-1022005","href":"vhdloss_chap1.html#pgfId-1023479","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap1.html#pgfId-1023844","text":"How Data is Organized","parent":"vhdloss_chap1.html#pgfId-1022005","href":"vhdloss_chap1.html#pgfId-1023844","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1018050","text":"Design Library Storage","parent":"vhdloss_chap1.html#pgfId-1023844","href":"vhdloss_chap1.html#pgfId-1018050","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1018089","text":"VHDL Design Units","parent":"vhdloss_chap1.html#pgfId-1023844","href":"vhdloss_chap1.html#pgfId-1018089","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1025612","text":"Design Views","parent":"vhdloss_chap1.html#pgfId-1023844","href":"vhdloss_chap1.html#pgfId-1025612","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1025683","text":"VHDL Name Mapping","parent":"vhdloss_chap1.html#pgfId-1023844","href":"vhdloss_chap1.html#pgfId-1025683","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1018371","text":"VHDL Text View Database","parent":"vhdloss_chap1.html#pgfId-1023844","href":"vhdloss_chap1.html#pgfId-1018371","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap1.html#pgfId-1019339","text":"Netlist and Simulate a VHDL Design","parent":"vhdloss_chap1.html#pgfId-1022005","href":"vhdloss_chap1.html#pgfId-1019339","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1019342","text":"Using the Command-Line Interface","parent":"vhdloss_chap1.html#pgfId-1019339","href":"vhdloss_chap1.html#pgfId-1019342","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap1.html#pgfId-1020375","text":"Using the Graphical User Interface","parent":"vhdloss_chap1.html#pgfId-1019339","href":"vhdloss_chap1.html#pgfId-1020375","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap2.html#pgfId-1022005","text":"Introducing the VHDL Toolbox","parent":"node0","href":"vhdloss_chap2.html#pgfId-1022005","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap2.html#pgfId-1022359","text":"VHDL Toolbox Features","parent":"vhdloss_chap2.html#pgfId-1022005","href":"vhdloss_chap2.html#pgfId-1022359","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap2.html#pgfId-1022126","text":"Opening the VHDL Toolbox GUI","parent":"vhdloss_chap2.html#pgfId-1022005","href":"vhdloss_chap2.html#pgfId-1022126","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap2.html#pgfId-1022146","text":"VHDL Toolbox GUI","parent":"vhdloss_chap2.html#pgfId-1022005","href":"vhdloss_chap2.html#pgfId-1022146","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1023002","text":"Run Directory Group Box","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1023002","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1023058","text":"Top Level Design Group Box","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1023058","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1022192","text":"Menu Bar","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1022192","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1022237","text":"Status Line","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1022237","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1022240","text":"Fixed Menu","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1022240","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap2.html#pgfId-1022861","text":"Command Buttons","parent":"vhdloss_chap2.html#pgfId-1022146","href":"vhdloss_chap2.html#pgfId-1022861","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap2.html#pgfId-1022284","text":"Exiting the VHDL Toolbox","parent":"vhdloss_chap2.html#pgfId-1022005","href":"vhdloss_chap2.html#pgfId-1022284","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap3.html#pgfId-1014264","text":"Netlisting a VHDL Design","parent":"node0","href":"vhdloss_chap3.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap3.html#pgfId-1020604","text":"Initializing the Run Directory","parent":"vhdloss_chap3.html#pgfId-1014264","href":"vhdloss_chap3.html#pgfId-1020604","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap3.html#pgfId-1020574","text":"Configuring the VHDL Netlister","parent":"vhdloss_chap3.html#pgfId-1014264","href":"vhdloss_chap3.html#pgfId-1020574","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap3.html#pgfId-1020508","text":"Customizing Pre- and Post-Processing Functions","parent":"vhdloss_chap3.html#pgfId-1020574","href":"vhdloss_chap3.html#pgfId-1020508","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap3.html#pgfId-1022895","text":"Setting up Hierarchical Specifications","parent":"vhdloss_chap3.html#pgfId-1020574","href":"vhdloss_chap3.html#pgfId-1022895","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap3.html#pgfId-1027685","text":"Setting up the VHDL Netlister for Inherited Connections","parent":"vhdloss_chap3.html#pgfId-1020574","href":"vhdloss_chap3.html#pgfId-1027685","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap3.html#pgfId-1028297","text":"Additional Features of the Netlister","parent":"vhdloss_chap3.html#pgfId-1020574","href":"vhdloss_chap3.html#pgfId-1028297","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap3.html#pgfId-1027283","text":"Generating the Netlist","parent":"vhdloss_chap3.html#pgfId-1014264","href":"vhdloss_chap3.html#pgfId-1027283","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap3.html#pgfId-1020782","text":"Viewing Netlist Results","parent":"vhdloss_chap3.html#pgfId-1014264","href":"vhdloss_chap3.html#pgfId-1020782","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap3.html#pgfId-1022622","text":"Analyzing the Netlist","parent":"vhdloss_chap3.html#pgfId-1020782","href":"vhdloss_chap3.html#pgfId-1022622","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap4.html#pgfId-1017962","text":"Creating a Testbench","parent":"node0","href":"vhdloss_chap4.html#pgfId-1017962","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap4.html#pgfId-1019576","text":"VHDL Create Test Bench Form","parent":"vhdloss_chap4.html#pgfId-1017962","href":"vhdloss_chap4.html#pgfId-1019576","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap4.html#pgfId-1019593","text":"Methods to Create a Testbench","parent":"vhdloss_chap4.html#pgfId-1017962","href":"vhdloss_chap4.html#pgfId-1019593","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap4.html#pgfId-1019597","text":"Automatic Generation of Testbench","parent":"vhdloss_chap4.html#pgfId-1019593","href":"vhdloss_chap4.html#pgfId-1019597","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap4.html#pgfId-1019632","text":"Providing an Existing Testbench","parent":"vhdloss_chap4.html#pgfId-1019593","href":"vhdloss_chap4.html#pgfId-1019632","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap4.html#pgfId-1019693","text":"SKILL Variables to Configure Testbench Creation","parent":"vhdloss_chap4.html#pgfId-1019593","href":"vhdloss_chap4.html#pgfId-1019693","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap5.html#pgfId-1017962","text":"Simulating a Netlisted VHDL Design","parent":"node0","href":"vhdloss_chap5.html#pgfId-1017962","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap5.html#pgfId-1019531","text":"Simulating a Design Using the VHDL Toolbox","parent":"vhdloss_chap5.html#pgfId-1017962","href":"vhdloss_chap5.html#pgfId-1019531","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1017934","text":"VHDL Setup - Simulation Form","parent":"vhdloss_chap5.html#pgfId-1019531","href":"vhdloss_chap5.html#pgfId-1017934","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1018821","text":"Simulating the VHDL Design","parent":"vhdloss_chap5.html#pgfId-1019531","href":"vhdloss_chap5.html#pgfId-1018821","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap5.html#pgfId-1014377","text":"Debugging Your VHDL Design","parent":"vhdloss_chap5.html#pgfId-1017962","href":"vhdloss_chap5.html#pgfId-1014377","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014384","text":"Editing from the XM-VHDL Simulator","parent":"vhdloss_chap5.html#pgfId-1014377","href":"vhdloss_chap5.html#pgfId-1014384","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014393","text":"Using Cross Selection","parent":"vhdloss_chap5.html#pgfId-1014377","href":"vhdloss_chap5.html#pgfId-1014393","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap5.html#pgfId-1018457","text":"Comparing Simulations","parent":"vhdloss_chap5.html#pgfId-1017962","href":"vhdloss_chap5.html#pgfId-1018457","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1018554","text":"VHDL Setup - Sim Comparison Form","parent":"vhdloss_chap5.html#pgfId-1018457","href":"vhdloss_chap5.html#pgfId-1018554","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014599","text":"Comparing VHDL Simulations","parent":"vhdloss_chap5.html#pgfId-1018457","href":"vhdloss_chap5.html#pgfId-1014599","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap5.html#pgfId-1014605","text":"Simulating a VHDL Design Using Non-Cadence VHDL Tools","parent":"vhdloss_chap5.html#pgfId-1017962","href":"vhdloss_chap5.html#pgfId-1014605","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014619","text":"Parser CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014619","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014624","text":"Analyzer CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014624","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014634","text":"Analyzed File String","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014634","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014638","text":"Elaborator CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014638","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014643","text":"Simulator CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014643","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014652","text":"Data Directory CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014652","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014657","text":"Data File CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014657","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap5.html#pgfId-1014662","text":"Work Library CallBack","parent":"vhdloss_chap5.html#pgfId-1014605","href":"vhdloss_chap5.html#pgfId-1014662","state":{"selected":false,"opened":false}},
        {"id":"vhdloss_chap6.html#pgfId-1014264","text":"Modeling Schematics as VHDL","parent":"node0","href":"vhdloss_chap6.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1014294","text":"Mapping Case Sensitivity","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1014294","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014297","text":"Mapping Library, Cell, and Cellview Names to VHDL","parent":"vhdloss_chap6.html#pgfId-1014294","href":"vhdloss_chap6.html#pgfId-1014297","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014311","text":"Mapping Identifier Names to VHDL","parent":"vhdloss_chap6.html#pgfId-1014294","href":"vhdloss_chap6.html#pgfId-1014311","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014333","text":"Matching Compliant and Noncompliant Data","parent":"vhdloss_chap6.html#pgfId-1014294","href":"vhdloss_chap6.html#pgfId-1014333","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1014387","text":"Assigning VHDL Data Types","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1014387","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1018291","text":"Modeling Schematic Pins as VHDL Ports","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1018291","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014425","text":"Supporting Port Bundles","parent":"vhdloss_chap6.html#pgfId-1018291","href":"vhdloss_chap6.html#pgfId-1014425","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014442","text":"Discontinuous Ports","parent":"vhdloss_chap6.html#pgfId-1018291","href":"vhdloss_chap6.html#pgfId-1014442","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1014457","text":"Modeling Schematic Nets as VHDL Signals","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1014457","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014463","text":"Supporting Global Signals","parent":"vhdloss_chap6.html#pgfId-1014457","href":"vhdloss_chap6.html#pgfId-1014463","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014472","text":"Aliasing Ports and Signals","parent":"vhdloss_chap6.html#pgfId-1014457","href":"vhdloss_chap6.html#pgfId-1014472","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014479","text":"Modeling Feedback Signals","parent":"vhdloss_chap6.html#pgfId-1014457","href":"vhdloss_chap6.html#pgfId-1014479","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014510","text":"Signal/Port Name Collisions","parent":"vhdloss_chap6.html#pgfId-1014457","href":"vhdloss_chap6.html#pgfId-1014510","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1014555","text":"Modeling Schematic Instances as VHDL Instances","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1014555","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014559","text":"Ignoring Instances","parent":"vhdloss_chap6.html#pgfId-1014555","href":"vhdloss_chap6.html#pgfId-1014559","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1018459","text":"Modeling Iterated Instances","parent":"vhdloss_chap6.html#pgfId-1014555","href":"vhdloss_chap6.html#pgfId-1018459","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014615","text":"Modeling Instance Properties as Generics","parent":"vhdloss_chap6.html#pgfId-1014555","href":"vhdloss_chap6.html#pgfId-1014615","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014653","text":"Specifying Explicit Component Binding","parent":"vhdloss_chap6.html#pgfId-1014555","href":"vhdloss_chap6.html#pgfId-1014653","state":{"selected":false,"opened":false}},
                {"id":"vhdloss_chap6.html#pgfId-1014712","text":"Specifying Components Declared in External Packages","parent":"vhdloss_chap6.html#pgfId-1014555","href":"vhdloss_chap6.html#pgfId-1014712","state":{"selected":false,"opened":false}},
            {"id":"vhdloss_chap6.html#pgfId-1014763","text":"Modeling Multisheet Schematics","parent":"vhdloss_chap6.html#pgfId-1014264","href":"vhdloss_chap6.html#pgfId-1014763","state":{"selected":false,"opened":false}},
        {"id":"appB.html#pgfId-1014264","text":"Customizing Your Environment","parent":"node0","href":"appB.html#pgfId-1014264","state":{"selected":false,"opened":false}},
            {"id":"appB.html#pgfId-1018737","text":"Setting VHDL HNL Variables","parent":"appB.html#pgfId-1014264","href":"appB.html#pgfId-1018737","state":{"selected":false,"opened":false}},
            {"id":"appB.html#pgfId-1022839","text":"Setting VHDL CDSENV Variables","parent":"appB.html#pgfId-1014264","href":"appB.html#pgfId-1022839","state":{"selected":false,"opened":false}},
            {"id":"appB.html#pgfId-1023229","text":"Setting xrun Variables","parent":"appB.html#pgfId-1014264","href":"appB.html#pgfId-1023229","state":{"selected":false,"opened":false}},
        {"id":"appC.html#pgfId-1032571","text":"VHDL Netlister Properties","parent":"node0","href":"appC.html#pgfId-1032571","state":{"selected":false,"opened":false}},
        {"id":"appD.html#pgfId-1036168","text":"Running Simulations with Xcelium","parent":"node0","href":"appD.html#pgfId-1036168","state":{"selected":false,"opened":false}},
        {"id":"glossary.html#pgfId-1032656","text":"Glossary","parent":"node0","href":"glossary.html#pgfId-1032656","state":{"selected":false,"opened":false}}
  ]
 }
}