// Seed: 1693175817
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2
);
  logic id_4;
  ;
  assign id_4 = id_2 ? id_1 !== id_4 : 1;
  assign id_4 = "" == 1;
endmodule
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    output wor id_8,
    input wand module_1,
    input uwire id_10
    , id_34,
    input wand id_11,
    input supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    output wire id_17,
    output uwire id_18,
    input supply1 id_19,
    output supply0 id_20,
    input supply1 id_21,
    output wor id_22,
    input supply0 id_23,
    output wire id_24,
    input supply0 id_25,
    output wand id_26,
    output supply0 id_27,
    output tri id_28,
    output tri id_29,
    input wor id_30,
    input wand id_31,
    output supply1 id_32
);
  logic id_35;
  xnor primCall (
      id_26,
      id_30,
      id_0,
      id_4,
      id_7,
      id_10,
      id_2,
      id_6,
      id_34,
      id_14,
      id_21,
      id_12,
      id_23,
      id_25,
      id_15,
      id_11,
      id_35,
      id_19,
      id_31,
      id_16
  );
  module_0 modCall_1 (
      id_14,
      id_19,
      id_30
  );
  assign modCall_1.id_1 = 0;
endmodule
