# iu-vlsi
## IUB ENGR-E-399/599 VLSI Course Schedule

|Date|Lecture|Topic|Slides|Assignments|Reading|Due|Video Link|Lab Link|
|---|---|---|---|---|---|---|---|---|
|1/14/2025|1|1.0 - Introduction|[1](../Slides/1.0-Introduction.pptx)||Chp. 7||[1 - VLSI Design Lecture 1: Introduction to VLSI Design](https://iu.mediaspace.kaltura.com/media/t/1_07p5g8sa)||
|1/16/2025|2|2.0 - Circuits and Layout Part 1|[2](../Slides/2.0-Circuits-Layout.pptx)||Chp. 5||[2 - VLSI Design Lecture 2.0: Circuits and Layout Part 1](https://iu.mediaspace.kaltura.com/media/t/1_h1jicei6)||
|1/21/2025|3|2.1 - Circuits and Layout Part 2|[2](../Slides/2.0-Circuits-Layout.pptx)|[Lab 1](../HW/LAB_1.docx)|Chp. 6||[3 - VLSI Design Lecture 2.1: Circuits and Layout Part 2](https://iu.mediaspace.kaltura.com/media/t/1_4lk2ien0)|[3L - VLSI Design Lab 1: Intro to Lab 1](https://iu.mediaspace.kaltura.com/media/t/1_vuye49w6)|
|1/23/2025|4|Tutorial - Layout of NAND2|NA||||[4 - VLSI Design Tutorial: Layout of NAND2](https://iu.mediaspace.kaltura.com/media/t/1_v5uty58m)||
|1/28/2025|5|3.0 - CMOS Transistor Theory|[3](../Slides/3.0-Transistors.pptx)|[HW 1](../HW/HW1.md)|Chp. 11||[5 - Transistor Theory Lecture 3.0](https://iu.mediaspace.kaltura.com/media/t/1_23ieu5r5)||
|1/30/2025|6|Tutorial - Layout Vias|NA|||[Lab 1](../HW/LAB_1.docx)|[6 - VLSI Design Tutorial: Vias](https://iu.mediaspace.kaltura.com/media/t/1_ckm0xpls)||
|2/4/2025|7|4.0 - Non-Ideal Transistor Theory Part 1|[4](../Slides/4.0-Non-Ideal-Transistors.pptx)||||[7 - VLSI Design Lecture 4.1: Non-Ideal Transistor Theory Part 1](https://iu.mediaspace.kaltura.com/media/t/1_2b366691)||
|2/6/2025|8|4L - DRC & LVS|NA||||[8 - VLSI Design Tutorial: DRC & LVS](https://iu.mediaspace.kaltura.com/media/t/1_zpohh96u)||
|2/11/2025|9|4.1 - Non-Ideal Transistor Theory Part 15 <br> 5.0 - DC & Transient Analysis Part 1|[4](../Slides/4.0-Non-Ideal-Transistors.pptx), [5](../Slides/5.0-DC-Tran.pptx)||Chp. 12|[HW 1](../HW/HW1.md)|[9 - VLSI Design Lecture 4.2: Non-Ideal Transistor Theory Part 2 <br> 5.1: DC & Transient Analysis Part 1](https://iu.mediaspace.kaltura.com/media/t/1_zl9296ow)||
|2/13/2025|10|5.2 - DC & Transient Analysis Part 2|[5](../Slides/5.0-DC-Tran.pptx)|||[Lab 1+](../HW/LAB_1.docx)|[10 - 5.2: DC & Transient Analysis Part 2](https://iu.mediaspace.kaltura.com/media/t/1_cwttp12m)|[5L - VLSI Design Lab 2: Intro to Lab 2](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)|
|2/18/2025|11|5L - Lab 2/Buffer Design|[5L](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)|[Lab 2](../HW/LAB_2.docx)|||[11 - 5L: VLSI Design Lab: Intro to Lab 2](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)||
|2/20/2025|12, 13|6.1 - Logical Effort Part 1<br>6.2 - Logical Effort Part 2|[6](../Slides/6.0-LogicalEffort.pptx)||||[12 - 6.1: VLSI Design Lecture 6.1: Logical Effort Part 1](https://iu.mediaspace.kaltura.com/media/t/1_uzarhskv)<br>[13 - 6.2: VLSI Design Lecture 6.2: Logical Effort Part 2](https://iu.mediaspace.kaltura.com/media/t/1_1o42bbwr)||
|2/25/2025|14|6.3 - Logical Effort Part 3|[6](../Slides/6.0-LogicalEffort.pptx)|HW 2|||||
|2/27/2025|15|6L - Lab 2/Buffer Design||||[Lab 2](../HW/LAB_2.docx)||