
           Lattice Mapping Report File for Design Module 'uart_rx'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial
     ProjetoTinyQV_impl1.ngd -o ProjetoTinyQV_impl1_map.ncd -pr
     ProjetoTinyQV_impl1.prf -mp ProjetoTinyQV_impl1.mrp -lpf C:/Users/Guilherme
      Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/ProjetoTinyQV/impl1/
     ProjetoTinyQV_impl1.lpf -lpf C:/Users/Guilherme Blanco/Desktop/College/Emba
     rcatechFase3/ProjetoTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf -gui -msgset
     C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/ProjetoTinyQV/Pr
     ojetoTinyQV/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5U-45FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  01/07/26  19:48:25

Design Summary
--------------

   Number of registers:     28 out of 44457 (0%)
      PFU registers:           28 out of 43848 (0%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:        45 out of 21924 (0%)
      SLICEs as Logic/ROM:     45 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:          8 out of 21924 (0%)
   Number of LUT4s:         72 out of 43848 (0%)
      Number used as logic LUTs:         56
      Number used as distributed RAM:     0
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 14 out of 203 (7%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0

                                    Page 1




Design:  uart_rx                                       Date:  01/07/26  19:48:25

Design Summary (cont)
---------------------
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 18 loads, 18 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  2
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
     Net uart_rx_data_7__N_83: 4 loads, 4 LSLICEs
   Number of LSRs:  3
     Net n318: 8 loads, 8 LSLICEs
     Net n432: 1 loads, 1 LSLICEs
     Net resetn_c: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net fsm_state_1: 12 loads
     Net cycle_counter_13: 9 loads
     Net fsm_state_0: 9 loads
     Net fsm_state_2: 9 loads
     Net cycle_counter_6: 8 loads
     Net fsm_state_3: 8 loads
     Net n318: 8 loads
     Net resetn_c: 8 loads
     Net cycle_counter_10: 7 loads
     Net cycle_counter_12: 7 loads




   Number of warnings:  4
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/Projet
     oTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf(5): Semantic error in "LOCATE COMP
     "rst_n" SITE "J16" ;": COMP "rst_n" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/Projet
     oTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf(6): Semantic error in "IOBUF PORT
     "rst_n" IO_TYPE=LVCMOS33 ;": Port "rst_n" does not exist in the design.
     This preference has been disabled.
WARNING - map: C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/Projet
     oTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf(8): Semantic error in "LOCATE COMP
     "uo_out[0]" SITE "L2" ;": COMP "uo_out[0]" cannot be found in design. This
     preference has been disabled.
WARNING - map: C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase3/Projet
     oTinyQV/ProjetoTinyQV/ProjetoTinyQV.lpf(9): Semantic error in "IOBUF PORT
     "uo_out[0]" IO_TYPE=LVCMOS33 PULLMODE=UP ;": Port "uo_out[0]" does not

                                    Page 2




Design:  uart_rx                                       Date:  01/07/26  19:48:25

Design Errors/Warnings (cont)
-----------------------------
     exist in the design. This preference has been disabled.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| uart_rx_valid       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rts            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[7]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[6]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[5]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[4]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_data[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| resetn              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_rx_read        | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal n998 was merged into signal resetn_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal cycle_counter_107_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal cycle_counter_107_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal cycle_counter_107_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal cycle_counter_107_add_4_15/CO undriven or does not drive anything -
     clipped.
Block i80_1_lut_rep_32 was optimized away.
Block i2 was optimized away.

     

                                    Page 3




Design:  uart_rx                                       Date:  01/07/26  19:48:25


Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 156 MB
        



















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
