/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sun Apr 30 20:54:23 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_pipelined_h__
#define __mktop_pipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_pipelined module */
class MOD_mktop_pipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUInt32,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterA_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterA_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterA_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterA_writeWithResp;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_cnt_3;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_outData_dequeueing;
  MOD_Wire<tUInt32> INST_bram_serverAdapterB_outData_enqw;
  MOD_Fifo<tUInt32> INST_bram_serverAdapterB_outData_ff;
  MOD_Reg<tUInt8> INST_bram_serverAdapterB_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapterB_writeWithResp;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheD_stb;
  MOD_Reg<tUWide> INST_cache_cacheD_working;
  MOD_Reg<tUWide> INST_cache_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheI_stb;
  MOD_Reg<tUWide> INST_cache_cacheI_working;
  MOD_Reg<tUWide> INST_cache_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheI_working_v;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache_cacheL2_cycle;
  MOD_Fifo<tUWide> INST_cache_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_cache_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_cache_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_cache_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_cache_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_cache_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_cache_cacheL2_stb;
  MOD_Reg<tUWide> INST_cache_cacheL2_working;
  MOD_Reg<tUWide> INST_cache_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_cache_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_cache_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_cache_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_cache_order_req;
  MOD_Fifo<tUInt32> INST_cache_respD;
  MOD_Fifo<tUInt32> INST_cache_respI;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq;
  MOD_Reg<tUWide> INST_ireq;
  MOD_Fifo<tUWide> INST_mmioreq;
  MOD_mkpipelined INST_rv_core;
 
 /* Constructor */
 public:
  MOD_mktop_pipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache_order_req_first____d1693;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1192;
  tUInt8 DEF_cache_cacheI_stb_first__179_BITS_67_TO_36_180__ETC___d1182;
  tUInt8 DEF_cache_cacheI_stb_notEmpty____d1175;
  tUInt8 DEF_NOT_IF_cache_cacheI_bram1_serverAdapter_outDat_ETC___d1199;
  tUInt8 DEF_NOT_cache_cacheI_stb_notEmpty__175___d1176;
  tUInt8 DEF_x__h65481;
  tUInt8 DEF_cache_cacheI_stb_notEmpty__175_AND_cache_cache_ETC___d1183;
  tUInt8 DEF_cache_cacheL2_stb_first__75_BITS_537_TO_512_76_ETC___d978;
  tUInt8 DEF_NOT_IF_cache_cacheL2_bram_serverAdapter_outDat_ETC___d995;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty____d971;
  tUInt8 DEF_NOT_cache_cacheL2_stb_notEmpty__71___d972;
  tUInt8 DEF_cache_cacheL2_stb_notEmpty__71_AND_cache_cache_ETC___d979;
  tUInt8 DEF_x__h48943;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d433;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_36_21_EQ_ETC___d423;
  tUInt8 DEF_cache_cacheD_stb_notEmpty____d416;
  tUInt8 DEF_NOT_IF_cache_cacheD_bram1_serverAdapter_outDat_ETC___d440;
  tUInt8 DEF_NOT_cache_cacheD_stb_notEmpty__16___d417;
  tUInt8 DEF_x__h30050;
  tUInt8 DEF_cache_cacheD_stb_notEmpty__16_AND_cache_cacheD_ETC___d424;
  tUWide DEF_cache_cacheL2_working___d968;
  tUWide DEF_cache_cacheL2_stb_first____d975;
  tUWide DEF_cache_cacheL2_working_line___d1028;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_enqw__ETC___d922;
  tUWide DEF_cache_cacheL2_bram_serverAdapter_outData_ff_fi_ETC___d982;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port0__read____d1684;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port1__read____d304;
  tUWide DEF_cache_cacheI_working___d1172;
  tUWide DEF_cache_cacheD_working___d413;
  tUWide DEF_cache_cacheI_stb_first____d1179;
  tUWide DEF_cache_cacheD_stb_first____d420;
  tUInt32 DEF_cache_cacheI_working_line___d1366;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_enqw__ETC___d1076;
  tUInt32 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_fi_ETC___d1186;
  tUInt32 DEF_cache_cacheD_working_line___d607;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_enqw__ETC___d317;
  tUInt32 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_fi_ETC___d427;
  tUInt8 DEF_b__h55971;
  tUInt8 DEF_b__h50787;
  tUInt8 DEF_b__h47282;
  tUInt8 DEF_b__h20533;
  tUInt8 DEF_b__h15348;
  tUInt8 DEF_b__h3732;
  tUInt8 DEF_x__h76078;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1___d1150;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1___d1102;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1___d948;
  tUInt8 DEF_x__h40652;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1___d391;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1___d343;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1___d133;
  tUInt8 DEF_bram_serverAdapterB_s1___d84;
  tUInt8 DEF_bram_serverAdapterA_s1___d35;
  tUInt8 DEF_cache_cacheI_memRespQ_notEmpty____d1442;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_3_whas____d1129;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_2_whas____d1127;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_cnt_1_whas____d1126;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_outData_ff_i__ETC___d1121;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_3_whas____d1081;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_2_whas____d1079;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_cnt_1_whas____d1078;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_outData_ff_i__ETC___d1073;
  tUInt8 DEF_cache_cacheL2_memRespQ_notEmpty____d1053;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_3_whas____d927;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_2_whas____d925;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_cnt_1_whas____d924;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_outData_ff_i__ETC___d919;
  tUInt8 DEF_cache_cacheD_memRespQ_notEmpty____d683;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_3_whas____d370;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_2_whas____d368;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_cnt_1_whas____d367;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_outData_ff_i__ETC___d362;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_3_whas____d322;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_2_whas____d320;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_cnt_1_whas____d319;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_outData_ff_i__ETC___d314;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_3_whas____d112;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_2_whas____d110;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_cnt_1_whas____d109;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_outData_ff_i__ETC___d103;
  tUInt8 DEF_bram_serverAdapterB_cnt_3_whas____d63;
  tUInt8 DEF_bram_serverAdapterB_cnt_2_whas____d61;
  tUInt8 DEF_bram_serverAdapterB_cnt_1_whas____d60;
  tUInt8 DEF_bram_serverAdapterA_cnt_3_whas____d13;
  tUInt8 DEF_bram_serverAdapterA_cnt_2_whas____d11;
  tUInt8 DEF_bram_serverAdapterA_cnt_1_whas____d10;
  tUInt32 DEF__read_memReq_addr__h65437;
  tUInt32 DEF__read_memReq_addr__h30004;
  tUInt32 DEF__read_memReq_addr__h48900;
  tUInt32 DEF_y__h48939;
  tUInt32 DEF_x__h49124;
  tUInt32 DEF__read_tag__h49153;
  tUInt32 DEF_x_first_tag__h48779;
  tUInt32 DEF_x_wget_tag__h46814;
  tUInt32 DEF_y__h65477;
  tUInt32 DEF_x__h65507;
  tUInt32 DEF_y__h30046;
  tUInt32 DEF_x__h30076;
  tUInt32 DEF_x__h67996;
  tUInt32 DEF_x__h32568;
  tUInt32 DEF__read_tag__h68025;
  tUInt32 DEF_x_wget_tag__h50345;
  tUInt32 DEF_x_first_tag__h61358;
  tUInt32 DEF__read_tag__h32597;
  tUInt32 DEF_x_first_tag__h25925;
  tUInt32 DEF_x_wget_tag__h14906;
  tUInt8 DEF__read_memReq_word_byte__h65436;
  tUInt8 DEF__read_memReq_word_byte__h30003;
  tUInt8 DEF_x__h49396;
  tUInt8 DEF_x_first_valid__h48778;
  tUInt8 DEF_x_wget_valid__h46813;
  tUInt8 DEF_x__h70271;
  tUInt8 DEF_x_wget_valid__h50344;
  tUInt8 DEF_x_first_valid__h61357;
  tUInt8 DEF_x__h34843;
  tUInt8 DEF_x_first_valid__h25924;
  tUInt8 DEF_x_wget_valid__h14905;
  tUInt8 DEF_cache_cacheL2_working_68_BIT_538___d969;
  tUInt8 DEF_cache_cacheI_bram2_serverAdapter_s1_150_BIT_0___d1151;
  tUInt8 DEF_cache_cacheI_bram1_serverAdapter_s1_102_BIT_0___d1103;
  tUInt8 DEF_cache_cacheL2_bram_serverAdapter_s1_48_BIT_0___d949;
  tUInt8 DEF_cache_cacheD_bram2_serverAdapter_s1_91_BIT_0___d392;
  tUInt8 DEF_cache_cacheD_bram1_serverAdapter_s1_43_BIT_0___d344;
  tUInt8 DEF_cache_mainMem_bram_serverAdapter_s1_33_BIT_0___d134;
  tUInt8 DEF_bram_serverAdapterB_s1_4_BIT_0___d85;
  tUInt8 DEF_bram_serverAdapterA_s1_5_BIT_0___d36;
  tUInt32 DEF_x__h65476;
  tUInt32 DEF_x__h48938;
  tUInt32 DEF_x__h30045;
  tUInt8 DEF_cache_cacheI_working_172_BITS_71_TO_68_173_EQ_0___d1174;
  tUInt8 DEF_cache_cacheD_working_13_BITS_71_TO_68_14_EQ_0___d415;
  tUInt8 DEF_cache_cacheI_stb_first__179_BITS_67_TO_49_365__ETC___d1368;
  tUInt8 DEF_cache_cacheI_working_172_BITS_67_TO_49_205_EQ__ETC___d1206;
  tUInt8 DEF_cache_cacheL2_stb_first__75_BITS_537_TO_519_02_ETC___d1030;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d988;
  tUInt8 DEF_cache_cacheD_stb_first__20_BITS_67_TO_49_06_EQ_ETC___d609;
  tUInt8 DEF_cache_cacheD_working_13_BITS_67_TO_49_46_EQ_IF_ETC___d447;
  tUInt8 DEF_cache_cacheI_working_line_366_BITS_20_TO_19_40_ETC___d1405;
  tUInt8 DEF_IF_cache_cacheI_bram1_serverAdapter_outData_ff_ETC___d1198;
  tUInt8 DEF_cache_cacheL2_working_line_028_BITS_532_TO_531_ETC___d1042;
  tUInt8 DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d994;
  tUInt8 DEF_cache_cacheD_working_line_07_BITS_20_TO_19_45__ETC___d646;
  tUInt8 DEF_IF_cache_cacheD_bram1_serverAdapter_outData_ff_ETC___d439;
  tUInt8 DEF_NOT_cache_cacheI_stb_first__179_BITS_67_TO_49__ETC___d1369;
  tUInt8 DEF_NOT_cache_cacheL2_stb_first__75_BITS_537_TO_51_ETC___d1031;
  tUInt8 DEF_NOT_cache_cacheD_stb_first__20_BITS_67_TO_49_0_ETC___d610;
  tUInt8 DEF_NOT_cache_cacheI_working_172_BITS_71_TO_68_173_ETC___d1232;
  tUInt8 DEF_NOT_cache_cacheL2_working_68_BIT_538_69___d1011;
  tUInt8 DEF_NOT_cache_cacheD_working_13_BITS_71_TO_68_14_E_ETC___d473;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h65432;
  tUInt8 DEF__read_offset__h29999;
  tUWide DEF_rv_core_getMMIOReq___d1789;
  tUWide DEF_rv_core_getDReq___d1767;
  tUWide DEF_rv_core_getIReq___d1743;
  tUWide DEF_cache_cacheI_memReqQ_first____d1712;
  tUWide DEF_cache_cacheL2_memReqQ_first____d1678;
  tUWide DEF_cache_cacheD_memReqQ_first____d1720;
  tUWide DEF_cache_cacheL2_bram_memory_read____d955;
  tUWide DEF_cache_mainMem_dl_d_19_rv_port1__read____d151;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port1__read____d160;
  tUWide DEF_cache_mainMem_dl_d_18_rv_port0__read____d149;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port1__read____d168;
  tUWide DEF_cache_mainMem_dl_d_17_rv_port0__read____d158;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port1__read____d176;
  tUWide DEF_cache_mainMem_dl_d_16_rv_port0__read____d166;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port1__read____d184;
  tUWide DEF_cache_mainMem_dl_d_15_rv_port0__read____d174;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port1__read____d192;
  tUWide DEF_cache_mainMem_dl_d_14_rv_port0__read____d182;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port1__read____d200;
  tUWide DEF_cache_mainMem_dl_d_13_rv_port0__read____d190;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port1__read____d208;
  tUWide DEF_cache_mainMem_dl_d_12_rv_port0__read____d198;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port1__read____d216;
  tUWide DEF_cache_mainMem_dl_d_11_rv_port0__read____d206;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port1__read____d224;
  tUWide DEF_cache_mainMem_dl_d_10_rv_port0__read____d214;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port1__read____d232;
  tUWide DEF_cache_mainMem_dl_d_9_rv_port0__read____d222;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port1__read____d240;
  tUWide DEF_cache_mainMem_dl_d_8_rv_port0__read____d230;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port1__read____d248;
  tUWide DEF_cache_mainMem_dl_d_7_rv_port0__read____d238;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port1__read____d256;
  tUWide DEF_cache_mainMem_dl_d_6_rv_port0__read____d246;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port1__read____d264;
  tUWide DEF_cache_mainMem_dl_d_5_rv_port0__read____d254;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port1__read____d272;
  tUWide DEF_cache_mainMem_dl_d_4_rv_port0__read____d262;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port1__read____d280;
  tUWide DEF_cache_mainMem_dl_d_3_rv_port0__read____d270;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port1__read____d288;
  tUWide DEF_cache_mainMem_dl_d_2_rv_port0__read____d278;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port1__read____d296;
  tUWide DEF_cache_mainMem_dl_d_1_rv_port0__read____d286;
  tUWide DEF_cache_mainMem_dl_d_0_rv_port0__read____d294;
  tUWide DEF_cache_cacheI_memRespQ_first____d1456;
  tUWide DEF_cache_cacheI_working_data__h71172;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_enqw__ETC___d1124;
  tUWide DEF_cache_cacheI_bram2_serverAdapter_outData_ff_fi_ETC___d1225;
  tUWide DEF_cache_cacheI_bram2_memory_read____d1157;
  tUWide DEF_data__h49554;
  tUWide DEF_v__h82229;
  tUWide DEF_cache_cacheD_memRespQ_first____d697;
  tUWide DEF_cache_cacheD_working_data__h35746;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_enqw__ETC___d365;
  tUWide DEF_cache_cacheD_bram2_serverAdapter_outData_ff_fi_ETC___d466;
  tUWide DEF_cache_cacheD_bram2_memory_read____d398;
  tUWide DEF_x_wget__h3239;
  tUWide DEF_x_first__h3124;
  tUWide DEF_v__h4302;
  tUWide DEF_mmioreq_first____d1806;
  tUWide DEF_dreq___d1783;
  tUWide DEF_ireq___d1756;
  tUWide DEF_cache_cacheL2_working_68_BITS_538_TO_0___d1026;
  tUWide DEF_cache_cacheL2_working_68_BITS_537_TO_0___d1010;
  tUWide DEF_din_datain_data__h49772;
  tUWide DEF_x3__h81944;
  tUWide DEF_x__h48978;
  tUWide DEF_x_data__h49433;
  tUWide DEF_x_first_data__h48780;
  tUWide DEF_x_wget_data__h46815;
  tUWide DEF_x__h82138;
  tUWide DEF_x__h14179;
  tUWide DEF_x__h13921;
  tUWide DEF_x__h13663;
  tUWide DEF_x__h13405;
  tUWide DEF_x__h13147;
  tUWide DEF_x__h12889;
  tUWide DEF_x__h12631;
  tUWide DEF_x__h12373;
  tUWide DEF_x__h12115;
  tUWide DEF_x__h11857;
  tUWide DEF_x__h11599;
  tUWide DEF_x__h11341;
  tUWide DEF_x__h11083;
  tUWide DEF_x__h10825;
  tUWide DEF_x__h10567;
  tUWide DEF_x__h10309;
  tUWide DEF_x__h10051;
  tUWide DEF_x__h9793;
  tUWide DEF_x__h9535;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_511_TO_480___d1479;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_479_TO_448___d1478;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_447_TO_416___d1476;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_415_TO_384___d1475;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_383_TO_352___d1473;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_351_TO_320___d1472;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_319_TO_288___d1470;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_287_TO_256___d1469;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_255_TO_224___d1467;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_223_TO_192___d1466;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_191_TO_160___d1464;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_159_TO_128___d1463;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_127_TO_96___d1461;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_95_TO_64___d1460;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_63_TO_32___d1458;
  tUInt32 DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0___d1457;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_511_TO_480___d720;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_479_TO_448___d719;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_447_TO_416___d717;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_415_TO_384___d716;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_383_TO_352___d714;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_351_TO_320___d713;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_319_TO_288___d711;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_287_TO_256___d710;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_255_TO_224___d708;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_223_TO_192___d707;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_191_TO_160___d705;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_159_TO_128___d704;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_127_TO_96___d702;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_95_TO_64___d701;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_63_TO_32___d699;
  tUInt32 DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0___d698;
  tUInt32 DEF_x__h65633;
  tUInt32 DEF_x__h30205;
  tUInt32 DEF_x__h65564;
  tUInt32 DEF_x__h30133;
  tUInt32 DEF_x__h74923;
  tUInt32 DEF_x__h39497;
  tUInt8 DEF__read_idx__h48894;
  tUInt8 DEF__read_idx__h65430;
  tUInt8 DEF__read_idx__h29997;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_ff_ETC___d1009;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d1008;
  tUWide DEF_v__h82005;
  tUWide DEF_IF_cache_cacheI_working_172_BIT_71_489_THEN_IF_ETC___d1674;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1646;
  tUWide DEF_IF_cache_cacheI_working_172_BIT_70_491_THEN_IF_ETC___d1673;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1654;
  tUWide DEF_IF_cache_cacheI_working_172_BIT_69_492_THEN_IF_ETC___d1672;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1662;
  tUWide DEF_IF_cache_cacheI_working_172_BIT_68_493_THEN_IF_ETC___d1671;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1670;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1480;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_ff_ETC___d1227;
  tUWide DEF_IF_cache_cacheI_bram2_serverAdapter_outData_en_ETC___d1226;
  tUWide DEF_IF_cache_cacheL2_stb_notEmpty__71_AND_cache_ca_ETC___d1021;
  tUWide DEF_x__h48993;
  tUWide DEF_IF_cache_cacheL2_bram_serverAdapter_outData_en_ETC___d1019;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_71_30_THEN_IF_c_ETC___d915;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d887;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_70_32_THEN_IF_c_ETC___d914;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d895;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_69_33_THEN_IF_c_ETC___d913;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d903;
  tUWide DEF_IF_cache_cacheD_working_13_BIT_68_34_THEN_IF_c_ETC___d912;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d911;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d721;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_ff_ETC___d468;
  tUWide DEF_IF_cache_cacheD_bram2_serverAdapter_outData_en_ETC___d467;
  tUWide DEF_v__h14217;
  tUWide DEF_x__h3337;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_0___d1358;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_1___d1356;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_2___d1353;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_3___d1351;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_4___d1348;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_5___d1346;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_6___d1343;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_7___d1341;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_8___d1338;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_9___d1336;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_10___d1333;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_11___d1331;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_12___d1328;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_13___d1326;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_14___d1323;
  tUInt8 DEF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_15___d1320;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_0___d599;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1___d597;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_2___d594;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_3___d592;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_4___d589;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_5___d587;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_6___d584;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_7___d582;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_8___d579;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_9___d577;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_10___d574;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_11___d572;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_12___d569;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_13___d567;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_14___d564;
  tUInt8 DEF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_15___d561;
  tUInt8 DEF__0_CONCAT_DONTCARE___d26;
  tUWide DEF_cache_cacheI_memReqQ_first__712_BITS_537_TO_51_ETC___d1715;
  tUWide DEF_cache_cacheD_memReqQ_first__720_BITS_537_TO_51_ETC___d1723;
  tUWide DEF__1_CONCAT_cache_cacheL2_stb_first__75___d1040;
  tUWide DEF__1_CONCAT_cache_cacheI_working_line_366_BITS_18_ETC___d1437;
  tUWide DEF_x_data__h70339;
  tUWide DEF__1_CONCAT_cache_cacheD_working_line_07_BITS_18__ETC___d678;
  tUWide DEF_x_data__h34913;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_line_028_BITS_5_ETC___d1050;
  tUWide DEF__0_CONCAT_cache_cacheI_working_172_CONCAT_DONTCARE___d1441;
  tUWide DEF__0_CONCAT_cache_cacheD_working_13_CONCAT_DONTCARE___d682;
  tUWide DEF__2_CONCAT_cache_cacheL2_stb_first__75_BITS_537__ETC___d1039;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_68_BITS_564_TO__ETC___d1065;
  tUWide DEF__1_CONCAT_cache_cacheL2_working_68_BITS_564_TO__ETC___d1069;
  tUWide DEF__1_CONCAT_IF_cache_mainMem_bram_serverAdapter_o_ETC___d310;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_0_rv_port0__read___ETC___d301;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_1_rv_port0__read___ETC___d293;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_2_rv_port0__read___ETC___d285;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_3_rv_port0__read___ETC___d277;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_4_rv_port0__read___ETC___d269;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_5_rv_port0__read___ETC___d261;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_6_rv_port0__read___ETC___d253;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_7_rv_port0__read___ETC___d245;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_8_rv_port0__read___ETC___d237;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_9_rv_port0__read___ETC___d229;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_10_rv_port0__read__ETC___d221;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_11_rv_port0__read__ETC___d213;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_12_rv_port0__read__ETC___d205;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_13_rv_port0__read__ETC___d197;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_14_rv_port0__read__ETC___d189;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_15_rv_port0__read__ETC___d181;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_16_rv_port0__read__ETC___d173;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_18_rv_port0__read__ETC___d157;
  tUWide DEF__1_CONCAT_cache_mainMem_dl_d_17_rv_port0__read__ETC___d165;
  tUWide DEF__0_CONCAT_DONTCARE___d155;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1669;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1661;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1653;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1645;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1477;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1399;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1396;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1360;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1355;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d910;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d902;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d894;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d886;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d718;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d601;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d596;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d640;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d637;
  tUWide DEF_cache_cacheD_working_data_53_BITS_127_TO_96_58_ETC___d676;
  tUWide DEF_cache_cacheI_working_data_412_BITS_127_TO_96_4_ETC___d1435;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1668;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1660;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1652;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1644;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1474;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1393;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1350;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d909;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d901;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d893;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d885;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d715;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d591;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d634;
  tUWide DEF_cache_cacheD_working_data_53_BITS_255_TO_224_6_ETC___d675;
  tUWide DEF_cache_cacheI_working_data_412_BITS_255_TO_224__ETC___d1434;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1667;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1659;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1651;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1643;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1471;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1390;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1345;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d908;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d900;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d892;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d884;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d712;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d586;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d631;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1666;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1658;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1650;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1642;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1468;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1387;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1340;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d907;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d899;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d891;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d883;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d709;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d581;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d628;
  tUWide DEF_cache_cacheD_working_data_53_BITS_383_TO_352_6_ETC___d674;
  tUWide DEF_cache_cacheI_working_data_412_BITS_383_TO_352__ETC___d1433;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1665;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1657;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1649;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1641;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1465;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1384;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1335;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d906;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d898;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d890;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d882;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d706;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d576;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d625;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1664;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1656;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1648;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1640;
  tUWide DEF_cache_cacheI_memRespQ_first__456_BITS_31_TO_0__ETC___d1462;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1381;
  tUWide DEF_IF_cache_cacheI_working_172_BITS_3_TO_0_309_EQ_ETC___d1330;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d905;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d897;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d889;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d881;
  tUWide DEF_cache_cacheD_memRespQ_first__97_BITS_31_TO_0_9_ETC___d703;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d571;
  tUWide DEF_IF_cache_cacheD_working_13_BITS_3_TO_0_50_EQ_1_ETC___d622;
  tUWide DEF_rv_core_getIReq_743_BITS_63_TO_38_748_CONCAT_r_ETC___d1750;
  tUWide DEF_rv_core_getDReq_767_BITS_63_TO_38_772_CONCAT_r_ETC___d1774;
  tUWide DEF_cache_cacheD_working_13_BITS_67_TO_4_56_CONCAT_ETC___d557;
  tUWide DEF_cache_cacheI_working_172_BITS_67_TO_4_315_CONC_ETC___d1316;
  tUWide DEF_ireq_756_BITS_67_TO_32_757_CONCAT_cache_respI__ETC___d1759;
  tUWide DEF_dreq_783_BITS_67_TO_32_784_CONCAT_cache_respD__ETC___d1785;
 
 /* Rules */
 public:
  void RL_bram_serverAdapterA_outData_enqueue();
  void RL_bram_serverAdapterA_outData_dequeue();
  void RL_bram_serverAdapterA_cnt_finalAdd();
  void RL_bram_serverAdapterA_s1__dreg_update();
  void RL_bram_serverAdapterA_stageReadResponseAlways();
  void RL_bram_serverAdapterA_moveToOutFIFO();
  void RL_bram_serverAdapterA_overRun();
  void RL_bram_serverAdapterB_outData_enqueue();
  void RL_bram_serverAdapterB_outData_dequeue();
  void RL_bram_serverAdapterB_cnt_finalAdd();
  void RL_bram_serverAdapterB_s1__dreg_update();
  void RL_bram_serverAdapterB_stageReadResponseAlways();
  void RL_bram_serverAdapterB_moveToOutFIFO();
  void RL_bram_serverAdapterB_overRun();
  void RL_cache_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_cache_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_cache_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_cache_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_mainMem_bram_serverAdapter_overRun();
  void RL_cache_mainMem_dl_try_move();
  void RL_cache_mainMem_dl_try_move_1();
  void RL_cache_mainMem_dl_try_move_2();
  void RL_cache_mainMem_dl_try_move_3();
  void RL_cache_mainMem_dl_try_move_4();
  void RL_cache_mainMem_dl_try_move_5();
  void RL_cache_mainMem_dl_try_move_6();
  void RL_cache_mainMem_dl_try_move_7();
  void RL_cache_mainMem_dl_try_move_8();
  void RL_cache_mainMem_dl_try_move_9();
  void RL_cache_mainMem_dl_try_move_10();
  void RL_cache_mainMem_dl_try_move_11();
  void RL_cache_mainMem_dl_try_move_12();
  void RL_cache_mainMem_dl_try_move_13();
  void RL_cache_mainMem_dl_try_move_14();
  void RL_cache_mainMem_dl_try_move_15();
  void RL_cache_mainMem_dl_try_move_16();
  void RL_cache_mainMem_dl_try_move_17();
  void RL_cache_mainMem_dl_try_move_18();
  void RL_cache_mainMem_deq();
  void RL_cache_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram1_serverAdapter_overRun();
  void RL_cache_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheD_bram2_serverAdapter_overRun();
  void RL_cache_cacheD_count();
  void RL_cache_cacheD_req_process();
  void RL_cache_cacheD_mvStbToL1();
  void RL_cache_cacheD_startMiss();
  void RL_cache_cacheD_sendFillReq();
  void RL_cache_cacheD_waitFillResp_Ld();
  void RL_cache_cacheD_waitFillResp_St();
  void RL_cache_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_cache_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_cache_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_cache_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheL2_bram_serverAdapter_overRun();
  void RL_cache_cacheL2_count();
  void RL_cache_cacheL2_req_process();
  void RL_cache_cacheL2_mvStbToL1();
  void RL_cache_cacheL2_startMiss();
  void RL_cache_cacheL2_sendFillReq();
  void RL_cache_cacheL2_waitFillResp_Ld();
  void RL_cache_cacheL2_waitFillResp_St();
  void RL_cache_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram1_serverAdapter_overRun();
  void RL_cache_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache_cacheI_bram2_serverAdapter_overRun();
  void RL_cache_cacheI_count();
  void RL_cache_cacheI_req_process();
  void RL_cache_cacheI_mvStbToL1();
  void RL_cache_cacheI_startMiss();
  void RL_cache_cacheI_sendFillReq();
  void RL_cache_cacheI_waitFillResp_Ld();
  void RL_cache_cacheI_waitFillResp_St();
  void RL_cache_connectCacheDram();
  void RL_cache_connectDramCache();
  void RL_cache_connectL2L1Cache();
  void RL_cache_connectCacheL1L2Instr();
  void RL_cache_connectCacheL1L2Data();
  void RL_cache_respsI();
  void RL_cache_respsD();
  void RL_tic();
  void RL_requestI();
  void RL_responseI();
  void RL_requestD();
  void RL_responseD();
  void RL_requestMMIO();
  void RL_responseMMIO();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_pipelined &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_pipelined &backing);
};

#endif /* ifndef __mktop_pipelined_h__ */
