module module_0 (
    input logic [id_1 : 1] id_2,
    input id_3,
    output [1 : id_2] id_4,
    input logic [id_2 : 1] id_5,
    output id_6,
    input logic id_7
);
  id_8 id_9 (
      .id_7(1),
      .id_5(1),
      .id_7(id_1)
  );
endmodule
