// Seed: 780454877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd43,
    parameter id_1 = 32'd39
) (
    input  wor  _id_0,
    input  tri0 _id_1,
    output tri1 id_2
);
  assign id_2 = id_0;
  logic id_4[id_1 : -1];
  logic [-1 'b0 : 1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4
  );
  uwire [id_0 : 1] id_6 = 1;
  assign id_5 = -1;
  logic id_7;
  ;
endmodule
