#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul  5 18:51:29 2021
# Process ID: 10720
# Current directory: D:/single_cycle_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17880 D:\single_cycle_cpu\single_cycle_cpu.xpr
# Log file: D:/single_cycle_cpu/vivado.log
# Journal file: D:/single_cycle_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/single_cycle_cpu/single_cycle_cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/190110628/single_cycle_cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 880.266 ; gain = 73.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (2#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-226] default block is never used [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:45]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (4#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-6157] synthesizing module 'WD_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WD_MUX' (5#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALUB_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUB_MUX' (8#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'shifter32' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter32' (9#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (11#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design control has unconnected port clk
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 929.004 ; gain = 122.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 929.004 ; gain = 122.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 929.004 ; gain = 122.391
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'U_insfetch'
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'U_dataRAM'
INFO: [Netlist 29-17] Analyzing 9824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1487.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8192 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.754 ; gain = 749.141
36 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.754 ; gain = 749.141
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1608.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (2#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-226] default block is never used [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:45]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (4#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-6157] synthesizing module 'WD_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WD_MUX' (5#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALUB_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUB_MUX' (8#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'shifter32' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter32' (9#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (11#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design control has unconnected port clk
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.945 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.945 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1608.945 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'U_insfetch'
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'U_dataRAM'
INFO: [Netlist 29-17] Analyzing 9824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1750.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8192 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.855 ; gain = 141.910
35 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.855 ; gain = 141.910
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (2#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-226] default block is never used [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:45]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (4#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-6157] synthesizing module 'WD_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WD_MUX' (5#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALUB_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUB_MUX' (8#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'shifter32' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter32' (9#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (11#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design control has unconnected port clk
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
WARNING: [Synth 8-3331] design WD_MUX has unconnected port clk
WARNING: [Synth 8-3331] design idecode has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'U_insfetch'
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'U_dataRAM'
INFO: [Netlist 29-17] Analyzing 9824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1750.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8192 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.855 ; gain = 0.000
35 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1750.855 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (2#1) [D:/single_cycle_cpu/.Xil/Vivado-10720-WOODENSTONE-LAPTOP/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (3#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-226] default block is never used [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:45]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (4#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/idecode.v:24]
INFO: [Synth 8-6157] synthesizing module 'WD_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-226] default block is never used [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:37]
INFO: [Synth 8-6155] done synthesizing module 'WD_MUX' (5#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/WD_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALUB_MUX' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUB_MUX' (8#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALUB_MUX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'shifter32' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'shifter32' (9#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/shifter32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/ALU.v:25]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (11#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [D:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port debug_wb_have_inst driven by constant 1
WARNING: [Synth 8-3331] design control has unconnected port clk
WARNING: [Synth 8-3331] design control has unconnected port instruction[31]
WARNING: [Synth 8-3331] design control has unconnected port instruction[29]
WARNING: [Synth 8-3331] design control has unconnected port instruction[28]
WARNING: [Synth 8-3331] design control has unconnected port instruction[27]
WARNING: [Synth 8-3331] design control has unconnected port instruction[26]
WARNING: [Synth 8-3331] design control has unconnected port instruction[25]
WARNING: [Synth 8-3331] design control has unconnected port instruction[24]
WARNING: [Synth 8-3331] design control has unconnected port instruction[23]
WARNING: [Synth 8-3331] design control has unconnected port instruction[22]
WARNING: [Synth 8-3331] design control has unconnected port instruction[21]
WARNING: [Synth 8-3331] design control has unconnected port instruction[20]
WARNING: [Synth 8-3331] design control has unconnected port instruction[19]
WARNING: [Synth 8-3331] design control has unconnected port instruction[18]
WARNING: [Synth 8-3331] design control has unconnected port instruction[17]
WARNING: [Synth 8-3331] design control has unconnected port instruction[16]
WARNING: [Synth 8-3331] design control has unconnected port instruction[15]
WARNING: [Synth 8-3331] design control has unconnected port instruction[11]
WARNING: [Synth 8-3331] design control has unconnected port instruction[10]
WARNING: [Synth 8-3331] design control has unconnected port instruction[9]
WARNING: [Synth 8-3331] design control has unconnected port instruction[8]
WARNING: [Synth 8-3331] design control has unconnected port instruction[7]
WARNING: [Synth 8-3331] design WD_MUX has unconnected port clk
WARNING: [Synth 8-3331] design idecode has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1750.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/inst_mem/inst_mem.dcp' for cell 'U_insfetch'
INFO: [Project 1-454] Reading design checkpoint 'd:/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/ip/data_mem/data_mem.dcp' for cell 'U_dataRAM'
INFO: [Netlist 29-17] Analyzing 9824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1833.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8192 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 8192 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1833.961 ; gain = 83.105
36 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1833.961 ; gain = 83.105
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  5 21:28:34 2021...
