{
  "DESIGN_NAME": "eFPGA_top",
  "VERILOG_FILES": [
    "dir::Fabric/BlockRAM_1KB.v",
    "dir::Fabric/ConfigFSM.v",
    "dir::Fabric/Frame_Data_Reg.v",
    "dir::Fabric/Frame_Select.v",
    "dir::Fabric/bitbang.v",
    "dir::Fabric/config_UART.v",
    "dir::Fabric/eFPGA.v",
    "dir::Fabric/eFPGA_Config.v",
    "dir::Fabric/eFPGA_top.v",
    "dir::Fabric/models_pack.v"
  ],
  "FP_TAP_VERTICAL_HALO": 50,
  "FP_TAP_HORIZONTAL_HALO": 50,
  "RUN_KLAYOUT_XOR": 0,
  "RUN_MAGIC_DRC": 0,
  "QUIT_ON_SYNTH_CHECKS": 0,
  "PL_TARGET_DENSITY": 0.3,
  "ROUTING_CORES": 10,
  "CLOCK_PERIOD": 40,
  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "GRT_ALLOW_CONGESTION": 1,
  "// ROUTING_STRATEGY": 3,
  "// DRT_OPT_ITERS": 128,
  "FP_PDN_ENABLE_MACROS_GRID": 1,

  "QUIT_ON_MAGIC_DRC": 0,
  "// FP_PDN_MACRO_HOOKS": "eFPGA_inst.Tile_X1Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y0_N_term_single2 vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y0_N_term_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y0_N_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y1_W_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y1_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y1_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y1_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y2_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y2_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y2_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y3_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y3_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y3_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y3_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y4_W_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y4_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y4_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y5_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y5_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y5_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y5_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y6_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y6_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y6_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y7_W_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y7_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y7_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y7_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y8_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y8_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y8_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y9_W_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y9_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y9_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y9_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X0Y10_W_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y10_RegFile vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y10_LUT4AB vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X1Y11_S_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X2Y11_S_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X3Y11_S_term_single2 vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X4Y11_S_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X5Y11_S_IO vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X6Y11_S_term_DSP vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X7Y11_S_term_single vccd1 vssd1 VPWR VGND, eFPGA_inst.Tile_X8Y11_S_IO vccd1 vssd1 VPWR VGND",
  "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
  "MAGIC_DEF_LABELS": 0,
  "VERILOG_FILES_BLACKBOX": [
    "dir::/Fabric/bb/eFPGA_blackboxes.v"
  ],
  "FP_PDN_HORIZONTAL_HALO": 35,
  "FP_PDN_VERTICAL_HALO": 35,
  "FP_PDN_AUTO_ADJUST": 1,
  "PL_MACRO_HALO": "50 50",
  "LVS_CONNECT_BY_LABEL": 1,
  "EXTRA_LEFS": [
    "dir::tiles/W_term_single/macro/sky130A/lef/W_term_single.lef",
    "dir::tiles/N_term_single/macro/sky130A/lef/N_term_single.lef",
    "dir::tiles/W_IO/macro/sky130A/lef/W_IO.lef",
    "dir::tiles/N_IO/macro/sky130A/lef/N_IO.lef",
    "dir::tiles/RegFile/macro/sky130A/lef/RegFile.lef",
    "dir::tiles/S_term_single/macro/sky130A/lef/S_term_single.lef",
    "dir::tiles/S_IO/macro/sky130A/lef/S_IO.lef",
    "dir::tiles/LUT4AB/macro/sky130A/lef/LUT4AB.lef",
    "dir::tiles/S_term_single2/macro/sky130A/lef/S_term_single2.lef",
    "dir::tiles/DSP/macro/sky130A/lef/DSP.lef",
    "dir::tiles/N_term_single2/macro/sky130A/lef/N_term_single2.lef",
    "dir::tiles/N_term_DSP/macro/sky130A/lef/N_term_DSP.lef",
    "dir::tiles/S_term_DSP/macro/sky130A/lef/S_term_DSP.lef"
  ],
  "EXTRA_GDS_FILES": [
    "dir::tiles/W_term_single/macro/sky130A/gds/W_term_single.gds",
    "dir::tiles/N_term_single/macro/sky130A/gds/N_term_single.gds",
    "dir::tiles/W_IO/macro/sky130A/gds/W_IO.gds",
    "dir::tiles/N_IO/macro/sky130A/gds/N_IO.gds",
    "dir::tiles/RegFile/macro/sky130A/gds/RegFile.gds",
    "dir::tiles/S_term_single/macro/sky130A/gds/S_term_single.gds",
    "dir::tiles/S_IO/macro/sky130A/gds/S_IO.gds",
    "dir::tiles/LUT4AB/macro/sky130A/gds/LUT4AB.gds",
    "dir::tiles/S_term_single2/macro/sky130A/gds/S_term_single2.gds",
    "dir::tiles/DSP/macro/sky130A/gds/DSP.gds",
    "dir::tiles/N_term_single2/macro/sky130A/gds/N_term_single2.gds",
    "dir::tiles/N_term_DSP/macro/sky130A/gds/N_term_DSP.gds",
    "dir::tiles/S_term_DSP/macro/sky130A/gds/S_term_DSP.gds"
  ],
  "// EXTRA_LIBS": [ ],
  "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
  "IO_SYNC": 0,
  "MAX_TRANSITION_CONSTRAINT": 1.5,
  "RUN_LINTER": 1,
  "FP_PDN_IRDROP": 0,
  "RUN_IRDROP_REPORT": 0,
  "FP_PDN_CHECK_NODES": 0,
  "SYNTH_ELABORATE_ONLY": 0,
  "PL_RANDOM_GLB_PLACEMENT": 0,
  "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
  "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
  "PL_RESIZER_BUFFER_INPUT_PORTS": 1,
  "FP_PDN_ENABLE_RAILS": 1,
  "GRT_REPAIR_ANTENNAS": 1,
  "RUN_FILL_INSERTION": 1,
  "RUN_TAP_DECAP_INSERTION": 1,
  "FP_PDN_VPITCH": 75,
  "FP_PDN_HPITCH": 75,
  "FP_PDN_VOFFSET": 30,
  "FP_PDN_HOFFSET": 30,
  "RUN_CTS": 1,
  "MAGIC_ZEROIZE_ORIGIN": 0,
  "FP_SIZING": "absolute",
  "RUN_CVC": 0,
  "UNIT": 2.4,
  "// RUN_IO_PLACEMENT": "0",
  "// RUN_IO_ROUTING": "0",
  "FP_PDN_CORE_RING": 0,
  "FP_PDN_CORE_RING_VWIDTH": 3.1,
  "FP_PDN_CORE_RING_HWIDTH": 3.1,
  "FP_PDN_CORE_RING_VOFFSET": 12.45,
  "FP_PDN_CORE_RING_HOFFSET": 12.45,
  "FP_PDN_CORE_RING_VSPACING": 1.7,
  "FP_PDN_CORE_RING_HSPACING": 1.7,
  "FP_PDN_VWIDTH": 3.1,
  "FP_PDN_HWIDTH": 3.1,
  "FP_PDN_VSPACING": "expr::(5 * $FP_PDN_CORE_RING_VWIDTH)",
  "FP_PDN_HSPACING": "expr::(5 * $FP_PDN_CORE_RING_HWIDTH)",
  "FP_PDN_MULTILAYER": true,
  "FP_PDN_CFG": "dir::pdn_cfg.tcl",
  "VDD_NETS": [
    "VPWR"
  ],
  "GND_NETS": [
    "VGND"
  ],
  "PL_RESIZER_HOLD_SLACK_MARGIN": 2.4,
  "GLB_RESIZER_HOLD_SLACK_MARGIN": 2.4,
  "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
  "pdk::sky130*": {
    "RT_MAX_LAYER": "met4",
    "DIE_AREA": "0 0 2800 3500",
    "scl::sky130_fd_sc_hd": {
      "CLOCK_PERIOD": 40
    },
    "scl::sky130_fd_sc_hdll": {
      "CLOCK_PERIOD": 10
    },
    "scl::sky130_fd_sc_hs": {
      "CLOCK_PERIOD": 8
    },
    "scl::sky130_fd_sc_ls": {
      "CLOCK_PERIOD": 10,
      "SYNTH_MAX_FANOUT": 5
    },
    "scl::sky130_fd_sc_ms": {
      "CLOCK_PERIOD": 10
    }
  }
}
