PASS 0
PASS 1 - name gt_ini gt_fni: input list
 _f1_1      ARN   F_CF:	IB4,	IB5,		link count = 2
 IB4					link count = 2
 IB5					link count = 3
 IX0					link count = 4
 IX0.0					link count = 4
 IX0.1					link count = 6
 IX0.2					link count = 8
 IX0.3					link count = 10
 QB1					link count = 12
 QB1_0      ARN   OUTW:	IB5,		link count = 13
 QW2        ARN  ARITH:	sum,		link count = 14
 QW2_0      ARN   OUTW:	QW2,		link count = 16
 QX0					link count = 16
 QX0.0					link count = 16
 QX0.0_0     OR   OUTX:	 IX0.0,		link count = 17
 QX0.1       OR   GATE:	 IX0.3,	 IX0.2,	 IX0.1,	 IX0.0,		link count = 21
 QX0.1_0     OR   OUTX:	 QX0.1,		link count = 24
 QX0.2       OR   GATE:	 QX0.2_2,	 QX0.2_1,		link count = 26
 QX0.2_0     OR   OUTX:	 QX0.2,		link count = 29
 QX0.2_1    AND   GATE:	 IX0.1,	 IX0.0,		link count = 31
 QX0.2_2    AND   GATE:	 IX0.3,	 IX0.2,		link count = 35
 QX0.3      AND   GATE:	 IX0.3,	 IX0.2,	 IX0.1,	 IX0.0,		link count = 41
 QX0.3_0     OR   OUTX:	 QX0.3,		link count = 44
 QX0.4      ARN   GATE:	IB4,	IB5,		link count = 46
 QX0.4_0     OR   OUTX:	 QX0.4,		link count = 49
 QX0.5      ARN   GATE:	IB4,	IB5,		link count = 51
 QX0.5_0     OR   OUTX:	 QX0.5,		link count = 54
 QX0.6      ARN   GATE:	IB4,	IB5,		link count = 56
 QX0.6_0     OR   OUTX:	 QX0.6,		link count = 59
 QX0.7       OR   GATE:	 QX0.7_4,	 QX0.7_3,	 QX0.7_2,	 QX0.7_1,		link count = 63
 QX0.7_0     OR   OUTX:	 QX0.7,		link count = 66
 QX0.7_1    ARN   GATE:	IB4,		link count = 67
 QX0.7_2    ARN   GATE:	IB4,		link count = 70
 QX0.7_3    ARN   GATE:	IB5,		link count = 73
 QX0.7_4    ARN   GATE:	IB5,		link count = 76
 iClock					link count = 78
 iConst					link count = 78
 sum        ARN  ARITH:	IB4,	IB5,		link count = 81
 x					link count = 82
 y					link count = 82
 link count = 82
PASS 2 - symbol table: name inputs outputs delay-references
 _f1_1      2   1
 IB4       -1   7
 IB5       -1   8
 IX0        0  15
 IX0.0      0   4
 IX0.1      0   3
 IX0.2      0   3
 IX0.3      0   3
 QB1@	 IB5
 QB1_0      1   0
 QW2        1   1
 QW2_0      1   0
 QX0        0 255
 QX0.0@	 IX0.0
 QX0.0_0    1   1
 QX0.1      4   1
 QX0.1_0    1   2
 QX0.2      2   1
 QX0.2_0    1   4
 QX0.2_1    2   1
 QX0.2_2    2   1
 QX0.3      4   1
 QX0.3_0    1   8
 QX0.4      2   1
 QX0.4_0    1  16
 QX0.5      2   1
 QX0.5_0    1  32
 QX0.6      2   1
 QX0.6_0    1  64
 QX0.7      4   1
 QX0.7_0    1 128
 QX0.7_1    1   1
 QX0.7_2    1   1
 QX0.7_3    1   1
 QX0.7_4    1   1
 iClock    -1   1
 iConst     1   0 - DELETED
 sum        2   1
 x@	 IB4
 y@	 IB5
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 _f1_1      ARN   F_CF:	0x0()	0x0(),	:iClock,
 IB4       INPW  ARITH:	_f1_1,	QX0.4,	QX0.5,	QX0.6,	QX0.7_1,	QX0.7_2,	sum,
 IB5       INPW  ARITH:	_f1_1,	QB1_0,	QX0.4,	QX0.5,	QX0.6,	QX0.7_3,	QX0.7_4,	sum,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	QX0.0_0,	QX0.1,	QX0.2_1,	QX0.3,
 IX0.1     INPX   GATE:	QX0.1,	QX0.2_1,	QX0.3,
 IX0.2     INPX   GATE:	QX0.1,	QX0.2_2,	QX0.3,
 IX0.3     INPX   GATE:	QX0.1,	QX0.2_2,	QX0.3,
 QB1      ALIAS  ARITH:	IB5
 QB1_0      ARN   OUTW:	0x0()	0x101
 QW2        ARN  ARITH:	0x0()	QW2_0,
 QW2_0      ARN   OUTW:	0x0()	0x102
 QX0       INPB   OUTW:	0xff
 QX0.0    ALIAS   GATE:	IX0.0
 QX0.0_0     OR   OUTX:	QX0	0x01
 QX0.1       OR   GATE:	QX0.1_0,
 QX0.1_0     OR   OUTX:	QX0	0x02
 QX0.2       OR   GATE:	QX0.2_0,
 QX0.2_0     OR   OUTX:	QX0	0x04
 QX0.2_1    AND   GATE:	QX0.2,
 QX0.2_2    AND   GATE:	QX0.2,
 QX0.3      AND   GATE:	QX0.3_0,
 QX0.3_0     OR   OUTX:	QX0	0x08
 QX0.4      ARN   GATE:	0x0()	QX0.4_0,
 QX0.4_0     OR   OUTX:	QX0	0x10
 QX0.5      ARN   GATE:	0x0()	QX0.5_0,
 QX0.5_0     OR   OUTX:	QX0	0x20
 QX0.6      ARN   GATE:	0x0()	QX0.6_0,
 QX0.6_0     OR   OUTX:	QX0	0x40
 QX0.7       OR   GATE:	QX0.7_0,
 QX0.7_0     OR   OUTX:	QX0	0x80
 QX0.7_1    ARN   GATE:	0x0()	QX0.7,
 QX0.7_2    ARN   GATE:	0x0()	QX0.7,
 QX0.7_3    ARN   GATE:	0x0()	QX0.7,
 QX0.7_4    ARN   GATE:	0x0()	QX0.7,
 iClock     CLK  CLCKL:
 sum        ARN  ARITH:	0x0()	QW2,
 x        ALIAS  ARITH:	IB4
 y        ALIAS  ARITH:	IB5

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    +	_f1_1:	2 inputs
	    [	IB4:	0000 inputs
	    [	IB5:	0000 inputs
	    [	IX0:	0000 inputs
	    <	IX0.0:	0000 inputs
	    <	IX0.1:	0000 inputs
	    <	IX0.2:	0000 inputs
	    <	IX0.3:	0000 inputs
	    +	QB1_0:	1 inputs
	    +	QW2:	1 inputs
	    +	QW2_0:	1 inputs
	    ]	QX0:	0000 inputs
	    |	QX0.0_0:	1 inputs
	    |	QX0.1:	4 inputs
	    |	QX0.1_0:	1 inputs
	    |	QX0.2:	2 inputs
	    |	QX0.2_0:	1 inputs
	    &	QX0.2_1:	2 inputs
	    &	QX0.2_2:	2 inputs
	    &	QX0.3:	4 inputs
	    |	QX0.3_0:	1 inputs
	    +	QX0.4:	2 inputs
	    |	QX0.4_0:	1 inputs
	    +	QX0.5:	2 inputs
	    |	QX0.5_0:	1 inputs
	    +	QX0.6:	2 inputs
	    |	QX0.6_0:	1 inputs
	    |	QX0.7:	4 inputs
	    |	QX0.7_0:	1 inputs
	    +	QX0.7_1:	1 inputs
	    +	QX0.7_2:	1 inputs
	    +	QX0.7_3:	1 inputs
	    +	QX0.7_4:	1 inputs
	    +	sum:	2 inputs
== Pass 4:
IB4:	0	_f1_1 +1 ==> +1	QX0.4 +1 ==> +1	QX0.5 +1 ==>> -1
		QX0.6 +1 ==> +1	QX0.7_1 +1 ==>> -1	QX0.7_2 +1 ==> +1	sum 0 ==> 0
IB5:	0	_f1_1 +1 ==> +1	QB1_0 0 ==> 0	QX0.4 +1 ==> +1
		QX0.5 -1 ==> -1	QX0.6 +1 ==> +1	QX0.7_3 +1 ==>> -1	QX0.7_4 +1 ==> +1
		sum 0 ==> 0
IX0.0:	+1
IX0.1:	+1
IX0.2:	+1
IX0.3:	+1
QW2:	0	QW2_0 0 ==> 0
QX0.1:	+1
QX0.2:	+1
QX0.2_1:	+2
QX0.2_2:	+2
QX0.3:	+4
QX0.4:	+1
QX0.5:	-1
QX0.6:	+1
QX0.7:	+1
QX0.7_1:	-1
QX0.7_2:	+1
QX0.7_3:	-1
QX0.7_4:	+1
sum:	0	QW2 0 ==> 0
== Init complete =======
