<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='181' ll='186' type='bool llvm::BitVector::any() const'/>
<use f='llvm/llvm/include/llvm/ADT/BitVector.h' l='203' u='c' c='_ZNK4llvm9BitVector4noneEv'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='180'>/// any - Returns true if any bit is set.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='209' u='c' c='_ZNK4llvm14SmallBitVector3anyEv'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='779' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='837' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS10755327'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1405' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17calcCompactRegionERNS0_20GlobalSplitCandidateE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1924' u='c' c='_ZN12_GLOBAL__N_18RAGreedy24calculateRegionSplitCostERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_14BlockFrequencyERjbPb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='536' u='c' c='_ZN4llvm12RegScavenger16scavengeRegisterEPKNS_19TargetRegisterClassENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64Subtarget.h' l='353' u='c' c='_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='628' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SpeculationHardening.cpp' l='646' u='c' c='_ZN12_GLOBAL__N_127AArch64SpeculationHardening32lowerSpeculationSafeValuePseudosERN4llvm17MachineBasicBlockEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1295' u='c' c='_ZNK4llvm15SIFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='134' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet5emptyEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='154' u='c' c='_ZNK12_GLOBAL__N_111RegisterSet5emptyEv'/>
<use f='llvm/llvm/lib/Transforms/Scalar/NewGVN.cpp' l='3289' u='c' c='_ZN12_GLOBAL__N_16NewGVN26iterateTouchedInstructionsEv'/>
<use f='llvm/llvm/tools/llvm-exegesis/lib/SnippetGenerator.cpp' l='245' u='c' c='_ZN4llvm8exegesisL18randomizeMCOperandERKNS0_9LLVMStateERKNS0_11InstructionERKNS0_8VariableERNS_9MCOperandERKNS_9BitVectorE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1030' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
