<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8" /> 
<meta name="viewport" content="width=device-width, initial-scale=1, viewport-fit=cover"> 
<title>Hardcaml: 2.2.9 Single Port RAM</title>
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/katex.min.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/main.css">
<link rel="stylesheet" type="text/css" href="/hardcaml-docs/static/css/global-overrides.css">
</head>
<link rel="shortcut icon" href="/hardcaml-docs/favicon.png"type="image/ico"/>
<body class="znai-theme theme-znai-dark">
<script>(function() {
    var themeNameKey = 'znaiTheme';
    var darkThemeName = 'znai-dark';
    var lightThemeName = 'default';

    var znaiTheme = {
        changeHandlers: [],
        addChangeHandler(handler) {
            this.changeHandlers.push(handler);
        },
        removeChangeHandler(handler) {
            var idx = this.changeHandlers.indexOf(handler);
            this.changeHandlers.splice(idx, 1);
        },
        set(name) {
            this.name = name;
            document.body.className = 'znai-theme theme-' + name;

            var idx = 0;
            var len = this.changeHandlers.length;
            for (; idx < len; idx++) {
                this.changeHandlers[idx](name);
            }
        },
        setExplicitly(name) {
            storeThemeName(name);
            this.set(name);
        },
        setExplicitlyIfNotSetAlready(name) {
            const themeName = getStoredThemeName();
            if (themeName) {
                return
            }

            this.setExplicitly(name)
        },
        toggle() {
            this.setExplicitly(this.name === lightThemeName ? darkThemeName : lightThemeName)
        }
    };

    var mediaThemeName = setLightMatchMediaListenerAndGetThemeName()
    var themeName = getStoredThemeName() || mediaThemeName;
    znaiTheme.set(themeName);

    window.znaiTheme = znaiTheme;

    function getStoredThemeName() {
        return localStorage.getItem(themeNameKey);
    }

    function storeThemeName(name) {
        return localStorage.setItem(themeNameKey, name);
    }

    function setLightMatchMediaListenerAndGetThemeName() {
        if (!window.matchMedia) {
            return darkThemeName;
        }

        var lightQuery = window.matchMedia('(prefers-color-scheme: light)');
        lightQuery.addListener(function (e) {
            const newThemeName = e.matches ? lightThemeName : darkThemeName;
            znaiTheme.setExplicitly(newThemeName);
        });

        return lightQuery.matches ? lightThemeName : darkThemeName;
    }
})()</script>
<div id="znai"><div id="znai-initial-page-loading" style="margin: -20px 0 0 -20px; padding: 0 40px 40px 0; width: 100vw; height: 100vh; display: flex; justify-content: center; align-items: center">
    <div></div>
</div><section id="page-content" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<header><h1>Single Port RAM</h1></header>
<p>This is a synchronous single port RAM with the following specifications Memory Size 8 words  8 bits 64 bits total Address width 3 bits 2^3^ 8 addresses Data width 8 bits each memory location stores a byte Port Configuration Single port design One shared address bus for both reads and writes One data input bus One data output bus Timing Behavior Synchronous operation All operations occur on the rising edge of the clock Write operations happen when is active Read operations happen on every clock cycle regardless of Read behavior during simultaneous write is consistent reads the previous value not the new one Verilog VHDL Hardcaml write_enable write_enable module single_port_ram input clock write_enable input 2 0 address input 7 0 write_data output reg 7 0 read_data reg 7 0 mem 0 7 always @ posedge clock begin if write_enable mem address &lt; write_data read_data &lt; mem address end endmodule library ieee use ieee std_logic_1164 all use ieee numeric_std all entity single_port_ram is port clock write_enable in std_logic address in std_logic_vector 2 downto 0 write_data in std_logic_vector 7 downto 0 read_data out std_logic_vector 7 downto 0 end entity architecture rtl of single_port_ram is type mem_t is array 0 to 7 of std_logic_vector 7 downto 0 signal mem mem_t signal read_data_int std_logic_vector 7 downto 0 begin read_data &lt; read_data_int process clock is begin if rising_edge clock then if write_enable 1 then mem to_integer unsigned address &lt; write_data end if read_data_int &lt; mem to_integer unsigned address end if end process end architecture let single_port_ram clock address write_enable write_data let spec Reg_spec create clock in multiport_memory Int pow 2 width address write_ports | write_clock clock write_enable write_address address write_data | read_addresses | address | 0 |&gt; reg spec</p>
</article>
</section>
<section id="table-of-contents" style="max-width: 640px; margin-left: auto; margin-right: auto;">
<article>
<a href="/hardcaml-docs/introduction/why/">1.1 Why Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/installing_with_opam/">1.2 Installing the Opensource Release</a>
</article>

<article>
<a href="/hardcaml-docs/introduction/quick_overview/">1.3 Quick Overview</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/combinational_logic/">2.1 Combinational Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rom/">2.1.1 ROM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mux4/">2.1.2 Mux4</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/priority_encoder/">2.1.3 Priority Encoder</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/parity/">2.1.4 Parity</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/alu/">2.1.5 ALU</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sequential_logic/">2.2 Sequential Logic</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/jk_flip_flop/">2.2.1 JK Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/t_flip_flop/">2.2.2 T Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/d_flip_flop/">2.2.3 D Flip Flop</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/ring_counter/">2.2.4 Ring Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/mobius_counter/">2.2.5 Mobius Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/modulo_n_counter/">2.2.6 Modulo N Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/gray_counter/">2.2.7 Gray Counter</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/bidirectional_shift_reg/">2.2.8 Bidirectional Shift Register</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/single_port_ram/">2.2.9 Single Port RAM</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/sync_fifo/">2.2.10 Synchronous FIFO</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/circuits/">2.3 Circuits</a>
</article>

<article>
<a href="/hardcaml-docs/designing-circuits/rtl_generation/">2.4 RTL Generation</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/simulation/">3.1 Simulating with Cyclesim</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveforms/">3.2 Waveforms</a>
</article>

<article>
<a href="/hardcaml-docs/simulating-circuits/waveterm_interactive_viewer/">3.3 Interactive Viewer</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/naming/">4.1 Naming</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/always/">4.2 Always DSL</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/binary_coded_decimal/">4.2.1 BCD Conversion</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/cylon_eye/">4.2.2 Cylon Eye</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/state_machine_always_api/">4.3 Designing State Machines</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/sequence_detector/">4.3.1 Sequence Detector</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/double_dabble/">4.3.2 Double Dabble</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/instantiation/">4.4 Instantiation</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/structural/">4.5 Working with Structural</a>
</article>

<article>
<a href="/hardcaml-docs/more-on-circuit-design/conversion-to-rtl/">4.6 How Hardcaml Converts Signals</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/hardcaml_interfaces/">5.1 Hardcaml Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/interfaces_with_ppx_hardcaml/">5.2 Interfaces with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_interfaces/">5.3 Module Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/simulating_with_interfaces/">5.4 Simulating with Interfaces</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/enums_in_hardcaml/">5.5 Enums in Hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/typed_alu/">5.5.1 Typed ALU</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/scopes/">5.6 Scopes</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/module_hierarchies/">5.7 Module Hierarchies</a>
</article>

<article>
<a href="/hardcaml-docs/using-interfaces/naming_with_ppx_hardcaml/">5.8 Naming with ppx_hardcaml</a>
</article>

<article>
<a href="/hardcaml-docs/examples/counter/">6.1 Counter</a>
</article>

<article>
<a href="/hardcaml-docs/examples/serial_multiplier/">6.2 Serial Multipler</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fibonacci_numbers/">6.3 Fibonacci Numbers</a>
</article>

<article>
<a href="/hardcaml-docs/examples/fft/">6.4 FFT</a>
</article>

<article>
<a href="/hardcaml-docs/examples/binary_search/">6.5 Binary Search</a>
</article>

<article>
<a href="/hardcaml-docs/examples/quicksort/">6.6 Quicksort</a>
</article>

<article>
<a href="/hardcaml-docs/libraries/high_performance_simulation_backends/">7.1 High Performance Simulation Backends</a>
</article>
</section>
</div>
<script type="text/javascript" src="/hardcaml-docs/footer.js"></script>
<script type="text/javascript" src="/hardcaml-docs/toc.js"></script>
<script type="text/javascript" src="/hardcaml-docs/assets.js"></script>
<script type="module" src="/hardcaml-docs/static/main.js"></script>
<script type="module" src="/hardcaml-docs/search-index.js"></script>
<script type="module">
document.getElementById('znai').innerHTML = '';
/*<!--*/
window.ReactDOM.render(React.createElement(Documentation, {
  "docMeta" : {
    "viewOn" : {
      "link" : "https://github.com/janestreet/hardcaml",
      "title" : "View Source"
    },
    "id" : "hardcaml-docs",
    "title" : "Hardcaml",
    "type" : "",
    "previewEnabled" : false
  },
  "page" : {
    "type" : "Page",
    "content" : [ {
      "id" : "single-port-ram",
      "additionalIds" : [ ],
      "title" : "Single Port RAM",
      "type" : "Section",
      "content" : [ {
        "type" : "Paragraph",
        "content" : [ {
          "text" : "This is a synchronous single-port RAM with the following specifications:",
          "type" : "SimpleText"
        } ]
      }, {
        "bulletMarker" : "-",
        "tight" : false,
        "type" : "BulletList",
        "content" : [ {
          "type" : "ListItem",
          "content" : [ {
            "type" : "Paragraph",
            "content" : [ {
              "type" : "StrongEmphasis",
              "content" : [ {
                "text" : "Memory Size",
                "type" : "SimpleText"
              } ]
            }, {
              "text" : ": 8 words Ã— 8 bits (64 bits total)",
              "type" : "SimpleText"
            } ]
          }, {
            "bulletMarker" : "-",
            "tight" : true,
            "type" : "BulletList",
            "content" : [ {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "Address width: 3 bits (2^3^ = 8 addresses)",
                  "type" : "SimpleText"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "Data width: 8 bits (each memory location stores a byte)",
                  "type" : "SimpleText"
                } ]
              } ]
            } ]
          } ]
        }, {
          "type" : "ListItem",
          "content" : [ {
            "type" : "Paragraph",
            "content" : [ {
              "type" : "StrongEmphasis",
              "content" : [ {
                "text" : "Port Configuration",
                "type" : "SimpleText"
              } ]
            }, {
              "text" : ": Single-port design",
              "type" : "SimpleText"
            } ]
          }, {
            "bulletMarker" : "-",
            "tight" : true,
            "type" : "BulletList",
            "content" : [ {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "One shared address bus for both reads and writes",
                  "type" : "SimpleText"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "One data input bus",
                  "type" : "SimpleText"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "One data output bus",
                  "type" : "SimpleText"
                } ]
              } ]
            } ]
          } ]
        }, {
          "type" : "ListItem",
          "content" : [ {
            "type" : "Paragraph",
            "content" : [ {
              "type" : "StrongEmphasis",
              "content" : [ {
                "text" : "Timing Behavior",
                "type" : "SimpleText"
              } ]
            }, {
              "text" : ": Synchronous operation",
              "type" : "SimpleText"
            } ]
          }, {
            "bulletMarker" : "-",
            "tight" : true,
            "type" : "BulletList",
            "content" : [ {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "All operations occur on the rising edge of the clock",
                  "type" : "SimpleText"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "Write operations happen when ",
                  "type" : "SimpleText"
                }, {
                  "code" : "write_enable",
                  "type" : "InlinedCode"
                }, {
                  "text" : " is active",
                  "type" : "SimpleText"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "Read operations happen on every clock cycle regardless of ",
                  "type" : "SimpleText"
                }, {
                  "code" : "write_enable",
                  "type" : "InlinedCode"
                } ]
              } ]
            }, {
              "type" : "ListItem",
              "content" : [ {
                "type" : "Paragraph",
                "content" : [ {
                  "text" : "Read behavior during simultaneous write is consistent (reads the previous value, not the new one)",
                  "type" : "SimpleText"
                } ]
              } ]
            } ]
          } ]
        } ]
      }, {
        "id" : "single-port-ram-verilog",
        "additionalIds" : [ "verilog" ],
        "level" : 2,
        "title" : "Verilog",
        "type" : "SubHeading"
      }, {
        "lang" : "verilog",
        "snippet" : "module single_port_ram (\n  input clock, write_enable,\n  input [2:0] address,\n  input [7:0] write_data,\n  output reg [7:0] read_data\n);\n\n  reg [7:0] mem[0:7];\n\n  always @(posedge clock) begin\n    if (write_enable)\n      mem[address] <= write_data;\n    read_data <= mem[address];\n  end\n\nendmodule",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "single-port-ram-vhdl",
        "additionalIds" : [ "vhdl" ],
        "level" : 2,
        "title" : "VHDL",
        "type" : "SubHeading"
      }, {
        "lang" : "vhdl",
        "snippet" : "library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity single_port_ram is\n  port (\n    clock, write_enable : in std_logic;\n    address : in std_logic_vector(2 downto 0);\n    write_data : in std_logic_vector(7 downto 0);\n    read_data : out std_logic_vector(7 downto 0)\n  );\nend entity;\n\narchitecture rtl of single_port_ram is \n\n  type mem_t is array (0 to 7) of std_logic_vector(7 downto 0);\n  signal mem : mem_t;\n  signal read_data_int : std_logic_vector(7 downto 0);\n\nbegin\n\n  read_data <= read_data_int;\n\n  process (clock) is\n  begin\n      if rising_edge(clock) then\n        if write_enable = '1' then\n          mem(to_integer(unsigned(address))) <= write_data;\n        end if;\n        read_data_int <= mem(to_integer(unsigned(address)));\n      end if;\n  end process;\n\nend architecture;",
        "lineNumber" : "",
        "type" : "Snippet"
      }, {
        "id" : "single-port-ram-hardcaml",
        "additionalIds" : [ "hardcaml" ],
        "level" : 2,
        "title" : "Hardcaml",
        "type" : "SubHeading"
      }, {
        "lang" : "ocaml",
        "snippet" : "let single_port_ram ~clock ~address ~write_enable ~write_data =\n  let spec = Reg_spec.create ~clock () in\n  (multiport_memory\n     (Int.pow 2 (width address))\n     ~write_ports:\n       [| { write_clock = clock; write_enable; write_address = address; write_data } |]\n     ~read_addresses:[| address |]).(0)\n  |> reg spec\n;;",
        "lineNumber" : "",
        "type" : "Snippet"
      } ]
    } ],
    "lastModifiedTime" : 1750709443871,
    "tocItem" : {
      "chapterTitle" : "Designing Circuits",
      "pageTitle" : "2.2.9 Single Port RAM",
      "pageMeta" : {
        "parent" : [ "sequential_logic.mdx" ],
        "title" : [ "2.2.9 Single Port RAM" ],
        "uuid" : [ "b6122f4f-c9e4-3a44-0820-71e365fe12a9" ]
      },
      "dirName" : "designing-circuits",
      "fileName" : "single_port_ram",
      "fileExtension" : "md",
      "viewOnRelativePath" : null,
      "pageSectionIdTitles" : [ {
        "title" : "Single Port RAM",
        "id" : "single-port-ram",
        "customAnchorId" : "single-port-ram"
      } ]
    }
  }
}), document.getElementById("znai"));
/*-->*/

</script>

</body>
</html>
