Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 22:17:19 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_vga_top_timing_summary_routed.rpt -pb cpu_vga_top_timing_summary_routed.pb -rpx cpu_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_vga_top
| Device       : 7a35tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2653 register/latch pins with no clock driven by root clock pin: test_clk/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7563 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.416      -24.454                     12                  345        0.239        0.000                      0                  345        3.000        0.000                       0                   161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                             ------------       ----------      --------------
my_vga/inst/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_ip             {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_ip             {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vga/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_ip                  -2.416      -24.454                     12                  345        0.239        0.000                      0                  345        7.192        0.000                       0                   157  
  clkfbout_clk_wiz_ip                                                                                                                                                              47.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vga/inst/clk_wiz/inst/clk_in1
  To Clock:  my_vga/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :           12  Failing Endpoints,  Worst Slack       -2.416ns,  Total Violation      -24.454ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.416ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.790ns  (logic 11.352ns (63.812%)  route 6.438ns (36.188%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139    14.804 r  my_vga/inst/reg_r_reg[2]_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.804    my_vga/inst/reg_r_reg[2]_i_59_n_0
    SLICE_X11Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.179 f  my_vga/inst/reg_r_reg[2]_i_15/O[3]
                         net (fo=26, routed)          1.039    16.217    my_vga/inst/reg_r4__4_6[3]
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.357    16.574 r  my_vga/inst/reg_g[2]_i_17/O
                         net (fo=1, routed)           0.000    16.574    my_vga/inst/reg_g[2]_i_17_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    17.034 r  my_vga/inst/reg_g_reg[2]_i_5/CO[3]
                         net (fo=3, routed)           1.217    18.251    my_vga/inst/reg_r23_in
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.148    18.399 r  my_vga/inst/reg_r[2]_i_10/O
                         net (fo=4, routed)           1.068    19.467    my_vga/inst/reg_r[2]_i_10_n_0
    SLICE_X14Y102        LUT6 (Prop_lut6_I3_O)        0.148    19.615 r  my_vga/inst/reg_r[2]_i_1_comp_6/O
                         net (fo=1, routed)           0.000    19.615    my_vga/inst/reg_r[2]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  my_vga/inst/reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X14Y102        FDRE                                         r  my_vga/inst/reg_r_reg[2]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X14Y102        FDRE (Setup_fdre_C_D)        0.112    17.198    my_vga/inst/reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -19.615    
  -------------------------------------------------------------------
                         slack                                 -2.416    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.666ns  (logic 11.275ns (63.824%)  route 6.391ns (36.176%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264    14.929 f  my_vga/inst/reg_r_reg[2]_i_59/O[0]
                         net (fo=19, routed)          1.091    16.019    my_vga/inst/reg_r4__4_5[0]
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.339    16.358 r  my_vga/inst/reg_b[2]_i_17/O
                         net (fo=1, routed)           0.000    16.358    my_vga/inst/reg_b[2]_i_17_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.009 f  my_vga/inst/reg_b_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           1.319    18.328    my_vga/inst/reg_r29_in
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.148    18.476 f  my_vga/inst/reg_g[2]_i_3_replica/O
                         net (fo=5, routed)           0.867    19.343    my_vga/inst/reg_g[2]_i_3_n_0_repN
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.148    19.491 r  my_vga/inst/reg_r[1]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.491    my_vga/inst/reg_r[1]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[1]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.112    17.198    my_vga/inst/reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -19.491    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.280ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.653ns  (logic 11.275ns (63.871%)  route 6.378ns (36.129%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264    14.929 f  my_vga/inst/reg_r_reg[2]_i_59/O[0]
                         net (fo=19, routed)          1.091    16.019    my_vga/inst/reg_r4__4_5[0]
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.339    16.358 r  my_vga/inst/reg_b[2]_i_17/O
                         net (fo=1, routed)           0.000    16.358    my_vga/inst/reg_b[2]_i_17_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.009 f  my_vga/inst/reg_b_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           1.319    18.328    my_vga/inst/reg_r29_in
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.148    18.476 f  my_vga/inst/reg_g[2]_i_3_replica/O
                         net (fo=5, routed)           0.854    19.330    my_vga/inst/reg_g[2]_i_3_n_0_repN
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.148    19.478 r  my_vga/inst/reg_r[3]_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.478    my_vga/inst/reg_r[3]_i_2_n_0
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[3]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.112    17.198    my_vga/inst/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -19.478    
  -------------------------------------------------------------------
                         slack                                 -2.280    

Slack (VIOLATED) :        -2.231ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.602ns  (logic 11.564ns (65.697%)  route 6.038ns (34.303%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.069 f  my_vga/inst/reg_r_reg[2]_i_59/O[1]
                         net (fo=19, routed)          1.126    16.195    my_vga/inst/reg_r4__4_5[1]
    SLICE_X13Y102        LUT2 (Prop_lut2_I0_O)        0.340    16.535 r  my_vga/inst/reg_r[2]_i_53/O
                         net (fo=1, routed)           0.000    16.535    my_vga/inst/reg_r[2]_i_53_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.186 f  my_vga/inst/reg_r_reg[2]_i_13/CO[3]
                         net (fo=7, routed)           1.368    18.553    my_vga/inst/reg_r211_in
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.148    18.701 r  my_vga/inst/reg_g[2]_i_2_replica/O
                         net (fo=1, routed)           0.277    18.978    my_vga/inst/reg_g[2]_i_2_n_0_repN
    SLICE_X8Y105         LUT6 (Prop_lut6_I0_O)        0.148    19.126 r  my_vga/inst/reg_g[3]_i_2/O
                         net (fo=2, routed)           0.153    19.279    my_vga/inst/reg_g[3]_i_2_n_0
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.148    19.427 r  my_vga/inst/reg_g[0]_i_1/O
                         net (fo=1, routed)           0.000    19.427    my_vga/inst/reg_g[0]
    SLICE_X8Y105         FDRE                                         r  my_vga/inst/reg_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X8Y105         FDRE                                         r  my_vga/inst/reg_g_reg[0]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.110    17.196    my_vga/inst/reg_g_reg[0]
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                         -19.427    
  -------------------------------------------------------------------
                         slack                                 -2.231    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.598ns  (logic 11.564ns (65.712%)  route 6.034ns (34.288%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.069 f  my_vga/inst/reg_r_reg[2]_i_59/O[1]
                         net (fo=19, routed)          1.126    16.195    my_vga/inst/reg_r4__4_5[1]
    SLICE_X13Y102        LUT2 (Prop_lut2_I0_O)        0.340    16.535 r  my_vga/inst/reg_r[2]_i_53/O
                         net (fo=1, routed)           0.000    16.535    my_vga/inst/reg_r[2]_i_53_n_0
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.186 f  my_vga/inst/reg_r_reg[2]_i_13/CO[3]
                         net (fo=7, routed)           1.368    18.553    my_vga/inst/reg_r211_in
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.148    18.701 r  my_vga/inst/reg_g[2]_i_2_replica/O
                         net (fo=1, routed)           0.277    18.978    my_vga/inst/reg_g[2]_i_2_n_0_repN
    SLICE_X8Y105         LUT6 (Prop_lut6_I0_O)        0.148    19.126 r  my_vga/inst/reg_g[3]_i_2/O
                         net (fo=2, routed)           0.149    19.275    my_vga/inst/reg_g[3]_i_2_n_0
    SLICE_X8Y105         LUT5 (Prop_lut5_I4_O)        0.148    19.423 r  my_vga/inst/reg_g[3]_i_1/O
                         net (fo=1, routed)           0.000    19.423    my_vga/inst/reg_g[3]
    SLICE_X8Y105         FDRE                                         r  my_vga/inst/reg_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X8Y105         FDRE                                         r  my_vga/inst/reg_g_reg[3]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.112    17.198    my_vga/inst/reg_g_reg[3]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.191ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 11.423ns (65.257%)  route 6.082ns (34.743%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264    14.929 f  my_vga/inst/reg_r_reg[2]_i_59/O[0]
                         net (fo=19, routed)          1.091    16.019    my_vga/inst/reg_r4__4_5[0]
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.339    16.358 r  my_vga/inst/reg_b[2]_i_17/O
                         net (fo=1, routed)           0.000    16.358    my_vga/inst/reg_b[2]_i_17_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.009 r  my_vga/inst/reg_b_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           1.319    18.328    my_vga/inst/reg_r29_in
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.148    18.476 r  my_vga/inst/reg_g[2]_i_3_replica/O
                         net (fo=5, routed)           0.303    18.779    my_vga/inst/reg_g[2]_i_3_n_0_repN
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.148    18.927 r  my_vga/inst/reg_g[2]_i_1_comp/O
                         net (fo=2, routed)           0.254    19.182    my_vga/inst/reg_g[2]
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.148    19.330 r  my_vga/inst/reg_g[1]_i_1/O
                         net (fo=1, routed)           0.000    19.330    my_vga/inst/reg_g[1]
    SLICE_X13Y104        FDRE                                         r  my_vga/inst/reg_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X13Y104        FDRE                                         r  my_vga/inst/reg_g_reg[1]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.052    17.138    my_vga/inst/reg_g_reg[1]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -19.330    
  -------------------------------------------------------------------
                         slack                                 -2.191    

Slack (VIOLATED) :        -2.156ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.529ns  (logic 11.275ns (64.321%)  route 6.254ns (35.679%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264    14.929 f  my_vga/inst/reg_r_reg[2]_i_59/O[0]
                         net (fo=19, routed)          1.091    16.019    my_vga/inst/reg_r4__4_5[0]
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.339    16.358 r  my_vga/inst/reg_b[2]_i_17/O
                         net (fo=1, routed)           0.000    16.358    my_vga/inst/reg_b[2]_i_17_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.009 f  my_vga/inst/reg_b_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           1.319    18.328    my_vga/inst/reg_r29_in
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.148    18.476 f  my_vga/inst/reg_g[2]_i_3_replica/O
                         net (fo=5, routed)           0.730    19.206    my_vga/inst/reg_g[2]_i_3_n_0_repN
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.148    19.354 r  my_vga/inst/reg_r[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.354    my_vga/inst/reg_r[0]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X14Y103        FDRE                                         r  my_vga/inst/reg_r_reg[0]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.112    17.198    my_vga/inst/reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.198    
                         arrival time                         -19.354    
  -------------------------------------------------------------------
                         slack                                 -2.156    

Slack (VIOLATED) :        -1.889ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.202ns  (logic 11.616ns (67.527%)  route 5.586ns (32.473%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.040 f  my_vga/inst/reg_r_reg[2]_i_59/O[3]
                         net (fo=19, routed)          1.116    16.156    my_vga/inst/reg_r4__4_5[3]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.357    16.513 r  my_vga/inst/reg_r[2]_i_104/O
                         net (fo=1, routed)           0.000    16.513    my_vga/inst/reg_r[2]_i_104_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    16.973 r  my_vga/inst/reg_r_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.001    16.974    my_vga/inst/reg_r_reg[2]_i_42_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.193    17.167 r  my_vga/inst/reg_r_reg[2]_i_12/CO[1]
                         net (fo=7, routed)           0.903    18.070    my_vga/inst/reg_r212_in
    SLICE_X15Y102        LUT4 (Prop_lut4_I1_O)        0.358    18.428 r  my_vga/inst/reg_b[2]_i_2/O
                         net (fo=4, routed)           0.451    18.879    my_vga/inst/reg_b[2]_i_2_n_0
    SLICE_X17Y102        LUT6 (Prop_lut6_I4_O)        0.148    19.027 r  my_vga/inst/reg_b[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.027    my_vga/inst/reg_b[0]
    SLICE_X17Y102        FDRE                                         r  my_vga/inst/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X17Y102        FDRE                                         r  my_vga/inst/reg_b_reg[0]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)        0.052    17.138    my_vga/inst/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         17.138    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 -1.889    

Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.102ns  (logic 11.275ns (65.926%)  route 5.827ns (34.074%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264    14.929 f  my_vga/inst/reg_r_reg[2]_i_59/O[0]
                         net (fo=19, routed)          1.091    16.019    my_vga/inst/reg_r4__4_5[0]
    SLICE_X18Y105        LUT2 (Prop_lut2_I1_O)        0.339    16.358 r  my_vga/inst/reg_b[2]_i_17/O
                         net (fo=1, routed)           0.000    16.358    my_vga/inst/reg_b[2]_i_17_n_0
    SLICE_X18Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    17.009 r  my_vga/inst/reg_b_reg[2]_i_4/CO[3]
                         net (fo=6, routed)           1.319    18.328    my_vga/inst/reg_r29_in
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.148    18.476 r  my_vga/inst/reg_g[2]_i_3_replica/O
                         net (fo=5, routed)           0.303    18.779    my_vga/inst/reg_g[2]_i_3_n_0_repN
    SLICE_X14Y104        LUT6 (Prop_lut6_I3_O)        0.148    18.927 r  my_vga/inst/reg_g[2]_i_1_comp/O
                         net (fo=2, routed)           0.000    18.927    my_vga/inst/reg_g[2]
    SLICE_X14Y104        FDRE                                         r  my_vga/inst/reg_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X14Y104        FDRE                                         r  my_vga/inst/reg_g_reg[2]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X14Y104        FDRE (Setup_fdre_C_D)        0.110    17.196    my_vga/inst/reg_g_reg[2]
  -------------------------------------------------------------------
                         required time                         17.196    
                         arrival time                         -18.927    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.726ns  (required time - arrival time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/reg_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.037ns  (logic 11.616ns (68.181%)  route 5.421ns (31.819%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.815ns = ( 17.200 - 15.385 ) 
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.825     1.825    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.610     2.435 f  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.961     3.396    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X13Y97         LUT6 (Prop_lut6_I5_O)        0.148     3.544 r  my_vga/inst/reg_r4__2_i_1/O
                         net (fo=54, routed)          0.676     4.220    my_vga/inst/reg_r4__2_i_1_n_0
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.955     9.175 r  my_vga/inst/reg_r4__3/PCOUT[47]
                         net (fo=1, routed)           0.002     9.177    my_vga/inst/reg_r4__3_n_106
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    10.991 r  my_vga/inst/reg_r4__4/P[0]
                         net (fo=2, routed)           0.584    11.575    my_vga/inst/reg_r4__4_n_105
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.148    11.723 r  my_vga/inst/reg_r[2]_i_248/O
                         net (fo=1, routed)           0.000    11.723    my_vga/inst/reg_r[2]_i_248_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    12.376 r  my_vga/inst/reg_r_reg[2]_i_144/CO[3]
                         net (fo=1, routed)           0.000    12.376    my_vga/inst/reg_r_reg[2]_i_144_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    12.780 r  my_vga/inst/reg_r_reg[2]_i_216/O[1]
                         net (fo=2, routed)           0.891    13.672    my_vga/inst_n_24
    SLICE_X11Y103        LUT2 (Prop_lut2_I0_O)        0.340    14.012 r  my_vga/reg_r[2]_i_219/O
                         net (fo=1, routed)           0.000    14.012    my_vga/inst/reg_g[3]_i_30[1]
    SLICE_X11Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.653    14.665 r  my_vga/inst/reg_r_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000    14.665    my_vga/inst/reg_r_reg[2]_i_124_n_0
    SLICE_X11Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.040 f  my_vga/inst/reg_r_reg[2]_i_59/O[3]
                         net (fo=19, routed)          1.116    16.156    my_vga/inst/reg_r4__4_5[3]
    SLICE_X12Y99         LUT2 (Prop_lut2_I0_O)        0.357    16.513 r  my_vga/inst/reg_r[2]_i_104/O
                         net (fo=1, routed)           0.000    16.513    my_vga/inst/reg_r[2]_i_104_n_0
    SLICE_X12Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    16.973 r  my_vga/inst/reg_r_reg[2]_i_42/CO[3]
                         net (fo=1, routed)           0.001    16.974    my_vga/inst/reg_r_reg[2]_i_42_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.193    17.167 r  my_vga/inst/reg_r_reg[2]_i_12/CO[1]
                         net (fo=7, routed)           0.903    18.070    my_vga/inst/reg_r212_in
    SLICE_X15Y102        LUT4 (Prop_lut4_I1_O)        0.358    18.428 r  my_vga/inst/reg_b[2]_i_2/O
                         net (fo=4, routed)           0.286    18.714    my_vga/inst/reg_b[2]_i_2_n_0
    SLICE_X15Y101        LUT6 (Prop_lut6_I4_O)        0.148    18.862 r  my_vga/inst/reg_b[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.862    my_vga/inst/reg_b[3]
    SLICE_X15Y101        FDRE                                         r  my_vga/inst/reg_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.815    17.200    my_vga/inst/clk_vga
    SLICE_X15Y101        FDRE                                         r  my_vga/inst/reg_b_reg[3]/C
                         clock pessimism              0.019    17.219    
                         clock uncertainty           -0.132    17.086    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)        0.050    17.136    my_vga/inst/reg_b_reg[3]
  -------------------------------------------------------------------
                         required time                         17.136    
                         arrival time                         -18.862    
  -------------------------------------------------------------------
                         slack                                 -1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 my_vga/inst/modenum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.193ns (57.846%)  route 0.141ns (42.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/modenum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/modenum_reg[0]/Q
                         net (fo=1, routed)           0.141     1.096    my_vga/inst/modenum[0]
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.084     1.084    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[0]/C
                         clock pessimism             -0.322     0.762    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.095     0.857    my_vga/inst/mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 my_vga/inst/modenum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.193ns (57.846%)  route 0.141ns (42.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.084ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/modenum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/modenum_reg[1]/Q
                         net (fo=1, routed)           0.141     1.096    my_vga/inst/modenum[1]
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.084     1.084    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[1]/C
                         clock pessimism             -0.322     0.762    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.091     0.853    my_vga/inst/mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 my_vga/inst/v_current_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/v_current_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.257ns (55.410%)  route 0.207ns (44.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.865     0.865    my_vga/inst/clk_vga
    SLICE_X13Y107        FDRE                                         r  my_vga/inst/v_current_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.193     1.058 r  my_vga/inst/v_current_reg[8]/Q
                         net (fo=49, routed)          0.207     1.265    my_vga/inst/v_current_reg_n_0_[8]
    SLICE_X15Y107        LUT5 (Prop_lut5_I2_O)        0.064     1.329 r  my_vga/inst/v_current[9]_i_1/O
                         net (fo=1, routed)           0.000     1.329    my_vga/inst/v_current[9]_i_1_n_0
    SLICE_X15Y107        FDRE                                         r  my_vga/inst/v_current_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.189     1.189    my_vga/inst/clk_vga
    SLICE_X15Y107        FDRE                                         r  my_vga/inst/v_current_reg[9]/C
                         clock pessimism             -0.304     0.885    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.140     1.025    my_vga/inst/v_current_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 my_vga/inst/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/sep_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.341ns (71.928%)  route 0.133ns (28.073%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.761ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.761     0.761    my_vga/inst/clk_vga
    SLICE_X49Y87         FDRE                                         r  my_vga/inst/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.193     0.954 r  my_vga/inst/count_reg[29]/Q
                         net (fo=2, routed)           0.133     1.087    my_vga/inst/count_reg_n_0_[29]
    SLICE_X48Y87         LUT6 (Prop_lut6_I3_O)        0.062     1.149 r  my_vga/inst/sep_count[1]_i_3/O
                         net (fo=1, routed)           0.000     1.149    my_vga/inst/sep_count[1]_i_3_n_0
    SLICE_X48Y87         MUXF7 (Prop_muxf7_I1_O)      0.086     1.235 r  my_vga/inst/sep_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.235    my_vga/inst/sep_count_reg[1]_i_1_n_0
    SLICE_X48Y87         FDRE                                         r  my_vga/inst/sep_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.082     1.082    my_vga/inst/clk_vga
    SLICE_X48Y87         FDRE                                         r  my_vga/inst/sep_count_reg[1]/C
                         clock pessimism             -0.304     0.778    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.142     0.920    my_vga/inst/sep_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 my_vga/inst/h_current_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/h_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.285ns (60.487%)  route 0.186ns (39.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.764     0.764    my_vga/inst/clk_vga
    SLICE_X12Y96         FDRE                                         r  my_vga/inst/h_current_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.223     0.987 r  my_vga/inst/h_current_reg[9]/Q
                         net (fo=174, routed)         0.186     1.173    my_vga/inst/h_current_reg_n_0_[9]
    SLICE_X15Y96         LUT6 (Prop_lut6_I4_O)        0.062     1.235 r  my_vga/inst/h_current[6]_i_1/O
                         net (fo=1, routed)           0.000     1.235    my_vga/inst/h_current[6]
    SLICE_X15Y96         FDRE                                         r  my_vga/inst/h_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.086     1.086    my_vga/inst/clk_vga
    SLICE_X15Y96         FDRE                                         r  my_vga/inst/h_current_reg[6]/C
                         clock pessimism             -0.302     0.784    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.126     0.910    my_vga/inst/h_current_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 my_vga/inst/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.255ns (54.224%)  route 0.215ns (45.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/mode_reg[1]/Q
                         net (fo=55, routed)          0.215     1.170    my_vga/inst/mode[1]
    SLICE_X48Y86         LUT5 (Prop_lut5_I2_O)        0.062     1.232 r  my_vga/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.232    my_vga/inst/count[0]
    SLICE_X48Y86         FDRE                                         r  my_vga/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.081     1.081    my_vga/inst/clk_vga
    SLICE_X48Y86         FDRE                                         r  my_vga/inst/count_reg[0]/C
                         clock pessimism             -0.302     0.779    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.126     0.905    my_vga/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 my_vga/inst/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.255ns (54.073%)  route 0.217ns (45.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/mode_reg[1]/Q
                         net (fo=55, routed)          0.217     1.172    my_vga/inst/mode[1]
    SLICE_X48Y86         LUT5 (Prop_lut5_I2_O)        0.062     1.234 r  my_vga/inst/count[18]_i_1/O
                         net (fo=1, routed)           0.000     1.234    my_vga/inst/count[18]
    SLICE_X48Y86         FDRE                                         r  my_vga/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.081     1.081    my_vga/inst/clk_vga
    SLICE_X48Y86         FDRE                                         r  my_vga/inst/count_reg[18]/C
                         clock pessimism             -0.302     0.779    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.124     0.903    my_vga/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 my_vga/inst/mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.255ns (51.280%)  route 0.242ns (48.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/mode_reg[0]/Q
                         net (fo=55, routed)          0.242     1.197    my_vga/inst/mode[0]
    SLICE_X51Y88         LUT5 (Prop_lut5_I1_O)        0.062     1.259 r  my_vga/inst/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.259    my_vga/inst/count[27]
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.085     1.085    my_vga/inst/clk_vga
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[27]/C
                         clock pessimism             -0.289     0.796    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.126     0.922    my_vga/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 my_vga/inst/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.255ns (51.257%)  route 0.242ns (48.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/mode_reg[1]/Q
                         net (fo=55, routed)          0.242     1.197    my_vga/inst/mode[1]
    SLICE_X51Y88         LUT5 (Prop_lut5_I2_O)        0.062     1.259 r  my_vga/inst/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.259    my_vga/inst/count[25]
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.085     1.085    my_vga/inst/clk_vga
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[25]/C
                         clock pessimism             -0.289     0.796    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.124     0.920    my_vga/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 my_vga/inst/mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.255ns (50.973%)  route 0.245ns (49.028%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         0.762     0.762    my_vga/inst/clk_vga
    SLICE_X49Y88         FDRE                                         r  my_vga/inst/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.193     0.955 r  my_vga/inst/mode_reg[0]/Q
                         net (fo=55, routed)          0.245     1.200    my_vga/inst/mode[0]
    SLICE_X51Y88         LUT5 (Prop_lut5_I1_O)        0.062     1.262 r  my_vga/inst/count[30]_i_1/O
                         net (fo=1, routed)           0.000     1.262    my_vga/inst/count[30]
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/inst/clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=155, routed)         1.085     1.085    my_vga/inst/clk_vga
    SLICE_X51Y88         FDRE                                         r  my_vga/inst/count_reg[30]/C
                         clock pessimism             -0.289     0.796    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.126     0.922    my_vga/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.538         15.385      12.847     BUFGCTRL_X0Y1    my_vga/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y97     my_vga/inst/h_current_reg[10]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y96     my_vga/inst/h_current_reg[8]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y107    my_vga/inst/v_current_reg[5]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X21Y109    my_vga/inst/v_current_reg[5]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y107    my_vga/inst/v_current_reg[5]_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X16Y107    my_vga/inst/v_current_reg[8]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X13Y107    my_vga/inst/v_current_reg[8]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X48Y86     my_vga/inst/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y107    my_vga/inst/v_current_reg[5]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X21Y109    my_vga/inst/v_current_reg[5]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y107    my_vga/inst/v_current_reg[5]_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y107    my_vga/inst/v_current_reg[8]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y107    my_vga/inst/v_current_reg[8]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y112    my_vga/inst/h_current_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X31Y110    my_vga/inst/h_current_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y108    my_vga/inst/v_current_reg[3]_rep_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y102    my_vga/inst/reg_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y101    my_vga/inst/reg_b_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y97     my_vga/inst/h_current_reg[10]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X13Y96     my_vga/inst/h_current_reg[8]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X21Y109    my_vga/inst/v_current_reg[5]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y107    my_vga/inst/v_current_reg[8]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y87     my_vga/inst/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y87     my_vga/inst/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y87     my_vga/inst/count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y87     my_vga/inst/count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y88     my_vga/inst/count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X51Y88     my_vga/inst/count_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.538         50.000      47.462     BUFGCTRL_X0Y3    my_vga/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  my_vga/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



