module top_contra(
    input CLOCK_50,
    input [1:0] KEY,
    input [9:0] SW,
    output [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6,
    output [2:0] LEDR  // Para debug (estado actual)
);

    wire slow_clk;

    clk_divider clk_div_inst (
        .clk(CLOCK_50),
        .rst(KEY[0]),
        .clk_div(slow_clk)
    );

    contra fsm_inst (
        .clk(slow_clk),
        .KEY(KEY),
        .SW(SW),
        .HEX0(HEX0),
        .HEX1(HEX1),
        .HEX2(HEX2),
        .HEX3(HEX3),
        .HEX4(HEX4),
        .HEX5(HEX5),
        .HEX6(HEX6),
        .LED_STATE(LEDR)
    );

endmodule
