

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s'
================================================================
* Date:           Thu Dec 12 22:34:58 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.152 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 75.000 ns | 75.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    410|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|      75|      2|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    150|    -|
|Register         |        -|      -|     356|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     431|    562|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |                Instance                |               Module              | BRAM_18K| DSP48E| FF | LUT| URAM|
    +----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |myproject_axi_mul_17ns_18s_28_2_1_U434  |myproject_axi_mul_17ns_18s_28_2_1  |        0|      1|  75|   2|    0|
    +----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |Total                                   |                                   |        0|      1|  75|   2|    0|
    +----------------------------------------+-----------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table4_U     |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_exp_table4   |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table5_U  |softmax_stable_array_array_ap_fixed_20_8_5_3_0_3u_softmax_config28_s_invert_tbfk  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_9_fu_530_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_516_p2                 |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_501_p2                   |     +    |      0|  0|  25|          18|          18|
    |sub_ln1193_1_fu_274_p2            |     -    |      0|  0|  28|          21|          21|
    |sub_ln1193_2_fu_329_p2            |     -    |      0|  0|  28|          21|          21|
    |sub_ln1193_fu_219_p2              |     -    |      0|  0|  28|          21|          21|
    |and_ln786_1_fu_302_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_357_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_247_p2               |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op131         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op17          |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_549_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_201_p2           |   icmp   |      0|  0|  18|          20|          20|
    |icmp_ln1496_fu_192_p2             |   icmp   |      0|  0|  18|          20|          20|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_320_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_375_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_567_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_265_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_425_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_459_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_583_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_391_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_433_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_467_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_591_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_399_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_fu_196_p3             |  select  |      0|  0|  20|           1|          20|
    |x_max_V_fu_206_p3                 |  select  |      0|  0|  20|           1|          20|
    |y_V_1_fu_441_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_475_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_599_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_407_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_314_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_369_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_253_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_4_fu_308_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_363_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_555_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_561_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_259_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_296_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_351_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_543_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_241_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 410|         197|         352|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |exp_table4_address0      |  21|          4|   10|         40|
    |grp_fu_153_p0            |  21|          4|   17|         68|
    |grp_fu_153_p1            |  15|          3|   18|         54|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         31|   54|        182|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |exp_res_0_V_reg_678                |  17|   0|   17|          0|
    |exp_res_0_V_reg_678_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_1_V_reg_689                |  17|   0|   17|          0|
    |exp_res_1_V_reg_689_pp0_iter3_reg  |  17|   0|   17|          0|
    |exp_res_2_V_reg_700                |  17|   0|   17|          0|
    |exp_res_2_V_reg_700_pp0_iter3_reg  |  17|   0|   17|          0|
    |icmp_ln1496_reg_648                |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_723              |  18|   0|   18|          0|
    |ret_V_reg_707                      |  18|   0|   18|          0|
    |sext_ln241_reg_728                 |  28|   0|   28|          0|
    |tmp_data_0_V_1_reg_627             |  20|   0|   20|          0|
    |tmp_data_0_V_reg_738               |  20|   0|   20|          0|
    |tmp_data_1_V_1_reg_634             |  20|   0|   20|          0|
    |tmp_data_1_V_reg_748               |  20|   0|   20|          0|
    |tmp_data_2_V_1_reg_641             |  20|   0|   20|          0|
    |tmp_data_2_V_reg_758               |  20|   0|   20|          0|
    |x_max_V_reg_653                    |  20|   0|   20|          0|
    |y_V_1_reg_663                      |  10|   0|   10|          0|
    |y_V_2_reg_668                      |  10|   0|   10|          0|
    |y_V_3_reg_713                      |  10|   0|   10|          0|
    |y_V_reg_658                        |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 356|   0|  356|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<20,8,5,3,0>,3u>,softmax_config28> | return value |
|data_V_data_0_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|res_V_data_0_V_din       | out |   20|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   20|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   20|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

