
smartMuseumShowcase_2560_C.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800200  0000180e  000018a2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000180e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000038  00800244  00800244  000018e6  2**0
                  ALLOC
  3 .noinit       00000001  0080027c  0080027c  000018e6  2**0
                  ALLOC
  4 .comment      00000030  00000000  00000000  000018e6  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001918  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003e0  00000000  00000000  00001958  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000034b0  00000000  00000000  00001d38  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012bc  00000000  00000000  000051e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000245f  00000000  00000000  000064a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000099c  00000000  00000000  00008904  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000c39  00000000  00000000  000092a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000024d8  00000000  00000000  00009ed9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000350  00000000  00000000  0000c3b1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	7c c0       	rjmp	.+248    	; 0xfa <__ctors_end>
       2:	00 00       	nop
       4:	aa c0       	rjmp	.+340    	; 0x15a <__bad_interrupt>
       6:	00 00       	nop
       8:	a8 c0       	rjmp	.+336    	; 0x15a <__bad_interrupt>
       a:	00 00       	nop
       c:	85 c7       	rjmp	.+3850   	; 0xf18 <__vector_3>
       e:	00 00       	nop
      10:	b0 c7       	rjmp	.+3936   	; 0xf72 <__vector_4>
      12:	00 00       	nop
      14:	a4 c2       	rjmp	.+1352   	; 0x55e <__vector_5>
      16:	00 00       	nop
      18:	a0 c0       	rjmp	.+320    	; 0x15a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	9e c0       	rjmp	.+316    	; 0x15a <__bad_interrupt>
      1e:	00 00       	nop
      20:	9c c0       	rjmp	.+312    	; 0x15a <__bad_interrupt>
      22:	00 00       	nop
      24:	9a c0       	rjmp	.+308    	; 0x15a <__bad_interrupt>
      26:	00 00       	nop
      28:	98 c0       	rjmp	.+304    	; 0x15a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	96 c0       	rjmp	.+300    	; 0x15a <__bad_interrupt>
      2e:	00 00       	nop
      30:	94 c0       	rjmp	.+296    	; 0x15a <__bad_interrupt>
      32:	00 00       	nop
      34:	92 c0       	rjmp	.+292    	; 0x15a <__bad_interrupt>
      36:	00 00       	nop
      38:	90 c0       	rjmp	.+288    	; 0x15a <__bad_interrupt>
      3a:	00 00       	nop
      3c:	8e c0       	rjmp	.+284    	; 0x15a <__bad_interrupt>
      3e:	00 00       	nop
      40:	8c c0       	rjmp	.+280    	; 0x15a <__bad_interrupt>
      42:	00 00       	nop
      44:	e7 c0       	rjmp	.+462    	; 0x214 <__vector_17>
      46:	00 00       	nop
      48:	88 c0       	rjmp	.+272    	; 0x15a <__bad_interrupt>
      4a:	00 00       	nop
      4c:	86 c0       	rjmp	.+268    	; 0x15a <__bad_interrupt>
      4e:	00 00       	nop
      50:	84 c0       	rjmp	.+264    	; 0x15a <__bad_interrupt>
      52:	00 00       	nop
      54:	82 c0       	rjmp	.+260    	; 0x15a <__bad_interrupt>
      56:	00 00       	nop
      58:	80 c0       	rjmp	.+256    	; 0x15a <__bad_interrupt>
      5a:	00 00       	nop
      5c:	7e c0       	rjmp	.+252    	; 0x15a <__bad_interrupt>
      5e:	00 00       	nop
      60:	7c c0       	rjmp	.+248    	; 0x15a <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 63 09 	jmp	0x12c6	; 0x12c6 <__vector_25>
      68:	78 c0       	rjmp	.+240    	; 0x15a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	76 c0       	rjmp	.+236    	; 0x15a <__bad_interrupt>
      6e:	00 00       	nop
      70:	74 c0       	rjmp	.+232    	; 0x15a <__bad_interrupt>
      72:	00 00       	nop
      74:	72 c0       	rjmp	.+228    	; 0x15a <__bad_interrupt>
      76:	00 00       	nop
      78:	70 c0       	rjmp	.+224    	; 0x15a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	6e c0       	rjmp	.+220    	; 0x15a <__bad_interrupt>
      7e:	00 00       	nop
      80:	6c c0       	rjmp	.+216    	; 0x15a <__bad_interrupt>
      82:	00 00       	nop
      84:	6a c0       	rjmp	.+212    	; 0x15a <__bad_interrupt>
      86:	00 00       	nop
      88:	68 c0       	rjmp	.+208    	; 0x15a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	66 c0       	rjmp	.+204    	; 0x15a <__bad_interrupt>
      8e:	00 00       	nop
      90:	64 c0       	rjmp	.+200    	; 0x15a <__bad_interrupt>
      92:	00 00       	nop
      94:	62 c0       	rjmp	.+196    	; 0x15a <__bad_interrupt>
      96:	00 00       	nop
      98:	60 c0       	rjmp	.+192    	; 0x15a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	5e c0       	rjmp	.+188    	; 0x15a <__bad_interrupt>
      9e:	00 00       	nop
      a0:	5c c0       	rjmp	.+184    	; 0x15a <__bad_interrupt>
      a2:	00 00       	nop
      a4:	5a c0       	rjmp	.+180    	; 0x15a <__bad_interrupt>
      a6:	00 00       	nop
      a8:	58 c0       	rjmp	.+176    	; 0x15a <__bad_interrupt>
      aa:	00 00       	nop
      ac:	56 c0       	rjmp	.+172    	; 0x15a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	54 c0       	rjmp	.+168    	; 0x15a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	52 c0       	rjmp	.+164    	; 0x15a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	50 c0       	rjmp	.+160    	; 0x15a <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 81 09 	jmp	0x1302	; 0x1302 <__vector_47>
      c0:	4c c0       	rjmp	.+152    	; 0x15a <__bad_interrupt>
      c2:	00 00       	nop
      c4:	4a c0       	rjmp	.+148    	; 0x15a <__bad_interrupt>
      c6:	00 00       	nop
      c8:	48 c0       	rjmp	.+144    	; 0x15a <__bad_interrupt>
      ca:	00 00       	nop
      cc:	46 c0       	rjmp	.+140    	; 0x15a <__bad_interrupt>
      ce:	00 00       	nop
      d0:	44 c0       	rjmp	.+136    	; 0x15a <__bad_interrupt>
      d2:	00 00       	nop
      d4:	42 c0       	rjmp	.+132    	; 0x15a <__bad_interrupt>
      d6:	00 00       	nop
      d8:	40 c0       	rjmp	.+128    	; 0x15a <__bad_interrupt>
      da:	00 00       	nop
      dc:	3e c0       	rjmp	.+124    	; 0x15a <__bad_interrupt>
      de:	00 00       	nop
      e0:	3c c0       	rjmp	.+120    	; 0x15a <__bad_interrupt>
      e2:	00 00       	nop
      e4:	65 0b       	sbc	r22, r21
      e6:	68 0b       	sbc	r22, r24
      e8:	6c 0b       	sbc	r22, r28
      ea:	70 0b       	sbc	r23, r16
      ec:	74 0b       	sbc	r23, r20
      ee:	78 0b       	sbc	r23, r24
      f0:	7c 0b       	sbc	r23, r28
      f2:	80 0b       	sbc	r24, r16
      f4:	84 0b       	sbc	r24, r20
      f6:	88 0b       	sbc	r24, r24
      f8:	8c 0b       	sbc	r24, r28

000000fa <__ctors_end>:
      fa:	11 24       	eor	r1, r1
      fc:	1f be       	out	0x3f, r1	; 63
      fe:	cf ef       	ldi	r28, 0xFF	; 255
     100:	d1 e2       	ldi	r29, 0x21	; 33
     102:	de bf       	out	0x3e, r29	; 62
     104:	cd bf       	out	0x3d, r28	; 61
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0c bf       	out	0x3c, r16	; 60

0000010a <get_mcusr>:
    void get_mcusr(void) \
    __attribute__((naked)) \
    __attribute__((section(".init3")));
    void get_mcusr(void)
    {
	    mcusr_mirror = MCUSR;
     10a:	84 b7       	in	r24, 0x34	; 52
     10c:	80 93 7c 02 	sts	0x027C, r24	; 0x80027c <__bss_end>
	    MCUSR = 0;
     110:	14 be       	out	0x34, r1	; 52
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
     112:	0f b6       	in	r0, 0x3f	; 63
     114:	f8 94       	cli
     116:	a8 95       	wdr
     118:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
     11c:	88 61       	ori	r24, 0x18	; 24
     11e:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
     122:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
     126:	0f be       	out	0x3f, r0	; 63

00000128 <__do_copy_data>:
     128:	12 e0       	ldi	r17, 0x02	; 2
     12a:	a0 e0       	ldi	r26, 0x00	; 0
     12c:	b2 e0       	ldi	r27, 0x02	; 2
     12e:	ee e0       	ldi	r30, 0x0E	; 14
     130:	f8 e1       	ldi	r31, 0x18	; 24
     132:	00 e0       	ldi	r16, 0x00	; 0
     134:	0b bf       	out	0x3b, r16	; 59
     136:	02 c0       	rjmp	.+4      	; 0x13c <__do_copy_data+0x14>
     138:	07 90       	elpm	r0, Z+
     13a:	0d 92       	st	X+, r0
     13c:	a4 34       	cpi	r26, 0x44	; 68
     13e:	b1 07       	cpc	r27, r17
     140:	d9 f7       	brne	.-10     	; 0x138 <__do_copy_data+0x10>

00000142 <__do_clear_bss>:
     142:	22 e0       	ldi	r18, 0x02	; 2
     144:	a4 e4       	ldi	r26, 0x44	; 68
     146:	b2 e0       	ldi	r27, 0x02	; 2
     148:	01 c0       	rjmp	.+2      	; 0x14c <.do_clear_bss_start>

0000014a <.do_clear_bss_loop>:
     14a:	1d 92       	st	X+, r1

0000014c <.do_clear_bss_start>:
     14c:	ac 37       	cpi	r26, 0x7C	; 124
     14e:	b2 07       	cpc	r27, r18
     150:	e1 f7       	brne	.-8      	; 0x14a <.do_clear_bss_loop>
     152:	0e 94 a9 0b 	call	0x1752	; 0x1752 <main>
     156:	0c 94 05 0c 	jmp	0x180a	; 0x180a <_exit>

0000015a <__bad_interrupt>:
     15a:	52 cf       	rjmp	.-348    	; 0x0 <__vectors>

0000015c <ir_reset>:
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     15c:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <state>
     160:	10 92 4c 02 	sts	0x024C, r1	; 0x80024c <repeat>
     164:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     168:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     16c:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     170:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
     174:	08 95       	ret

00000176 <ir_init>:
     176:	e1 e8       	ldi	r30, 0x81	; 129
     178:	f0 e0       	ldi	r31, 0x00	; 0
     17a:	80 81       	ld	r24, Z
     17c:	88 60       	ori	r24, 0x08	; 8
     17e:	80 83       	st	Z, r24
     180:	80 81       	ld	r24, Z
     182:	81 60       	ori	r24, 0x01	; 1
     184:	80 83       	st	Z, r24
     186:	ef e6       	ldi	r30, 0x6F	; 111
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	80 81       	ld	r24, Z
     18c:	82 60       	ori	r24, 0x02	; 2
     18e:	80 83       	st	Z, r24
     190:	8f e9       	ldi	r24, 0x9F	; 159
     192:	90 e0       	ldi	r25, 0x00	; 0
     194:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     198:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     19c:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     1a0:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
     1a4:	53 98       	cbi	0x0a, 3	; 10
     1a6:	e9 e6       	ldi	r30, 0x69	; 105
     1a8:	f0 e0       	ldi	r31, 0x00	; 0
     1aa:	80 81       	ld	r24, Z
     1ac:	82 60       	ori	r24, 0x02	; 2
     1ae:	80 83       	st	Z, r24
     1b0:	ec 9a       	sbi	0x1d, 4	; 29
     1b2:	78 94       	sei
     1b4:	d3 df       	rcall	.-90     	; 0x15c <ir_reset>
     1b6:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     1ba:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     1be:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     1c2:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     1c6:	08 95       	ret

000001c8 <ir_check_command>:
     1c8:	98 23       	and	r25, r24
     1ca:	81 e0       	ldi	r24, 0x01	; 1
     1cc:	09 f0       	breq	.+2      	; 0x1d0 <ir_check_command+0x8>
     1ce:	80 e0       	ldi	r24, 0x00	; 0
     1d0:	08 95       	ret

000001d2 <ir_check_timeout>:
     1d2:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <total_cycles_counter>
     1d6:	90 91 53 02 	lds	r25, 0x0253	; 0x800253 <total_cycles_counter+0x1>
     1da:	a0 91 54 02 	lds	r26, 0x0254	; 0x800254 <total_cycles_counter+0x2>
     1de:	b0 91 55 02 	lds	r27, 0x0255	; 0x800255 <total_cycles_counter+0x3>
     1e2:	88 3f       	cpi	r24, 0xF8	; 248
     1e4:	9a 42       	sbci	r25, 0x2A	; 42
     1e6:	a1 05       	cpc	r26, r1
     1e8:	b1 05       	cpc	r27, r1
     1ea:	98 f0       	brcs	.+38     	; 0x212 <ir_check_timeout+0x40>
     1ec:	b7 df       	rcall	.-146    	; 0x15c <ir_reset>
     1ee:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     1f2:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     1f6:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     1fa:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     1fe:	ea e6       	ldi	r30, 0x6A	; 106
     200:	f0 e0       	ldi	r31, 0x00	; 0
     202:	80 81       	ld	r24, Z
     204:	82 60       	ori	r24, 0x02	; 2
     206:	80 83       	st	Z, r24
     208:	80 81       	ld	r24, Z
     20a:	8e 7f       	andi	r24, 0xFE	; 254
     20c:	80 83       	st	Z, r24
     20e:	10 92 5b 02 	sts	0x025B, r1	; 0x80025b <edge>
     212:	08 95       	ret

00000214 <__vector_17>:
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
     220:	9f 93       	push	r25
     222:	af 93       	push	r26
     224:	bf 93       	push	r27
     226:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     22a:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     22e:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     232:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     236:	01 96       	adiw	r24, 0x01	; 1
     238:	a1 1d       	adc	r26, r1
     23a:	b1 1d       	adc	r27, r1
     23c:	80 93 5c 02 	sts	0x025C, r24	; 0x80025c <cycles_counter>
     240:	90 93 5d 02 	sts	0x025D, r25	; 0x80025d <cycles_counter+0x1>
     244:	a0 93 5e 02 	sts	0x025E, r26	; 0x80025e <cycles_counter+0x2>
     248:	b0 93 5f 02 	sts	0x025F, r27	; 0x80025f <cycles_counter+0x3>
     24c:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <total_cycles_counter>
     250:	90 91 53 02 	lds	r25, 0x0253	; 0x800253 <total_cycles_counter+0x1>
     254:	a0 91 54 02 	lds	r26, 0x0254	; 0x800254 <total_cycles_counter+0x2>
     258:	b0 91 55 02 	lds	r27, 0x0255	; 0x800255 <total_cycles_counter+0x3>
     25c:	01 96       	adiw	r24, 0x01	; 1
     25e:	a1 1d       	adc	r26, r1
     260:	b1 1d       	adc	r27, r1
     262:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <total_cycles_counter>
     266:	90 93 53 02 	sts	0x0253, r25	; 0x800253 <total_cycles_counter+0x1>
     26a:	a0 93 54 02 	sts	0x0254, r26	; 0x800254 <total_cycles_counter+0x2>
     26e:	b0 93 55 02 	sts	0x0255, r27	; 0x800255 <total_cycles_counter+0x3>
     272:	bf 91       	pop	r27
     274:	af 91       	pop	r26
     276:	9f 91       	pop	r25
     278:	8f 91       	pop	r24
     27a:	0f 90       	pop	r0
     27c:	0f be       	out	0x3f, r0	; 63
     27e:	0f 90       	pop	r0
     280:	1f 90       	pop	r1
     282:	18 95       	reti

00000284 <ir_handle_state_wait_edge_falling>:
     284:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     288:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     28c:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     290:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     29a:	08 95       	ret

0000029c <ir_handle_state_start_edge_falling>:
}

void ir_handle_state_start_edge_falling() {
	
	if(cycles_counter >= TIME_START_HALFBIT_HIGH_COMMAND_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_COMMAND_MAX) {
     29c:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     2a0:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2a4:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2a8:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2ac:	89 3a       	cpi	r24, 0xA9	; 169
     2ae:	91 40       	sbci	r25, 0x01	; 1
     2b0:	a1 05       	cpc	r26, r1
     2b2:	b1 05       	cpc	r27, r1
     2b4:	d8 f0       	brcs	.+54     	; 0x2ec <ir_handle_state_start_edge_falling+0x50>
     2b6:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     2ba:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2be:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2c2:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2c6:	8c 3d       	cpi	r24, 0xDC	; 220
     2c8:	91 40       	sbci	r25, 0x01	; 1
     2ca:	a1 05       	cpc	r26, r1
     2cc:	b1 05       	cpc	r27, r1
     2ce:	70 f4       	brcc	.+28     	; 0x2ec <ir_handle_state_start_edge_falling+0x50>
		state = STATE_BITS;
     2d0:	82 e0       	ldi	r24, 0x02	; 2
     2d2:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
		command_bits_counter = 0;
     2d6:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <command_bits_counter>
		command = 0;
     2da:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <command>
     2de:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <command+0x1>
     2e2:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <command+0x2>
     2e6:	10 92 50 02 	sts	0x0250, r1	; 0x800250 <command+0x3>
		return;
     2ea:	08 95       	ret
	}

	if (cycles_counter >= TIME_START_HALFBIT_HIGH_REPEAT_MIN && cycles_counter <= TIME_START_HALFBIT_HIGH_REPEAT_MAX) {
     2ec:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     2f0:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     2f4:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     2f8:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     2fc:	88 3c       	cpi	r24, 0xC8	; 200
     2fe:	91 05       	cpc	r25, r1
     300:	a1 05       	cpc	r26, r1
     302:	b1 05       	cpc	r27, r1
     304:	20 f1       	brcs	.+72     	; 0x34e <ir_handle_state_start_edge_falling+0xb2>
     306:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     30a:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     30e:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     312:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     316:	8b 3f       	cpi	r24, 0xFB	; 251
     318:	91 05       	cpc	r25, r1
     31a:	a1 05       	cpc	r26, r1
     31c:	b1 05       	cpc	r27, r1
     31e:	b8 f4       	brcc	.+46     	; 0x34e <ir_handle_state_start_edge_falling+0xb2>
		state = STATE_STOP;
     320:	83 e0       	ldi	r24, 0x03	; 3
     322:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
		repeat = 1;
     326:	81 e0       	ldi	r24, 0x01	; 1
     328:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <repeat>
		command = current_command;
     32c:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <current_command>
     330:	90 91 57 02 	lds	r25, 0x0257	; 0x800257 <current_command+0x1>
     334:	a0 91 58 02 	lds	r26, 0x0258	; 0x800258 <current_command+0x2>
     338:	b0 91 59 02 	lds	r27, 0x0259	; 0x800259 <current_command+0x3>
     33c:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     340:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     344:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     348:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		return;
     34c:	08 95       	ret
	}

	ir_reset();
     34e:	06 cf       	rjmp	.-500    	; 0x15c <ir_reset>
     350:	08 95       	ret

00000352 <ir_handle_state_start_edge_rising>:
}

void ir_handle_state_start_edge_rising() {
	cycles_counter = 0;
     352:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     356:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     35a:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     35e:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_START;
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     368:	08 95       	ret

0000036a <ir_handle_state_bits_edge_falling>:
}

void ir_handle_state_bits_edge_falling() {
		if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ZERO_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ZERO_MAX) {
     36a:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     36e:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     372:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     376:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     37a:	4f 97       	sbiw	r24, 0x1f	; 31
     37c:	a1 05       	cpc	r26, r1
     37e:	b1 05       	cpc	r27, r1
     380:	08 f4       	brcc	.+2      	; 0x384 <ir_handle_state_bits_edge_falling+0x1a>
     382:	50 c0       	rjmp	.+160    	; 0x424 <__FUSE_REGION_LENGTH__+0x24>
     384:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     388:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     38c:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     390:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     394:	82 35       	cpi	r24, 0x52	; 82
     396:	91 05       	cpc	r25, r1
     398:	a1 05       	cpc	r26, r1
     39a:	b1 05       	cpc	r27, r1
     39c:	08 f0       	brcs	.+2      	; 0x3a0 <ir_handle_state_bits_edge_falling+0x36>
     39e:	42 c0       	rjmp	.+132    	; 0x424 <__FUSE_REGION_LENGTH__+0x24>
		command = (command << 1);
     3a0:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     3a4:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     3a8:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     3ac:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     3b0:	88 0f       	add	r24, r24
     3b2:	99 1f       	adc	r25, r25
     3b4:	aa 1f       	adc	r26, r26
     3b6:	bb 1f       	adc	r27, r27
     3b8:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     3bc:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     3c0:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     3c4:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		command_bits_counter++;
     3c8:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     3cc:	8f 5f       	subi	r24, 0xFF	; 255
     3ce:	80 93 5a 02 	sts	0x025A, r24	; 0x80025a <command_bits_counter>

		if (command_bits_counter < 32) {
     3d2:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     3d6:	80 32       	cpi	r24, 0x20	; 32
     3d8:	20 f4       	brcc	.+8      	; 0x3e2 <ir_handle_state_bits_edge_falling+0x78>
			state = STATE_BITS;
     3da:	82 e0       	ldi	r24, 0x02	; 2
     3dc:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     3e0:	08 95       	ret
			} else if (!ir_check_command(command)) {
     3e2:	60 91 4d 02 	lds	r22, 0x024D	; 0x80024d <command>
     3e6:	70 91 4e 02 	lds	r23, 0x024E	; 0x80024e <command+0x1>
     3ea:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <command+0x2>
     3ee:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <command+0x3>
     3f2:	ea de       	rcall	.-556    	; 0x1c8 <ir_check_command>
     3f4:	81 11       	cpse	r24, r1
     3f6:	02 c0       	rjmp	.+4      	; 0x3fc <ir_handle_state_bits_edge_falling+0x92>
			ir_reset();
     3f8:	b1 ce       	rjmp	.-670    	; 0x15c <ir_reset>
     3fa:	08 95       	ret
			} else {
			state = STATE_STOP;
     3fc:	83 e0       	ldi	r24, 0x03	; 3
     3fe:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
			current_command = command;
     402:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     406:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     40a:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     40e:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     412:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     416:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     41a:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     41e:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
     422:	08 95       	ret
		}

		return;
	}

	if (cycles_counter >= TIME_COMMAND_HALFBIT_HIGH_ONE_MIN && cycles_counter <= TIME_COMMAND_HALFBIT_HIGH_ONE_MAX) {
     424:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     428:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     42c:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     430:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     434:	80 39       	cpi	r24, 0x90	; 144
     436:	91 05       	cpc	r25, r1
     438:	a1 05       	cpc	r26, r1
     43a:	b1 05       	cpc	r27, r1
     43c:	08 f4       	brcc	.+2      	; 0x440 <__FUSE_REGION_LENGTH__+0x40>
     43e:	54 c0       	rjmp	.+168    	; 0x4e8 <__FUSE_REGION_LENGTH__+0xe8>
     440:	80 91 5c 02 	lds	r24, 0x025C	; 0x80025c <cycles_counter>
     444:	90 91 5d 02 	lds	r25, 0x025D	; 0x80025d <cycles_counter+0x1>
     448:	a0 91 5e 02 	lds	r26, 0x025E	; 0x80025e <cycles_counter+0x2>
     44c:	b0 91 5f 02 	lds	r27, 0x025F	; 0x80025f <cycles_counter+0x3>
     450:	83 3c       	cpi	r24, 0xC3	; 195
     452:	91 05       	cpc	r25, r1
     454:	a1 05       	cpc	r26, r1
     456:	b1 05       	cpc	r27, r1
     458:	08 f0       	brcs	.+2      	; 0x45c <__FUSE_REGION_LENGTH__+0x5c>
     45a:	46 c0       	rjmp	.+140    	; 0x4e8 <__FUSE_REGION_LENGTH__+0xe8>
		command = ((command << 1) | 1);
     45c:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     460:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     464:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     468:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     46c:	88 0f       	add	r24, r24
     46e:	99 1f       	adc	r25, r25
     470:	aa 1f       	adc	r26, r26
     472:	bb 1f       	adc	r27, r27
     474:	81 60       	ori	r24, 0x01	; 1
     476:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <command>
     47a:	90 93 4e 02 	sts	0x024E, r25	; 0x80024e <command+0x1>
     47e:	a0 93 4f 02 	sts	0x024F, r26	; 0x80024f <command+0x2>
     482:	b0 93 50 02 	sts	0x0250, r27	; 0x800250 <command+0x3>
		command_bits_counter++;
     486:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     48a:	8f 5f       	subi	r24, 0xFF	; 255
     48c:	80 93 5a 02 	sts	0x025A, r24	; 0x80025a <command_bits_counter>

		if (command_bits_counter < 32) {
     490:	80 91 5a 02 	lds	r24, 0x025A	; 0x80025a <command_bits_counter>
     494:	80 32       	cpi	r24, 0x20	; 32
     496:	20 f4       	brcc	.+8      	; 0x4a0 <__FUSE_REGION_LENGTH__+0xa0>
			state = STATE_BITS;
     498:	82 e0       	ldi	r24, 0x02	; 2
     49a:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     49e:	08 95       	ret
			} else if (!ir_check_command(command)) {
     4a0:	60 91 4d 02 	lds	r22, 0x024D	; 0x80024d <command>
     4a4:	70 91 4e 02 	lds	r23, 0x024E	; 0x80024e <command+0x1>
     4a8:	80 91 4f 02 	lds	r24, 0x024F	; 0x80024f <command+0x2>
     4ac:	90 91 50 02 	lds	r25, 0x0250	; 0x800250 <command+0x3>
     4b0:	8b de       	rcall	.-746    	; 0x1c8 <ir_check_command>
     4b2:	81 11       	cpse	r24, r1
     4b4:	02 c0       	rjmp	.+4      	; 0x4ba <__FUSE_REGION_LENGTH__+0xba>
			ir_reset();
     4b6:	52 ce       	rjmp	.-860    	; 0x15c <ir_reset>
     4b8:	08 95       	ret
			} else {
			state = STATE_STOP;
     4ba:	83 e0       	ldi	r24, 0x03	; 3
     4bc:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
			current_command = command;
     4c0:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     4c4:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     4c8:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     4cc:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     4d0:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     4d4:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     4d8:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     4dc:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
			newCommandFlag=1;
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	80 93 4b 02 	sts	0x024B, r24	; 0x80024b <newCommandFlag>
     4e6:	08 95       	ret

		return;
	}


	command_bits_counter = 0;
     4e8:	10 92 5a 02 	sts	0x025A, r1	; 0x80025a <command_bits_counter>
	command = 0;
     4ec:	10 92 4d 02 	sts	0x024D, r1	; 0x80024d <command>
     4f0:	10 92 4e 02 	sts	0x024E, r1	; 0x80024e <command+0x1>
     4f4:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <command+0x2>
     4f8:	10 92 50 02 	sts	0x0250, r1	; 0x800250 <command+0x3>
	ir_reset();
     4fc:	2f ce       	rjmp	.-930    	; 0x15c <ir_reset>
     4fe:	08 95       	ret

00000500 <ir_handle_state_bits_edge_rising>:
}

void ir_handle_state_bits_edge_rising() {
	cycles_counter = 0;
     500:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     504:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     508:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     50c:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_BITS;
     510:	82 e0       	ldi	r24, 0x02	; 2
     512:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <state>
     516:	08 95       	ret

00000518 <ir_handle_state_stop>:
}

void ir_handle_state_stop() {
	cycles_counter = 0;
     518:	10 92 5c 02 	sts	0x025C, r1	; 0x80025c <cycles_counter>
     51c:	10 92 5d 02 	sts	0x025D, r1	; 0x80025d <cycles_counter+0x1>
     520:	10 92 5e 02 	sts	0x025E, r1	; 0x80025e <cycles_counter+0x2>
     524:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <cycles_counter+0x3>
	state = STATE_WAIT;
     528:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <state>
	current_command = command;
     52c:	80 91 4d 02 	lds	r24, 0x024D	; 0x80024d <command>
     530:	90 91 4e 02 	lds	r25, 0x024E	; 0x80024e <command+0x1>
     534:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <command+0x2>
     538:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <command+0x3>
     53c:	80 93 56 02 	sts	0x0256, r24	; 0x800256 <current_command>
     540:	90 93 57 02 	sts	0x0257, r25	; 0x800257 <current_command+0x1>
     544:	a0 93 58 02 	sts	0x0258, r26	; 0x800258 <current_command+0x2>
     548:	b0 93 59 02 	sts	0x0259, r27	; 0x800259 <current_command+0x3>
	total_cycles_counter = 0;
     54c:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <total_cycles_counter>
     550:	10 92 53 02 	sts	0x0253, r1	; 0x800253 <total_cycles_counter+0x1>
     554:	10 92 54 02 	sts	0x0254, r1	; 0x800254 <total_cycles_counter+0x2>
     558:	10 92 55 02 	sts	0x0255, r1	; 0x800255 <total_cycles_counter+0x3>
     55c:	08 95       	ret

0000055e <__vector_5>:
ISR(TIMER1_COMPA_vect) {
	cycles_counter++;
	total_cycles_counter++;
}

ISR(INT4_vect) {
     55e:	1f 92       	push	r1
     560:	0f 92       	push	r0
     562:	0f b6       	in	r0, 0x3f	; 63
     564:	0f 92       	push	r0
     566:	11 24       	eor	r1, r1
     568:	0b b6       	in	r0, 0x3b	; 59
     56a:	0f 92       	push	r0
     56c:	2f 93       	push	r18
     56e:	3f 93       	push	r19
     570:	4f 93       	push	r20
     572:	5f 93       	push	r21
     574:	6f 93       	push	r22
     576:	7f 93       	push	r23
     578:	8f 93       	push	r24
     57a:	9f 93       	push	r25
     57c:	af 93       	push	r26
     57e:	bf 93       	push	r27
     580:	ef 93       	push	r30
     582:	ff 93       	push	r31
	ir_check_timeout();
     584:	26 de       	rcall	.-948    	; 0x1d2 <ir_check_timeout>

	switch (state) {
     586:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <state>
     58a:	81 30       	cpi	r24, 0x01	; 1
     58c:	71 f0       	breq	.+28     	; 0x5aa <__vector_5+0x4c>
     58e:	28 f0       	brcs	.+10     	; 0x59a <__vector_5+0x3c>
     590:	82 30       	cpi	r24, 0x02	; 2
     592:	b9 f0       	breq	.+46     	; 0x5c2 <__vector_5+0x64>
     594:	83 30       	cpi	r24, 0x03	; 3
     596:	09 f1       	breq	.+66     	; 0x5da <__vector_5+0x7c>
     598:	22 c0       	rjmp	.+68     	; 0x5de <__vector_5+0x80>
		case STATE_WAIT:
		if (edge == EDGE_FALLING)
     59a:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     59e:	81 11       	cpse	r24, r1
     5a0:	02 c0       	rjmp	.+4      	; 0x5a6 <__vector_5+0x48>
		ir_handle_state_wait_edge_falling();
     5a2:	70 de       	rcall	.-800    	; 0x284 <ir_handle_state_wait_edge_falling>
     5a4:	1d c0       	rjmp	.+58     	; 0x5e0 <__vector_5+0x82>
	cycles_counter = 0;
	state = STATE_START;
}

void ir_handle_state_wait_edge_rising() {
	ir_reset();
     5a6:	da dd       	rcall	.-1100   	; 0x15c <ir_reset>
     5a8:	1b c0       	rjmp	.+54     	; 0x5e0 <__vector_5+0x82>
		else
		ir_handle_state_wait_edge_rising();
		break;

		case STATE_START:
		if (edge == EDGE_RISING)
     5aa:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5ae:	81 30       	cpi	r24, 0x01	; 1
     5b0:	11 f4       	brne	.+4      	; 0x5b6 <__vector_5+0x58>
		ir_handle_state_start_edge_rising();
     5b2:	cf de       	rcall	.-610    	; 0x352 <ir_handle_state_start_edge_rising>
     5b4:	15 c0       	rjmp	.+42     	; 0x5e0 <__vector_5+0x82>
		else if (edge == EDGE_FALLING)
     5b6:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5ba:	81 11       	cpse	r24, r1
     5bc:	11 c0       	rjmp	.+34     	; 0x5e0 <__vector_5+0x82>
		ir_handle_state_start_edge_falling();
     5be:	6e de       	rcall	.-804    	; 0x29c <ir_handle_state_start_edge_falling>
     5c0:	0f c0       	rjmp	.+30     	; 0x5e0 <__vector_5+0x82>
		break;

		case STATE_BITS:
		if (edge == EDGE_RISING)
     5c2:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5c6:	81 30       	cpi	r24, 0x01	; 1
     5c8:	11 f4       	brne	.+4      	; 0x5ce <__vector_5+0x70>
		ir_handle_state_bits_edge_rising();
     5ca:	9a df       	rcall	.-204    	; 0x500 <ir_handle_state_bits_edge_rising>
     5cc:	09 c0       	rjmp	.+18     	; 0x5e0 <__vector_5+0x82>
		else if (edge == EDGE_FALLING)
     5ce:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5d2:	81 11       	cpse	r24, r1
     5d4:	05 c0       	rjmp	.+10     	; 0x5e0 <__vector_5+0x82>
		ir_handle_state_bits_edge_falling();
     5d6:	c9 de       	rcall	.-622    	; 0x36a <ir_handle_state_bits_edge_falling>
     5d8:	03 c0       	rjmp	.+6      	; 0x5e0 <__vector_5+0x82>
		break;

		case STATE_STOP:
		ir_handle_state_stop();
     5da:	9e df       	rcall	.-196    	; 0x518 <ir_handle_state_stop>
		break;
     5dc:	01 c0       	rjmp	.+2      	; 0x5e0 <__vector_5+0x82>

		default:
		ir_reset();
     5de:	be dd       	rcall	.-1156   	; 0x15c <ir_reset>
	EICRB &= ~(1 << ISC40);
	edge = EDGE_FALLING;
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
     5e0:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     5e4:	81 11       	cpse	r24, r1
     5e6:	0c c0       	rjmp	.+24     	; 0x600 <__vector_5+0xa2>
volatile uint8_t command_bits_counter;
volatile unsigned char newCommandFlag;

/* Rising edge detection */
void inline check_rising_edge() {
	EICRB |= (1 << ISC41);
     5e8:	ea e6       	ldi	r30, 0x6A	; 106
     5ea:	f0 e0       	ldi	r31, 0x00	; 0
     5ec:	80 81       	ld	r24, Z
     5ee:	82 60       	ori	r24, 0x02	; 2
     5f0:	80 83       	st	Z, r24
	EICRB |= (1 << ISC40);
     5f2:	80 81       	ld	r24, Z
     5f4:	81 60       	ori	r24, 0x01	; 1
     5f6:	80 83       	st	Z, r24
	edge = EDGE_RISING;
     5f8:	81 e0       	ldi	r24, 0x01	; 1
     5fa:	80 93 5b 02 	sts	0x025B, r24	; 0x80025b <edge>
     5fe:	0e c0       	rjmp	.+28     	; 0x61c <__vector_5+0xbe>
}

void inline toggle_edge() {
	if (edge == EDGE_FALLING) {
		check_rising_edge();
		} else if (edge == EDGE_RISING) {
     600:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <edge>
     604:	81 30       	cpi	r24, 0x01	; 1
     606:	51 f4       	brne	.+20     	; 0x61c <__vector_5+0xbe>
	edge = EDGE_RISING;
}

/* Falling edge detection */
void inline check_falling_edge() {
	EICRB |= (1 << ISC41);
     608:	ea e6       	ldi	r30, 0x6A	; 106
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	82 60       	ori	r24, 0x02	; 2
     610:	80 83       	st	Z, r24
	EICRB &= ~(1 << ISC40);
     612:	80 81       	ld	r24, Z
     614:	8e 7f       	andi	r24, 0xFE	; 254
     616:	80 83       	st	Z, r24
	edge = EDGE_FALLING;
     618:	10 92 5b 02 	sts	0x025B, r1	; 0x80025b <edge>
		break;
	}

	toggle_edge();
}
     61c:	ff 91       	pop	r31
     61e:	ef 91       	pop	r30
     620:	bf 91       	pop	r27
     622:	af 91       	pop	r26
     624:	9f 91       	pop	r25
     626:	8f 91       	pop	r24
     628:	7f 91       	pop	r23
     62a:	6f 91       	pop	r22
     62c:	5f 91       	pop	r21
     62e:	4f 91       	pop	r20
     630:	3f 91       	pop	r19
     632:	2f 91       	pop	r18
     634:	0f 90       	pop	r0
     636:	0b be       	out	0x3b, r0	; 59
     638:	0f 90       	pop	r0
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	0f 90       	pop	r0
     63e:	1f 90       	pop	r1
     640:	18 95       	reti

00000642 <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
     642:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     646:	82 e1       	ldi	r24, 0x12	; 18
     648:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     64c:	08 95       	ret

0000064e <i2c_start>:
     64e:	94 ea       	ldi	r25, 0xA4	; 164
     650:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     654:	ec eb       	ldi	r30, 0xBC	; 188
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	90 81       	ld	r25, Z
     65a:	99 23       	and	r25, r25
     65c:	ec f7       	brge	.-6      	; 0x658 <i2c_start+0xa>
     65e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     662:	98 7f       	andi	r25, 0xF8	; 248
     664:	98 30       	cpi	r25, 0x08	; 8
     666:	11 f0       	breq	.+4      	; 0x66c <i2c_start+0x1e>
     668:	90 31       	cpi	r25, 0x10	; 16
     66a:	a1 f4       	brne	.+40     	; 0x694 <i2c_start+0x46>
     66c:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     670:	84 e8       	ldi	r24, 0x84	; 132
     672:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     676:	ec eb       	ldi	r30, 0xBC	; 188
     678:	f0 e0       	ldi	r31, 0x00	; 0
     67a:	80 81       	ld	r24, Z
     67c:	88 23       	and	r24, r24
     67e:	ec f7       	brge	.-6      	; 0x67a <i2c_start+0x2c>
     680:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     684:	98 7f       	andi	r25, 0xF8	; 248
     686:	98 31       	cpi	r25, 0x18	; 24
     688:	39 f0       	breq	.+14     	; 0x698 <i2c_start+0x4a>
     68a:	81 e0       	ldi	r24, 0x01	; 1
     68c:	90 34       	cpi	r25, 0x40	; 64
     68e:	29 f4       	brne	.+10     	; 0x69a <i2c_start+0x4c>
     690:	80 e0       	ldi	r24, 0x00	; 0
     692:	08 95       	ret
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	08 95       	ret
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	08 95       	ret

0000069c <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
     69c:	84 e9       	ldi	r24, 0x94	; 148
     69e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
     6a2:	ec eb       	ldi	r30, 0xBC	; 188
     6a4:	f0 e0       	ldi	r31, 0x00	; 0
     6a6:	80 81       	ld	r24, Z
     6a8:	84 fd       	sbrc	r24, 4
     6aa:	fd cf       	rjmp	.-6      	; 0x6a6 <i2c_stop+0xa>

}/* i2c_stop */
     6ac:	08 95       	ret

000006ae <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
     6ae:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
	TWCR = (1<<TWINT) | (1<<TWEN);
     6b2:	84 e8       	ldi	r24, 0x84	; 132
     6b4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
     6b8:	ec eb       	ldi	r30, 0xBC	; 188
     6ba:	f0 e0       	ldi	r31, 0x00	; 0
     6bc:	80 81       	ld	r24, Z
     6be:	88 23       	and	r24, r24
     6c0:	ec f7       	brge	.-6      	; 0x6bc <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
     6c2:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     6c6:	98 7f       	andi	r25, 0xF8	; 248
	if( twst != TW_MT_DATA_ACK) return 1;
     6c8:	81 e0       	ldi	r24, 0x01	; 1
     6ca:	98 32       	cpi	r25, 0x28	; 40
     6cc:	09 f4       	brne	.+2      	; 0x6d0 <i2c_write+0x22>
     6ce:	80 e0       	ldi	r24, 0x00	; 0
	return 0;

}/* i2c_write */
     6d0:	08 95       	ret

000006d2 <lcd_read>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
     6d2:	cf 93       	push	r28
     6d4:	88 23       	and	r24, r24
     6d6:	31 f0       	breq	.+12     	; 0x6e4 <lcd_read+0x12>
     6d8:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6dc:	81 60       	ori	r24, 0x01	; 1
     6de:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6e2:	05 c0       	rjmp	.+10     	; 0x6ee <lcd_read+0x1c>
     6e4:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6e8:	8e 7f       	andi	r24, 0xFE	; 254
     6ea:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6ee:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     6f2:	82 60       	ori	r24, 0x02	; 2
     6f4:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     6f8:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     6fc:	87 e0       	ldi	r24, 0x07	; 7
     6fe:	8d d1       	rcall	.+794    	; 0xa1a <pcf8574_setoutput>
     700:	62 e0       	ldi	r22, 0x02	; 2
     702:	87 e0       	ldi	r24, 0x07	; 7
     704:	d4 d1       	rcall	.+936    	; 0xaae <pcf8574_setoutputpinhigh>
     706:	00 c0       	rjmp	.+0      	; 0x708 <lcd_read+0x36>
     708:	64 e0       	ldi	r22, 0x04	; 4
     70a:	87 e0       	ldi	r24, 0x07	; 7
     70c:	6f d1       	rcall	.+734    	; 0x9ec <pcf8574_getoutputpin>
     70e:	c8 2f       	mov	r28, r24
     710:	62 e0       	ldi	r22, 0x02	; 2
     712:	87 e0       	ldi	r24, 0x07	; 7
     714:	cf d1       	rcall	.+926    	; 0xab4 <pcf8574_setoutputpinlow>
     716:	00 c0       	rjmp	.+0      	; 0x718 <lcd_read+0x46>
     718:	62 e0       	ldi	r22, 0x02	; 2
     71a:	87 e0       	ldi	r24, 0x07	; 7
     71c:	c8 d1       	rcall	.+912    	; 0xaae <pcf8574_setoutputpinhigh>
     71e:	00 c0       	rjmp	.+0      	; 0x720 <lcd_read+0x4e>
     720:	64 e0       	ldi	r22, 0x04	; 4
     722:	87 e0       	ldi	r24, 0x07	; 7
     724:	63 d1       	rcall	.+710    	; 0x9ec <pcf8574_getoutputpin>
     726:	c2 95       	swap	r28
     728:	c0 7f       	andi	r28, 0xF0	; 240
     72a:	8f 70       	andi	r24, 0x0F	; 15
     72c:	c8 2b       	or	r28, r24
     72e:	62 e0       	ldi	r22, 0x02	; 2
     730:	87 e0       	ldi	r24, 0x07	; 7
     732:	c0 d1       	rcall	.+896    	; 0xab4 <pcf8574_setoutputpinlow>
     734:	8c 2f       	mov	r24, r28
     736:	cf 91       	pop	r28
     738:	08 95       	ret

0000073a <lcd_waitbusy>:
     73a:	80 e0       	ldi	r24, 0x00	; 0
     73c:	ca df       	rcall	.-108    	; 0x6d2 <lcd_read>
     73e:	88 23       	and	r24, r24
     740:	e4 f3       	brlt	.-8      	; 0x73a <lcd_waitbusy>
     742:	88 e0       	ldi	r24, 0x08	; 8
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	01 97       	sbiw	r24, 0x01	; 1
     748:	f1 f7       	brne	.-4      	; 0x746 <lcd_waitbusy+0xc>
     74a:	80 e0       	ldi	r24, 0x00	; 0
     74c:	c2 cf       	rjmp	.-124    	; 0x6d2 <lcd_read>
     74e:	08 95       	ret

00000750 <toggle_e>:
     750:	62 e0       	ldi	r22, 0x02	; 2
     752:	87 e0       	ldi	r24, 0x07	; 7
     754:	ac d1       	rcall	.+856    	; 0xaae <pcf8574_setoutputpinhigh>
     756:	00 c0       	rjmp	.+0      	; 0x758 <toggle_e+0x8>
     758:	62 e0       	ldi	r22, 0x02	; 2
     75a:	87 e0       	ldi	r24, 0x07	; 7
     75c:	ab c1       	rjmp	.+854    	; 0xab4 <pcf8574_setoutputpinlow>
     75e:	08 95       	ret

00000760 <lcd_write>:
     760:	cf 93       	push	r28
     762:	c8 2f       	mov	r28, r24
     764:	66 23       	and	r22, r22
     766:	31 f0       	breq	.+12     	; 0x774 <lcd_write+0x14>
     768:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     76c:	81 60       	ori	r24, 0x01	; 1
     76e:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     772:	05 c0       	rjmp	.+10     	; 0x77e <lcd_write+0x1e>
     774:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     778:	8e 7f       	andi	r24, 0xFE	; 254
     77a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     77e:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     782:	8d 7f       	andi	r24, 0xFD	; 253
     784:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     788:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     78c:	87 e0       	ldi	r24, 0x07	; 7
     78e:	45 d1       	rcall	.+650    	; 0xa1a <pcf8574_setoutput>
     790:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     794:	8f 77       	andi	r24, 0x7F	; 127
     796:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     79a:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     79e:	8f 7b       	andi	r24, 0xBF	; 191
     7a0:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7a4:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7a8:	8f 7d       	andi	r24, 0xDF	; 223
     7aa:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7ae:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7b2:	8f 7e       	andi	r24, 0xEF	; 239
     7b4:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7b8:	cc 23       	and	r28, r28
     7ba:	2c f4       	brge	.+10     	; 0x7c6 <lcd_write+0x66>
     7bc:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7c0:	80 68       	ori	r24, 0x80	; 128
     7c2:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7c6:	c6 ff       	sbrs	r28, 6
     7c8:	05 c0       	rjmp	.+10     	; 0x7d4 <lcd_write+0x74>
     7ca:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7ce:	80 64       	ori	r24, 0x40	; 64
     7d0:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7d4:	c5 ff       	sbrs	r28, 5
     7d6:	05 c0       	rjmp	.+10     	; 0x7e2 <lcd_write+0x82>
     7d8:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7dc:	80 62       	ori	r24, 0x20	; 32
     7de:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7e2:	c4 ff       	sbrs	r28, 4
     7e4:	05 c0       	rjmp	.+10     	; 0x7f0 <lcd_write+0x90>
     7e6:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7ea:	80 61       	ori	r24, 0x10	; 16
     7ec:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     7f0:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     7f4:	87 e0       	ldi	r24, 0x07	; 7
     7f6:	11 d1       	rcall	.+546    	; 0xa1a <pcf8574_setoutput>
     7f8:	ab df       	rcall	.-170    	; 0x750 <toggle_e>
     7fa:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     7fe:	8f 77       	andi	r24, 0x7F	; 127
     800:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     804:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     808:	8f 7b       	andi	r24, 0xBF	; 191
     80a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     80e:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     812:	8f 7d       	andi	r24, 0xDF	; 223
     814:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     818:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     81c:	8f 7e       	andi	r24, 0xEF	; 239
     81e:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     822:	c3 ff       	sbrs	r28, 3
     824:	05 c0       	rjmp	.+10     	; 0x830 <lcd_write+0xd0>
     826:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     82a:	80 68       	ori	r24, 0x80	; 128
     82c:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     830:	c2 ff       	sbrs	r28, 2
     832:	05 c0       	rjmp	.+10     	; 0x83e <lcd_write+0xde>
     834:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     838:	80 64       	ori	r24, 0x40	; 64
     83a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     83e:	c1 ff       	sbrs	r28, 1
     840:	05 c0       	rjmp	.+10     	; 0x84c <lcd_write+0xec>
     842:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     846:	80 62       	ori	r24, 0x20	; 32
     848:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     84c:	c0 ff       	sbrs	r28, 0
     84e:	05 c0       	rjmp	.+10     	; 0x85a <lcd_write+0xfa>
     850:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     854:	80 61       	ori	r24, 0x10	; 16
     856:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     85a:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     85e:	87 e0       	ldi	r24, 0x07	; 7
     860:	dc d0       	rcall	.+440    	; 0xa1a <pcf8574_setoutput>
     862:	76 df       	rcall	.-276    	; 0x750 <toggle_e>
     864:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     868:	80 61       	ori	r24, 0x10	; 16
     86a:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     86e:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     872:	80 62       	ori	r24, 0x20	; 32
     874:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     878:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     87c:	80 64       	ori	r24, 0x40	; 64
     87e:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     882:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     886:	80 68       	ori	r24, 0x80	; 128
     888:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     88c:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     890:	87 e0       	ldi	r24, 0x07	; 7
     892:	c3 d0       	rcall	.+390    	; 0xa1a <pcf8574_setoutput>
     894:	cf 91       	pop	r28
     896:	08 95       	ret

00000898 <lcd_command>:
     898:	cf 93       	push	r28
     89a:	c8 2f       	mov	r28, r24
     89c:	4e df       	rcall	.-356    	; 0x73a <lcd_waitbusy>
     89e:	60 e0       	ldi	r22, 0x00	; 0
     8a0:	8c 2f       	mov	r24, r28
     8a2:	5e df       	rcall	.-324    	; 0x760 <lcd_write>
     8a4:	cf 91       	pop	r28
     8a6:	08 95       	ret

000008a8 <lcd_gotoxy>:
     8a8:	61 11       	cpse	r22, r1
     8aa:	03 c0       	rjmp	.+6      	; 0x8b2 <lcd_gotoxy+0xa>
     8ac:	80 58       	subi	r24, 0x80	; 128
     8ae:	f4 cf       	rjmp	.-24     	; 0x898 <lcd_command>
     8b0:	08 95       	ret
     8b2:	80 54       	subi	r24, 0x40	; 64
     8b4:	f1 cf       	rjmp	.-30     	; 0x898 <lcd_command>
     8b6:	08 95       	ret

000008b8 <lcd_clrscr>:
     8b8:	81 e0       	ldi	r24, 0x01	; 1
     8ba:	ee cf       	rjmp	.-36     	; 0x898 <lcd_command>
     8bc:	08 95       	ret

000008be <lcd_led>:
     8be:	88 23       	and	r24, r24
     8c0:	31 f0       	breq	.+12     	; 0x8ce <lcd_led+0x10>
     8c2:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     8c6:	87 7f       	andi	r24, 0xF7	; 247
     8c8:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     8cc:	05 c0       	rjmp	.+10     	; 0x8d8 <lcd_led+0x1a>
     8ce:	80 91 44 02 	lds	r24, 0x0244	; 0x800244 <__data_end>
     8d2:	88 60       	ori	r24, 0x08	; 8
     8d4:	80 93 44 02 	sts	0x0244, r24	; 0x800244 <__data_end>
     8d8:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     8dc:	87 e0       	ldi	r24, 0x07	; 7
     8de:	9d c0       	rjmp	.+314    	; 0xa1a <pcf8574_setoutput>
     8e0:	08 95       	ret

000008e2 <lcd_home>:
     8e2:	82 e0       	ldi	r24, 0x02	; 2
     8e4:	d9 cf       	rjmp	.-78     	; 0x898 <lcd_command>
     8e6:	08 95       	ret

000008e8 <lcd_putc>:
     8e8:	cf 93       	push	r28
     8ea:	c8 2f       	mov	r28, r24
     8ec:	26 df       	rcall	.-436    	; 0x73a <lcd_waitbusy>
     8ee:	ca 30       	cpi	r28, 0x0A	; 10
     8f0:	41 f4       	brne	.+16     	; 0x902 <lcd_putc+0x1a>
     8f2:	80 34       	cpi	r24, 0x40	; 64
     8f4:	10 f0       	brcs	.+4      	; 0x8fa <lcd_putc+0x12>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	01 c0       	rjmp	.+2      	; 0x8fc <lcd_putc+0x14>
     8fa:	80 e4       	ldi	r24, 0x40	; 64
     8fc:	80 58       	subi	r24, 0x80	; 128
     8fe:	cc df       	rcall	.-104    	; 0x898 <lcd_command>
     900:	0f c0       	rjmp	.+30     	; 0x920 <lcd_putc+0x38>
     902:	80 31       	cpi	r24, 0x10	; 16
     904:	21 f4       	brne	.+8      	; 0x90e <lcd_putc+0x26>
     906:	60 e0       	ldi	r22, 0x00	; 0
     908:	80 ec       	ldi	r24, 0xC0	; 192
     90a:	2a df       	rcall	.-428    	; 0x760 <lcd_write>
     90c:	05 c0       	rjmp	.+10     	; 0x918 <lcd_putc+0x30>
     90e:	80 35       	cpi	r24, 0x50	; 80
     910:	19 f4       	brne	.+6      	; 0x918 <lcd_putc+0x30>
     912:	60 e0       	ldi	r22, 0x00	; 0
     914:	80 e8       	ldi	r24, 0x80	; 128
     916:	24 df       	rcall	.-440    	; 0x760 <lcd_write>
     918:	10 df       	rcall	.-480    	; 0x73a <lcd_waitbusy>
     91a:	61 e0       	ldi	r22, 0x01	; 1
     91c:	8c 2f       	mov	r24, r28
     91e:	20 df       	rcall	.-448    	; 0x760 <lcd_write>
     920:	cf 91       	pop	r28
     922:	08 95       	ret

00000924 <lcd_puts>:
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	ec 01       	movw	r28, r24
     92a:	21 96       	adiw	r28, 0x01	; 1
     92c:	fc 01       	movw	r30, r24
     92e:	80 81       	ld	r24, Z
     930:	88 23       	and	r24, r24
     932:	21 f0       	breq	.+8      	; 0x93c <lcd_puts+0x18>
     934:	d9 df       	rcall	.-78     	; 0x8e8 <lcd_putc>
     936:	89 91       	ld	r24, Y+
     938:	81 11       	cpse	r24, r1
     93a:	fc cf       	rjmp	.-8      	; 0x934 <lcd_puts+0x10>
     93c:	df 91       	pop	r29
     93e:	cf 91       	pop	r28
     940:	08 95       	ret

00000942 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
     942:	1f 93       	push	r17
     944:	cf 93       	push	r28
     946:	df 93       	push	r29
     948:	18 2f       	mov	r17, r24
	#if LCD_PCF8574_INIT == 1
	//init pcf8574
	pcf8574_init();
     94a:	40 d0       	rcall	.+128    	; 0x9cc <pcf8574_init>
	#endif

	dataport = 0;
     94c:	10 92 44 02 	sts	0x0244, r1	; 0x800244 <__data_end>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     950:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     954:	87 e0       	ldi	r24, 0x07	; 7
     956:	61 d0       	rcall	.+194    	; 0xa1a <pcf8574_setoutput>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	9a ef       	ldi	r25, 0xFA	; 250
     95c:	01 97       	sbiw	r24, 0x01	; 1
     95e:	f1 f7       	brne	.-4      	; 0x95c <lcd_init+0x1a>
	pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);

    delay(16000);        /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    dataport |= _BV(LCD_DATA1_PIN);  // _BV(LCD_FUNCTION)>>4;
     960:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     964:	90 62       	ori	r25, 0x20	; 32
     966:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    dataport |= _BV(LCD_DATA0_PIN);  // _BV(LCD_FUNCTION_8BIT)>>4;
     96a:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     96e:	90 61       	ori	r25, 0x10	; 16
     970:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     974:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     978:	87 e0       	ldi	r24, 0x07	; 7
     97a:	4f d0       	rcall	.+158    	; 0xa1a <pcf8574_setoutput>

    lcd_e_toggle();
     97c:	e9 de       	rcall	.-558    	; 0x750 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     97e:	e0 e0       	ldi	r30, 0x00	; 0
     980:	fe e4       	ldi	r31, 0x4E	; 78
     982:	31 97       	sbiw	r30, 0x01	; 1
     984:	f1 f7       	brne	.-4      	; 0x982 <lcd_init+0x40>

    lcd_e_toggle();
    delay(4992);         /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
     986:	e4 de       	rcall	.-568    	; 0x750 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     988:	c0 e0       	ldi	r28, 0x00	; 0
     98a:	d1 e0       	ldi	r29, 0x01	; 1
     98c:	fe 01       	movw	r30, r28
     98e:	31 97       	sbiw	r30, 0x01	; 1
     990:	f1 f7       	brne	.-4      	; 0x98e <lcd_init+0x4c>
    /* repeat last command */ 
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
     992:	de de       	rcall	.-580    	; 0x750 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     994:	fe 01       	movw	r30, r28
     996:	31 97       	sbiw	r30, 0x01	; 1
     998:	f1 f7       	brne	.-4      	; 0x996 <lcd_init+0x54>
    /* repeat last command a third time */
    lcd_e_toggle();      
    delay(64);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    dataport &= ~_BV(LCD_DATA0_PIN);
     99a:	90 91 44 02 	lds	r25, 0x0244	; 0x800244 <__data_end>
     99e:	9f 7e       	andi	r25, 0xEF	; 239
     9a0:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <__data_end>
    pcf8574_setoutput(LCD_PCF8574_DEVICEID, dataport);
     9a4:	60 91 44 02 	lds	r22, 0x0244	; 0x800244 <__data_end>
     9a8:	87 e0       	ldi	r24, 0x07	; 7
     9aa:	37 d0       	rcall	.+110    	; 0xa1a <pcf8574_setoutput>
    lcd_e_toggle();
     9ac:	d1 de       	rcall	.-606    	; 0x750 <toggle_e>
static inline void _delayFourCycles(unsigned int __count)
{
    if ( __count == 0 )    
        __asm__ __volatile__( "rjmp 1f\n 1:" );    // 2 cycles
    else
        __asm__ __volatile__ (
     9ae:	21 97       	sbiw	r28, 0x01	; 1
     9b0:	f1 f7       	brne	.-4      	; 0x9ae <lcd_init+0x6c>
    lcd_e_toggle();
    delay(64);           /* some displays need this additional delay */
    
    /* from now the LCD only accepts 4 bit I/O, we can use lcd_command() */    

    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
     9b2:	88 e2       	ldi	r24, 0x28	; 40
     9b4:	71 df       	rcall	.-286    	; 0x898 <lcd_command>

    lcd_command(LCD_DISP_OFF);              /* display off                  */
     9b6:	88 e0       	ldi	r24, 0x08	; 8
     9b8:	6f df       	rcall	.-290    	; 0x898 <lcd_command>
    lcd_clrscr();                           /* display clear                */
     9ba:	7e df       	rcall	.-260    	; 0x8b8 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
     9bc:	86 e0       	ldi	r24, 0x06	; 6
     9be:	6c df       	rcall	.-296    	; 0x898 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
     9c0:	81 2f       	mov	r24, r17
     9c2:	6a df       	rcall	.-300    	; 0x898 <lcd_command>
	
	
}/* lcd_init */
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	1f 91       	pop	r17
     9ca:	08 95       	ret

000009cc <pcf8574_init>:
		i2c_write(b);
		i2c_stop();
		return 0;
	}
	return -1;
}
     9cc:	3a de       	rcall	.-908    	; 0x642 <i2c_init>
     9ce:	85 e3       	ldi	r24, 0x35	; 53
     9d0:	8a 95       	dec	r24
     9d2:	f1 f7       	brne	.-4      	; 0x9d0 <pcf8574_init+0x4>
     9d4:	00 00       	nop
     9d6:	80 e0       	ldi	r24, 0x00	; 0
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	fc 01       	movw	r30, r24
     9dc:	e0 5a       	subi	r30, 0xA0	; 160
     9de:	fd 4f       	sbci	r31, 0xFD	; 253
     9e0:	10 82       	st	Z, r1
     9e2:	01 96       	adiw	r24, 0x01	; 1
     9e4:	88 30       	cpi	r24, 0x08	; 8
     9e6:	91 05       	cpc	r25, r1
     9e8:	c1 f7       	brne	.-16     	; 0x9da <pcf8574_init+0xe>
     9ea:	08 95       	ret

000009ec <pcf8574_getoutputpin>:
     9ec:	88 30       	cpi	r24, 0x08	; 8
     9ee:	88 f4       	brcc	.+34     	; 0xa12 <pcf8574_getoutputpin+0x26>
     9f0:	68 30       	cpi	r22, 0x08	; 8
     9f2:	88 f4       	brcc	.+34     	; 0xa16 <pcf8574_getoutputpin+0x2a>
     9f4:	e8 2f       	mov	r30, r24
     9f6:	f0 e0       	ldi	r31, 0x00	; 0
     9f8:	e0 5a       	subi	r30, 0xA0	; 160
     9fa:	fd 4f       	sbci	r31, 0xFD	; 253
     9fc:	80 81       	ld	r24, Z
     9fe:	08 2e       	mov	r0, r24
     a00:	00 0c       	add	r0, r0
     a02:	99 0b       	sbc	r25, r25
     a04:	02 c0       	rjmp	.+4      	; 0xa0a <pcf8574_getoutputpin+0x1e>
     a06:	95 95       	asr	r25
     a08:	87 95       	ror	r24
     a0a:	6a 95       	dec	r22
     a0c:	e2 f7       	brpl	.-8      	; 0xa06 <pcf8574_getoutputpin+0x1a>
     a0e:	81 70       	andi	r24, 0x01	; 1
     a10:	08 95       	ret
     a12:	8f ef       	ldi	r24, 0xFF	; 255
     a14:	08 95       	ret
     a16:	8f ef       	ldi	r24, 0xFF	; 255
     a18:	08 95       	ret

00000a1a <pcf8574_setoutput>:
     a1a:	cf 93       	push	r28
     a1c:	88 30       	cpi	r24, 0x08	; 8
     a1e:	80 f4       	brcc	.+32     	; 0xa40 <pcf8574_setoutput+0x26>
     a20:	c6 2f       	mov	r28, r22
     a22:	98 2f       	mov	r25, r24
     a24:	e8 2f       	mov	r30, r24
     a26:	f0 e0       	ldi	r31, 0x00	; 0
     a28:	e0 5a       	subi	r30, 0xA0	; 160
     a2a:	fd 4f       	sbci	r31, 0xFD	; 253
     a2c:	60 83       	st	Z, r22
     a2e:	80 e2       	ldi	r24, 0x20	; 32
     a30:	89 0f       	add	r24, r25
     a32:	88 0f       	add	r24, r24
     a34:	0c de       	rcall	.-1000   	; 0x64e <i2c_start>
     a36:	8c 2f       	mov	r24, r28
     a38:	3a de       	rcall	.-908    	; 0x6ae <i2c_write>
     a3a:	30 de       	rcall	.-928    	; 0x69c <i2c_stop>
     a3c:	80 e0       	ldi	r24, 0x00	; 0
     a3e:	01 c0       	rjmp	.+2      	; 0xa42 <pcf8574_setoutput+0x28>
     a40:	8f ef       	ldi	r24, 0xFF	; 255
     a42:	cf 91       	pop	r28
     a44:	08 95       	ret

00000a46 <pcf8574_setoutputpin>:

/*
 * set output pin
 */
int8_t pcf8574_setoutputpin(uint8_t deviceid, uint8_t pin, uint8_t data) {
     a46:	cf 93       	push	r28
     a48:	df 93       	push	r29
	if((deviceid >= 0 && deviceid < PCF8574_MAXDEVICES) && (pin >= 0 && pin < PCF8574_MAXPINS)) {
     a4a:	88 30       	cpi	r24, 0x08	; 8
     a4c:	50 f5       	brcc	.+84     	; 0xaa2 <pcf8574_setoutputpin+0x5c>
     a4e:	68 30       	cpi	r22, 0x08	; 8
     a50:	50 f5       	brcc	.+84     	; 0xaa6 <pcf8574_setoutputpin+0x60>
	    uint8_t b = 0;
	    b = pcf8574_pinstatus[deviceid];
     a52:	28 2f       	mov	r18, r24
     a54:	30 e0       	ldi	r19, 0x00	; 0
     a56:	f9 01       	movw	r30, r18
     a58:	e0 5a       	subi	r30, 0xA0	; 160
     a5a:	fd 4f       	sbci	r31, 0xFD	; 253
     a5c:	90 81       	ld	r25, Z
	    b = (data != 0) ? (b | (1 << pin)) : (b & ~(1 << pin));
     a5e:	44 23       	and	r20, r20
     a60:	49 f0       	breq	.+18     	; 0xa74 <pcf8574_setoutputpin+0x2e>
     a62:	c1 e0       	ldi	r28, 0x01	; 1
     a64:	d0 e0       	ldi	r29, 0x00	; 0
     a66:	02 c0       	rjmp	.+4      	; 0xa6c <pcf8574_setoutputpin+0x26>
     a68:	cc 0f       	add	r28, r28
     a6a:	dd 1f       	adc	r29, r29
     a6c:	6a 95       	dec	r22
     a6e:	e2 f7       	brpl	.-8      	; 0xa68 <pcf8574_setoutputpin+0x22>
     a70:	c9 2b       	or	r28, r25
     a72:	09 c0       	rjmp	.+18     	; 0xa86 <pcf8574_setoutputpin+0x40>
     a74:	c1 e0       	ldi	r28, 0x01	; 1
     a76:	d0 e0       	ldi	r29, 0x00	; 0
     a78:	02 c0       	rjmp	.+4      	; 0xa7e <pcf8574_setoutputpin+0x38>
     a7a:	cc 0f       	add	r28, r28
     a7c:	dd 1f       	adc	r29, r29
     a7e:	6a 95       	dec	r22
     a80:	e2 f7       	brpl	.-8      	; 0xa7a <pcf8574_setoutputpin+0x34>
     a82:	c0 95       	com	r28
     a84:	c9 23       	and	r28, r25
     a86:	98 2f       	mov	r25, r24
	    pcf8574_pinstatus[deviceid] = b;
     a88:	f9 01       	movw	r30, r18
     a8a:	e0 5a       	subi	r30, 0xA0	; 160
     a8c:	fd 4f       	sbci	r31, 0xFD	; 253
     a8e:	c0 83       	st	Z, r28
	    //update device
		i2c_start(((PCF8574_ADDRBASE+deviceid)<<1) | I2C_WRITE);
     a90:	80 e2       	ldi	r24, 0x20	; 32
     a92:	89 0f       	add	r24, r25
     a94:	88 0f       	add	r24, r24
     a96:	db dd       	rcall	.-1098   	; 0x64e <i2c_start>
		i2c_write(b);
     a98:	8c 2f       	mov	r24, r28
     a9a:	09 de       	rcall	.-1006   	; 0x6ae <i2c_write>
		i2c_stop();
     a9c:	ff dd       	rcall	.-1026   	; 0x69c <i2c_stop>
		return 0;
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	03 c0       	rjmp	.+6      	; 0xaa8 <pcf8574_setoutputpin+0x62>
	}
	return -1;
     aa2:	8f ef       	ldi	r24, 0xFF	; 255
     aa4:	01 c0       	rjmp	.+2      	; 0xaa8 <pcf8574_setoutputpin+0x62>
     aa6:	8f ef       	ldi	r24, 0xFF	; 255
}
     aa8:	df 91       	pop	r29
     aaa:	cf 91       	pop	r28
     aac:	08 95       	ret

00000aae <pcf8574_setoutputpinhigh>:

/*
 * set output pin high
 */
int8_t pcf8574_setoutputpinhigh(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 1);
     aae:	41 e0       	ldi	r20, 0x01	; 1
     ab0:	ca cf       	rjmp	.-108    	; 0xa46 <pcf8574_setoutputpin>
}
     ab2:	08 95       	ret

00000ab4 <pcf8574_setoutputpinlow>:

/*
 * set output pin low
 */
int8_t pcf8574_setoutputpinlow(uint8_t deviceid, uint8_t pin) {
	return pcf8574_setoutputpin(deviceid, pin, 0);
     ab4:	40 e0       	ldi	r20, 0x00	; 0
     ab6:	c7 cf       	rjmp	.-114    	; 0xa46 <pcf8574_setoutputpin>
}
     ab8:	08 95       	ret

00000aba <LEDLIGHT_Timer4_PWM_ChannelA_Init>:
*/
#include <avr/io.h>

void LEDLIGHT_Timer4_PWM_ChannelA_Init()
{
	DDRH |=(1<<PH3);
     aba:	e1 e0       	ldi	r30, 0x01	; 1
     abc:	f1 e0       	ldi	r31, 0x01	; 1
     abe:	80 81       	ld	r24, Z
     ac0:	88 60       	ori	r24, 0x08	; 8
     ac2:	80 83       	st	Z, r24
	// TCCR4A ?Timer/Counter 4 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	TCCR4A = 0b10000001;	// No output pins in use, set all to normal mode, waveform  = Fast PWM, 8-bit
     ac4:	81 e8       	ldi	r24, 0x81	; 129
     ac6:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 4 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode (0101 Fast PWM, 8-bit)
	// Bit 2:0 ?CSn2:0: Clock Select (010 = 8 prescaler)
	TCCR4B = 0b00001010; // waveform  = Fast PWM, 8-bit, 8 prescaler
     aca:	8a e0       	ldi	r24, 0x0A	; 10
     acc:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	
	// TCCR4C ?Timer/Counter 4 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR4C = 0b00000000;
     ad0:	10 92 a2 00 	sts	0x00A2, r1	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// TCNT4H and TCNT4L Timer/Counter 4
	TCNT4 = 0;
     ad4:	10 92 a5 00 	sts	0x00A5, r1	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     ad8:	10 92 a4 00 	sts	0x00A4, r1	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	
	// OCR4AH and OCR4AL ?Output Compare Register 4 A
	OCR4AH = 0x00;
     adc:	10 92 a9 00 	sts	0x00A9, r1	; 0x8000a9 <__TEXT_REGION_LENGTH__+0x7000a9>
	OCR4AL = 0x00;
     ae0:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
     ae4:	08 95       	ret

00000ae6 <mfrc522_write>:
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
	}
}

void mfrc522_write(uint8_t reg, uint8_t data)
{
     ae6:	cf 93       	push	r28
     ae8:	c6 2f       	mov	r28, r22
	ENABLE_CHIP();
     aea:	28 98       	cbi	0x05, 0	; 5
	spi_transmit((reg<<1)&0x7E);//SPI address byte format @ page11 of MFRC522.pdf
     aec:	88 0f       	add	r24, r24
     aee:	8e 77       	andi	r24, 0x7E	; 126
     af0:	d8 d1       	rcall	.+944    	; 0xea2 <spi_transmit>
	spi_transmit(data);
     af2:	8c 2f       	mov	r24, r28
     af4:	d6 d1       	rcall	.+940    	; 0xea2 <spi_transmit>
	DISABLE_CHIP();
     af6:	28 9a       	sbi	0x05, 0	; 5
}
     af8:	cf 91       	pop	r28
     afa:	08 95       	ret

00000afc <mfrc522_read>:

uint8_t mfrc522_read(uint8_t reg)
{
	uint8_t data;	
	ENABLE_CHIP();
     afc:	28 98       	cbi	0x05, 0	; 5
	spi_transmit(((reg<<1)&0x7E)|0x80);
     afe:	88 0f       	add	r24, r24
     b00:	8e 77       	andi	r24, 0x7E	; 126
     b02:	80 68       	ori	r24, 0x80	; 128
     b04:	ce d1       	rcall	.+924    	; 0xea2 <spi_transmit>
	data = spi_transmit(0x00);
     b06:	80 e0       	ldi	r24, 0x00	; 0
     b08:	cc d1       	rcall	.+920    	; 0xea2 <spi_transmit>
	DISABLE_CHIP();
     b0a:	28 9a       	sbi	0x05, 0	; 5
	return data;
}
     b0c:	08 95       	ret

00000b0e <mfrc522_reset>:

void mfrc522_reset()
{
	mfrc522_write(CommandReg,SoftReset_CMD);
     b0e:	6f e0       	ldi	r22, 0x0F	; 15
     b10:	81 e0       	ldi	r24, 0x01	; 1
     b12:	e9 cf       	rjmp	.-46     	; 0xae6 <mfrc522_write>
     b14:	08 95       	ret

00000b16 <mfrc522_init>:
#endif

void mfrc522_init()
{
	uint8_t byte;
	mfrc522_reset();//soft reset
     b16:	fb df       	rcall	.-10     	; 0xb0e <mfrc522_reset>
	
	mfrc522_write(TModeReg, 0x8D);// timer starts automatically, TPrescaler[11:8]:0xD
     b18:	6d e8       	ldi	r22, 0x8D	; 141
     b1a:	8a e2       	ldi	r24, 0x2A	; 42
     b1c:	e4 df       	rcall	.-56     	; 0xae6 <mfrc522_write>
    mfrc522_write(TPrescalerReg, 0x3E);//TPrescalerReg[11:0]: 0xD3E
     b1e:	6e e3       	ldi	r22, 0x3E	; 62
     b20:	8b e2       	ldi	r24, 0x2B	; 43
     b22:	e1 df       	rcall	.-62     	; 0xae6 <mfrc522_write>
    mfrc522_write(TReloadReg_1, 30); 
     b24:	6e e1       	ldi	r22, 0x1E	; 30
     b26:	8c e2       	ldi	r24, 0x2C	; 44
     b28:	de df       	rcall	.-68     	; 0xae6 <mfrc522_write>
    mfrc522_write(TReloadReg_2, 0);	//TReloadVal[15:0]:0x3000, Td=(TPrescaler*2+1)*(TReloadVal+1)/13.56MHz=6s
     b2a:	60 e0       	ldi	r22, 0x00	; 0
     b2c:	8d e2       	ldi	r24, 0x2D	; 45
     b2e:	db df       	rcall	.-74     	; 0xae6 <mfrc522_write>
	mfrc522_write(TxASKReg, 0x40);	//forces a 100 % ASK modulation independent of the ModGsPReg register setting 
     b30:	60 e4       	ldi	r22, 0x40	; 64
     b32:	85 e1       	ldi	r24, 0x15	; 21
     b34:	d8 df       	rcall	.-80     	; 0xae6 <mfrc522_write>
	mfrc522_write(ModeReg, 0x3D);//TxWaitRF:1 transmitter can only be started if an RF field is generated;polarity of pin MFIN is active HIGH 
     b36:	6d e3       	ldi	r22, 0x3D	; 61
     b38:	81 e1       	ldi	r24, 0x11	; 17
     b3a:	d5 df       	rcall	.-86     	; 0xae6 <mfrc522_write>
	
	byte = mfrc522_read(TxControlReg);
     b3c:	84 e1       	ldi	r24, 0x14	; 20
     b3e:	de df       	rcall	.-68     	; 0xafc <mfrc522_read>
	if(!(byte&0x03))
     b40:	98 2f       	mov	r25, r24
     b42:	93 70       	andi	r25, 0x03	; 3
     b44:	21 f4       	brne	.+8      	; 0xb4e <mfrc522_init+0x38>
	{
		mfrc522_write(TxControlReg,byte|0x03);//output signal on pin TX1, TX2
     b46:	68 2f       	mov	r22, r24
     b48:	63 60       	ori	r22, 0x03	; 3
     b4a:	84 e1       	ldi	r24, 0x14	; 20
     b4c:	cc cf       	rjmp	.-104    	; 0xae6 <mfrc522_write>
     b4e:	08 95       	ret

00000b50 <mfrc522_to_card>:
   
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
     b50:	3f 92       	push	r3
     b52:	4f 92       	push	r4
     b54:	5f 92       	push	r5
     b56:	6f 92       	push	r6
     b58:	7f 92       	push	r7
     b5a:	8f 92       	push	r8
     b5c:	9f 92       	push	r9
     b5e:	af 92       	push	r10
     b60:	bf 92       	push	r11
     b62:	cf 92       	push	r12
     b64:	df 92       	push	r13
     b66:	ef 92       	push	r14
     b68:	ff 92       	push	r15
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
     b6e:	cf 93       	push	r28
     b70:	df 93       	push	r29
     b72:	98 2e       	mov	r9, r24
     b74:	f6 2e       	mov	r15, r22
     b76:	e7 2e       	mov	r14, r23
     b78:	44 2e       	mov	r4, r20
     b7a:	82 2e       	mov	r8, r18
     b7c:	33 2e       	mov	r3, r19
     b7e:	58 01       	movw	r10, r16
    uint8_t lastBits;
    uint8_t n;
    uint8_t	tmp;
    uint32_t i;

    switch (cmd)
     b80:	8c e0       	ldi	r24, 0x0C	; 12
     b82:	98 16       	cp	r9, r24
     b84:	09 f4       	brne	.+2      	; 0xb88 <mfrc522_to_card+0x38>
     b86:	be c0       	rjmp	.+380    	; 0xd04 <mfrc522_to_card+0x1b4>
     b88:	ee e0       	ldi	r30, 0x0E	; 14
     b8a:	9e 16       	cp	r9, r30
     b8c:	09 f4       	brne	.+2      	; 0xb90 <mfrc522_to_card+0x40>
     b8e:	d9 c0       	rjmp	.+434    	; 0xd42 <mfrc522_to_card+0x1f2>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     b90:	84 e0       	ldi	r24, 0x04	; 4
     b92:	b4 df       	rcall	.-152    	; 0xafc <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     b94:	68 2f       	mov	r22, r24
     b96:	6f 77       	andi	r22, 0x7F	; 127
     b98:	84 e0       	ldi	r24, 0x04	; 4
     b9a:	a5 df       	rcall	.-182    	; 0xae6 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     b9c:	8a e0       	ldi	r24, 0x0A	; 10
     b9e:	ae df       	rcall	.-164    	; 0xafc <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     ba0:	68 2f       	mov	r22, r24
     ba2:	60 68       	ori	r22, 0x80	; 128
     ba4:	8a e0       	ldi	r24, 0x0A	; 10
     ba6:	9f df       	rcall	.-194    	; 0xae6 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     ba8:	60 e0       	ldi	r22, 0x00	; 0
     baa:	81 e0       	ldi	r24, 0x01	; 1
     bac:	9c df       	rcall	.-200    	; 0xae6 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     bae:	51 2c       	mov	r5, r1
     bb0:	61 2c       	mov	r6, r1
     bb2:	71 2c       	mov	r7, r1
     bb4:	41 14       	cp	r4, r1
     bb6:	51 04       	cpc	r5, r1
     bb8:	61 04       	cpc	r6, r1
     bba:	71 04       	cpc	r7, r1
     bbc:	d9 f0       	breq	.+54     	; 0xbf4 <mfrc522_to_card+0xa4>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     bbe:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     bc0:	00 e0       	ldi	r16, 0x00	; 0
     bc2:	05 c0       	rjmp	.+10     	; 0xbce <mfrc522_to_card+0x7e>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     bc4:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     bc6:	07 e7       	ldi	r16, 0x77	; 119
     bc8:	02 c0       	rjmp	.+4      	; 0xbce <mfrc522_to_card+0x7e>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     bca:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     bcc:	02 e1       	ldi	r16, 0x12	; 18
     bce:	cf 2d       	mov	r28, r15
     bd0:	de 2d       	mov	r29, r14
     bd2:	c1 2c       	mov	r12, r1
     bd4:	d1 2c       	mov	r13, r1
     bd6:	76 01       	movw	r14, r12
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
     bd8:	69 91       	ld	r22, Y+
     bda:	89 e0       	ldi	r24, 0x09	; 9
     bdc:	84 df       	rcall	.-248    	; 0xae6 <mfrc522_write>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     bde:	ff ef       	ldi	r31, 0xFF	; 255
     be0:	cf 1a       	sub	r12, r31
     be2:	df 0a       	sbc	r13, r31
     be4:	ef 0a       	sbc	r14, r31
     be6:	ff 0a       	sbc	r15, r31
     be8:	c4 14       	cp	r12, r4
     bea:	d5 04       	cpc	r13, r5
     bec:	e6 04       	cpc	r14, r6
     bee:	f7 04       	cpc	r15, r7
     bf0:	98 f3       	brcs	.-26     	; 0xbd8 <mfrc522_to_card+0x88>
     bf2:	02 c0       	rjmp	.+4      	; 0xbf8 <mfrc522_to_card+0xa8>

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
    uint8_t waitIRq = 0x00;
     bf4:	10 e0       	ldi	r17, 0x00	; 0
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
    uint8_t irqEn = 0x00;
     bf6:	00 e0       	ldi	r16, 0x00	; 0
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     bf8:	69 2d       	mov	r22, r9
     bfa:	81 e0       	ldi	r24, 0x01	; 1
     bfc:	74 df       	rcall	.-280    	; 0xae6 <mfrc522_write>
    if (cmd == Transceive_CMD)
     bfe:	8c e0       	ldi	r24, 0x0C	; 12
     c00:	98 12       	cpse	r9, r24
     c02:	06 c0       	rjmp	.+12     	; 0xc10 <mfrc522_to_card+0xc0>
    {    
		n=mfrc522_read(BitFramingReg);
     c04:	8d e0       	ldi	r24, 0x0D	; 13
     c06:	7a df       	rcall	.-268    	; 0xafc <mfrc522_read>
		mfrc522_write(BitFramingReg,n|0x80);  
     c08:	68 2f       	mov	r22, r24
     c0a:	60 68       	ori	r22, 0x80	; 128
     c0c:	8d e0       	ldi	r24, 0x0D	; 13
     c0e:	6b df       	rcall	.-298    	; 0xae6 <mfrc522_write>
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
    do 
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = mfrc522_read(ComIrqReg);
     c10:	84 e0       	ldi	r24, 0x04	; 4
     c12:	74 df       	rcall	.-280    	; 0xafc <mfrc522_read>
     c14:	f8 2e       	mov	r15, r24
     c16:	c0 e0       	ldi	r28, 0x00	; 0
     c18:	d0 e0       	ldi	r29, 0x00	; 0
     c1a:	11 60       	ori	r17, 0x01	; 1
     c1c:	09 c0       	rjmp	.+18     	; 0xc30 <mfrc522_to_card+0xe0>
     c1e:	84 e0       	ldi	r24, 0x04	; 4
     c20:	6d df       	rcall	.-294    	; 0xafc <mfrc522_read>
     c22:	f8 2e       	mov	r15, r24
     c24:	21 96       	adiw	r28, 0x01	; 1
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
     c26:	cf 3c       	cpi	r28, 0xCF	; 207
     c28:	e7 e0       	ldi	r30, 0x07	; 7
     c2a:	de 07       	cpc	r29, r30
     c2c:	09 f4       	brne	.+2      	; 0xc30 <mfrc522_to_card+0xe0>
     c2e:	a2 c0       	rjmp	.+324    	; 0xd74 <mfrc522_to_card+0x224>
     c30:	8f 2d       	mov	r24, r15
     c32:	81 23       	and	r24, r17
     c34:	a1 f3       	breq	.-24     	; 0xc1e <mfrc522_to_card+0xce>
     c36:	a6 c0       	rjmp	.+332    	; 0xd84 <mfrc522_to_card+0x234>
     c38:	01 70       	andi	r16, 0x01	; 1
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
            if (n & irqEn & 0x01)
     c3a:	f0 22       	and	r15, r16
     c3c:	11 f0       	breq	.+4      	; 0xc42 <mfrc522_to_card+0xf2>
            {   
				status = CARD_NOT_FOUND;			//??   
     c3e:	c2 e0       	ldi	r28, 0x02	; 2
     c40:	01 c0       	rjmp	.+2      	; 0xc44 <mfrc522_to_card+0xf4>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
        {
            status = CARD_FOUND;
     c42:	c1 e0       	ldi	r28, 0x01	; 1
            if (n & irqEn & 0x01)
            {   
				status = CARD_NOT_FOUND;			//??   
			}

            if (cmd == Transceive_CMD)
     c44:	fc e0       	ldi	r31, 0x0C	; 12
     c46:	9f 12       	cpse	r9, r31
     c48:	a9 c0       	rjmp	.+338    	; 0xd9c <mfrc522_to_card+0x24c>
            {
               	n = mfrc522_read(FIFOLevelReg);
     c4a:	8a e0       	ldi	r24, 0x0A	; 10
     c4c:	57 df       	rcall	.-338    	; 0xafc <mfrc522_read>
     c4e:	48 2e       	mov	r4, r24
              	lastBits = mfrc522_read(ControlReg) & 0x07;
     c50:	8c e0       	ldi	r24, 0x0C	; 12
     c52:	54 df       	rcall	.-344    	; 0xafc <mfrc522_read>
     c54:	28 2f       	mov	r18, r24
     c56:	27 70       	andi	r18, 0x07	; 7
                if (lastBits)
     c58:	a9 f0       	breq	.+42     	; 0xc84 <mfrc522_to_card+0x134>
                {   
					*back_data_len = (n-1)*8 + lastBits;   
     c5a:	84 2d       	mov	r24, r4
     c5c:	90 e0       	ldi	r25, 0x00	; 0
     c5e:	01 97       	sbiw	r24, 0x01	; 1
     c60:	88 0f       	add	r24, r24
     c62:	99 1f       	adc	r25, r25
     c64:	88 0f       	add	r24, r24
     c66:	99 1f       	adc	r25, r25
     c68:	88 0f       	add	r24, r24
     c6a:	99 1f       	adc	r25, r25
     c6c:	82 0f       	add	r24, r18
     c6e:	91 1d       	adc	r25, r1
     c70:	09 2e       	mov	r0, r25
     c72:	00 0c       	add	r0, r0
     c74:	aa 0b       	sbc	r26, r26
     c76:	bb 0b       	sbc	r27, r27
     c78:	f5 01       	movw	r30, r10
     c7a:	80 83       	st	Z, r24
     c7c:	91 83       	std	Z+1, r25	; 0x01
     c7e:	a2 83       	std	Z+2, r26	; 0x02
     c80:	b3 83       	std	Z+3, r27	; 0x03
     c82:	11 c0       	rjmp	.+34     	; 0xca6 <mfrc522_to_card+0x156>
				}
                else
                {   
					*back_data_len = n*8;   
     c84:	84 2d       	mov	r24, r4
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	88 0f       	add	r24, r24
     c8a:	99 1f       	adc	r25, r25
     c8c:	88 0f       	add	r24, r24
     c8e:	99 1f       	adc	r25, r25
     c90:	88 0f       	add	r24, r24
     c92:	99 1f       	adc	r25, r25
     c94:	09 2e       	mov	r0, r25
     c96:	00 0c       	add	r0, r0
     c98:	aa 0b       	sbc	r26, r26
     c9a:	bb 0b       	sbc	r27, r27
     c9c:	f5 01       	movw	r30, r10
     c9e:	80 83       	st	Z, r24
     ca0:	91 83       	std	Z+1, r25	; 0x01
     ca2:	a2 83       	std	Z+2, r26	; 0x02
     ca4:	b3 83       	std	Z+3, r27	; 0x03
				}

                if (n == 0)
     ca6:	44 20       	and	r4, r4
     ca8:	71 f0       	breq	.+28     	; 0xcc6 <mfrc522_to_card+0x176>
     caa:	84 2d       	mov	r24, r4
     cac:	81 31       	cpi	r24, 0x11	; 17
     cae:	08 f0       	brcs	.+2      	; 0xcb2 <mfrc522_to_card+0x162>
     cb0:	80 e1       	ldi	r24, 0x10	; 16
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     cb2:	48 2e       	mov	r4, r24
     cb4:	51 2c       	mov	r5, r1
     cb6:	61 2c       	mov	r6, r1
     cb8:	71 2c       	mov	r7, r1
     cba:	41 14       	cp	r4, r1
     cbc:	51 04       	cpc	r5, r1
     cbe:	61 04       	cpc	r6, r1
     cc0:	71 04       	cpc	r7, r1
     cc2:	29 f4       	brne	.+10     	; 0xcce <mfrc522_to_card+0x17e>
     cc4:	6b c0       	rjmp	.+214    	; 0xd9c <mfrc522_to_card+0x24c>
     cc6:	41 2c       	mov	r4, r1
     cc8:	51 2c       	mov	r5, r1
     cca:	32 01       	movw	r6, r4
     ccc:	43 94       	inc	r4
     cce:	08 2d       	mov	r16, r8
     cd0:	13 2d       	mov	r17, r3
     cd2:	c1 2c       	mov	r12, r1
     cd4:	d1 2c       	mov	r13, r1
     cd6:	76 01       	movw	r14, r12
                {   
					back_data[i] = mfrc522_read(FIFODataReg);    
     cd8:	89 e0       	ldi	r24, 0x09	; 9
     cda:	10 df       	rcall	.-480    	; 0xafc <mfrc522_read>
     cdc:	f8 01       	movw	r30, r16
     cde:	81 93       	st	Z+, r24
     ce0:	8f 01       	movw	r16, r30
                {   
					n = MAX_LEN;   
				}
				
				//Reading the received data in FIFO
                for (i=0; i<n; i++)
     ce2:	ff ef       	ldi	r31, 0xFF	; 255
     ce4:	cf 1a       	sub	r12, r31
     ce6:	df 0a       	sbc	r13, r31
     ce8:	ef 0a       	sbc	r14, r31
     cea:	ff 0a       	sbc	r15, r31
     cec:	c4 14       	cp	r12, r4
     cee:	d5 04       	cpc	r13, r5
     cf0:	e6 04       	cpc	r14, r6
     cf2:	f7 04       	cpc	r15, r7
     cf4:	88 f3       	brcs	.-30     	; 0xcd8 <mfrc522_to_card+0x188>
     cf6:	52 c0       	rjmp	.+164    	; 0xd9c <mfrc522_to_card+0x24c>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     cf8:	6c e0       	ldi	r22, 0x0C	; 12
     cfa:	81 e0       	ldi	r24, 0x01	; 1
     cfc:	f4 de       	rcall	.-536    	; 0xae6 <mfrc522_write>
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
			waitIRq = 0x30;
     cfe:	10 e3       	ldi	r17, 0x30	; 48
			waitIRq = 0x10;
			break;
		}
		case Transceive_CMD:	//Transmit FIFO data
		{
			irqEn = 0x77;
     d00:	07 e7       	ldi	r16, 0x77	; 119
     d02:	80 cf       	rjmp	.-256    	; 0xc04 <mfrc522_to_card+0xb4>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     d04:	84 e0       	ldi	r24, 0x04	; 4
     d06:	fa de       	rcall	.-524    	; 0xafc <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     d08:	68 2f       	mov	r22, r24
     d0a:	6f 77       	andi	r22, 0x7F	; 127
     d0c:	84 e0       	ldi	r24, 0x04	; 4
     d0e:	eb de       	rcall	.-554    	; 0xae6 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     d10:	8a e0       	ldi	r24, 0x0A	; 10
     d12:	f4 de       	rcall	.-536    	; 0xafc <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     d14:	68 2f       	mov	r22, r24
     d16:	60 68       	ori	r22, 0x80	; 128
     d18:	8a e0       	ldi	r24, 0x0A	; 10
     d1a:	e5 de       	rcall	.-566    	; 0xae6 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     d1c:	60 e0       	ldi	r22, 0x00	; 0
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	e2 de       	rcall	.-572    	; 0xae6 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d22:	51 2c       	mov	r5, r1
     d24:	61 2c       	mov	r6, r1
     d26:	71 2c       	mov	r7, r1
     d28:	41 14       	cp	r4, r1
     d2a:	51 04       	cpc	r5, r1
     d2c:	61 04       	cpc	r6, r1
     d2e:	71 04       	cpc	r7, r1
     d30:	09 f0       	breq	.+2      	; 0xd34 <mfrc522_to_card+0x1e4>
     d32:	48 cf       	rjmp	.-368    	; 0xbc4 <mfrc522_to_card+0x74>
     d34:	e1 cf       	rjmp	.-62     	; 0xcf8 <mfrc522_to_card+0x1a8>
    {   
		mfrc522_write(FIFODataReg, send_data[i]);    
	}

	//Execute the cmd
	mfrc522_write(CommandReg, cmd);
     d36:	6e e0       	ldi	r22, 0x0E	; 14
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	d5 de       	rcall	.-598    	; 0xae6 <mfrc522_write>
    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
			waitIRq = 0x10;
     d3c:	10 e1       	ldi	r17, 0x10	; 16

    switch (cmd)
    {
        case MFAuthent_CMD:		//Certification cards close
		{
			irqEn = 0x12;
     d3e:	02 e1       	ldi	r16, 0x12	; 18
     d40:	67 cf       	rjmp	.-306    	; 0xc10 <mfrc522_to_card+0xc0>
		default:
			break;
    }
   
    //mfrc522_write(ComIEnReg, irqEn|0x80);	//Interrupt request
    n=mfrc522_read(ComIrqReg);
     d42:	84 e0       	ldi	r24, 0x04	; 4
     d44:	db de       	rcall	.-586    	; 0xafc <mfrc522_read>
    mfrc522_write(ComIrqReg,n&(~0x80));//clear all interrupt bits
     d46:	68 2f       	mov	r22, r24
     d48:	6f 77       	andi	r22, 0x7F	; 127
     d4a:	84 e0       	ldi	r24, 0x04	; 4
     d4c:	cc de       	rcall	.-616    	; 0xae6 <mfrc522_write>
    n=mfrc522_read(FIFOLevelReg);
     d4e:	8a e0       	ldi	r24, 0x0A	; 10
     d50:	d5 de       	rcall	.-598    	; 0xafc <mfrc522_read>
    mfrc522_write(FIFOLevelReg,n|0x80);//flush FIFO data
     d52:	68 2f       	mov	r22, r24
     d54:	60 68       	ori	r22, 0x80	; 128
     d56:	8a e0       	ldi	r24, 0x0A	; 10
     d58:	c6 de       	rcall	.-628    	; 0xae6 <mfrc522_write>
    
	mfrc522_write(CommandReg, Idle_CMD);	//NO action; Cancel the current cmd???
     d5a:	60 e0       	ldi	r22, 0x00	; 0
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	c3 de       	rcall	.-634    	; 0xae6 <mfrc522_write>

	//Writing data to the FIFO
    for (i=0; i<send_data_len; i++)
     d60:	51 2c       	mov	r5, r1
     d62:	61 2c       	mov	r6, r1
     d64:	71 2c       	mov	r7, r1
     d66:	41 14       	cp	r4, r1
     d68:	51 04       	cpc	r5, r1
     d6a:	61 04       	cpc	r6, r1
     d6c:	71 04       	cpc	r7, r1
     d6e:	09 f0       	breq	.+2      	; 0xd72 <mfrc522_to_card+0x222>
     d70:	2c cf       	rjmp	.-424    	; 0xbca <mfrc522_to_card+0x7a>
     d72:	e1 cf       	rjmp	.-62     	; 0xd36 <mfrc522_to_card+0x1e6>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d74:	8d e0       	ldi	r24, 0x0D	; 13
     d76:	c2 de       	rcall	.-636    	; 0xafc <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d78:	68 2f       	mov	r22, r24
     d7a:	6f 77       	andi	r22, 0x7F	; 127
     d7c:	8d e0       	ldi	r24, 0x0D	; 13
     d7e:	b3 de       	rcall	.-666    	; 0xae6 <mfrc522_write>
	return status;
}

uint8_t mfrc522_to_card(uint8_t cmd, uint8_t *send_data, uint8_t send_data_len, uint8_t *back_data, uint32_t *back_data_len)
{
	uint8_t status = ERROR;
     d80:	c3 e0       	ldi	r28, 0x03	; 3
     d82:	0c c0       	rjmp	.+24     	; 0xd9c <mfrc522_to_card+0x24c>
        n = mfrc522_read(ComIrqReg);
        i--;
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));

	tmp=mfrc522_read(BitFramingReg);
     d84:	8d e0       	ldi	r24, 0x0D	; 13
     d86:	ba de       	rcall	.-652    	; 0xafc <mfrc522_read>
	mfrc522_write(BitFramingReg,tmp&(~0x80));
     d88:	68 2f       	mov	r22, r24
     d8a:	6f 77       	andi	r22, 0x7F	; 127
     d8c:	8d e0       	ldi	r24, 0x0D	; 13
     d8e:	ab de       	rcall	.-682    	; 0xae6 <mfrc522_write>
	
    if (i != 0)
    {    
        if(!(mfrc522_read(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
     d90:	86 e0       	ldi	r24, 0x06	; 6
     d92:	b4 de       	rcall	.-664    	; 0xafc <mfrc522_read>
     d94:	8b 71       	andi	r24, 0x1B	; 27
     d96:	09 f4       	brne	.+2      	; 0xd9a <mfrc522_to_card+0x24a>
     d98:	4f cf       	rjmp	.-354    	; 0xc38 <mfrc522_to_card+0xe8>
				}
            }
        }
        else
        {   
			status = ERROR;  
     d9a:	c3 e0       	ldi	r28, 0x03	; 3
	
    //SetBitMask(ControlReg,0x80);           //timer stops
    //mfrc522_write(cmdReg, PCD_IDLE); 

    return status;
}
     d9c:	8c 2f       	mov	r24, r28
     d9e:	df 91       	pop	r29
     da0:	cf 91       	pop	r28
     da2:	1f 91       	pop	r17
     da4:	0f 91       	pop	r16
     da6:	ff 90       	pop	r15
     da8:	ef 90       	pop	r14
     daa:	df 90       	pop	r13
     dac:	cf 90       	pop	r12
     dae:	bf 90       	pop	r11
     db0:	af 90       	pop	r10
     db2:	9f 90       	pop	r9
     db4:	8f 90       	pop	r8
     db6:	7f 90       	pop	r7
     db8:	6f 90       	pop	r6
     dba:	5f 90       	pop	r5
     dbc:	4f 90       	pop	r4
     dbe:	3f 90       	pop	r3
     dc0:	08 95       	ret

00000dc2 <mfrc522_request>:
{
	mfrc522_write(CommandReg,SoftReset_CMD);
}

uint8_t	mfrc522_request(uint8_t req_mode, uint8_t * tag_type)
{
     dc2:	ef 92       	push	r14
     dc4:	ff 92       	push	r15
     dc6:	0f 93       	push	r16
     dc8:	1f 93       	push	r17
     dca:	cf 93       	push	r28
     dcc:	df 93       	push	r29
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <mfrc522_request+0xe>
     dd0:	1f 92       	push	r1
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
     dd6:	18 2f       	mov	r17, r24
     dd8:	7b 01       	movw	r14, r22
	uint8_t  status;  
	uint32_t backBits;//The received data bits

	mfrc522_write(BitFramingReg, 0x07);//TxLastBists = BitFramingReg[2..0]	???
     dda:	67 e0       	ldi	r22, 0x07	; 7
     ddc:	8d e0       	ldi	r24, 0x0D	; 13
     dde:	83 de       	rcall	.-762    	; 0xae6 <mfrc522_write>
	
	tag_type[0] = req_mode;
     de0:	f7 01       	movw	r30, r14
     de2:	10 83       	st	Z, r17
	status = mfrc522_to_card(Transceive_CMD, tag_type, 1, tag_type, &backBits);
     de4:	8e 01       	movw	r16, r28
     de6:	0f 5f       	subi	r16, 0xFF	; 255
     de8:	1f 4f       	sbci	r17, 0xFF	; 255
     dea:	97 01       	movw	r18, r14
     dec:	41 e0       	ldi	r20, 0x01	; 1
     dee:	b7 01       	movw	r22, r14
     df0:	8c e0       	ldi	r24, 0x0C	; 12
     df2:	ae de       	rcall	.-676    	; 0xb50 <mfrc522_to_card>

	if ((status != CARD_FOUND) || (backBits != 0x10))
     df4:	81 30       	cpi	r24, 0x01	; 1
     df6:	59 f4       	brne	.+22     	; 0xe0e <mfrc522_request+0x4c>
     df8:	49 81       	ldd	r20, Y+1	; 0x01
     dfa:	5a 81       	ldd	r21, Y+2	; 0x02
     dfc:	6b 81       	ldd	r22, Y+3	; 0x03
     dfe:	7c 81       	ldd	r23, Y+4	; 0x04
     e00:	40 31       	cpi	r20, 0x10	; 16
     e02:	51 05       	cpc	r21, r1
     e04:	61 05       	cpc	r22, r1
     e06:	71 05       	cpc	r23, r1
     e08:	19 f0       	breq	.+6      	; 0xe10 <mfrc522_request+0x4e>
	{    
		status = ERROR;
     e0a:	83 e0       	ldi	r24, 0x03	; 3
     e0c:	01 c0       	rjmp	.+2      	; 0xe10 <mfrc522_request+0x4e>
     e0e:	83 e0       	ldi	r24, 0x03	; 3
	}
   
	return status;
}
     e10:	0f 90       	pop	r0
     e12:	0f 90       	pop	r0
     e14:	0f 90       	pop	r0
     e16:	0f 90       	pop	r0
     e18:	df 91       	pop	r29
     e1a:	cf 91       	pop	r28
     e1c:	1f 91       	pop	r17
     e1e:	0f 91       	pop	r16
     e20:	ff 90       	pop	r15
     e22:	ef 90       	pop	r14
     e24:	08 95       	ret

00000e26 <mfrc522_get_card_serial>:
    return status;
}


uint8_t mfrc522_get_card_serial(uint8_t * serial_out)
{
     e26:	ef 92       	push	r14
     e28:	ff 92       	push	r15
     e2a:	0f 93       	push	r16
     e2c:	1f 93       	push	r17
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	00 d0       	rcall	.+0      	; 0xe34 <mfrc522_get_card_serial+0xe>
     e34:	1f 92       	push	r1
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
     e3a:	7c 01       	movw	r14, r24
	uint8_t status;
    uint8_t i;
	uint8_t serNumCheck=0;
    uint32_t unLen;
    
	mfrc522_write(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
     e3c:	60 e0       	ldi	r22, 0x00	; 0
     e3e:	8d e0       	ldi	r24, 0x0D	; 13
     e40:	52 de       	rcall	.-860    	; 0xae6 <mfrc522_write>
 
    serial_out[0] = PICC_ANTICOLL;
     e42:	83 e9       	ldi	r24, 0x93	; 147
     e44:	f7 01       	movw	r30, r14
     e46:	80 83       	st	Z, r24
    serial_out[1] = 0x20;
     e48:	80 e2       	ldi	r24, 0x20	; 32
     e4a:	81 83       	std	Z+1, r24	; 0x01
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);
     e4c:	8e 01       	movw	r16, r28
     e4e:	0f 5f       	subi	r16, 0xFF	; 255
     e50:	1f 4f       	sbci	r17, 0xFF	; 255
     e52:	97 01       	movw	r18, r14
     e54:	42 e0       	ldi	r20, 0x02	; 2
     e56:	b7 01       	movw	r22, r14
     e58:	8c e0       	ldi	r24, 0x0C	; 12
     e5a:	7a de       	rcall	.-780    	; 0xb50 <mfrc522_to_card>

    if (status == CARD_FOUND)
     e5c:	81 30       	cpi	r24, 0x01	; 1
     e5e:	71 f4       	brne	.+28     	; 0xe7c <mfrc522_get_card_serial+0x56>
     e60:	f7 01       	movw	r30, r14
     e62:	a7 01       	movw	r20, r14
     e64:	4c 5f       	subi	r20, 0xFC	; 252
     e66:	5f 4f       	sbci	r21, 0xFF	; 255
     e68:	90 e0       	ldi	r25, 0x00	; 0
	{
		//Check card serial number
		for (i=0; i<4; i++)
		{   
		 	serNumCheck ^= serial_out[i];
     e6a:	21 91       	ld	r18, Z+
     e6c:	92 27       	eor	r25, r18
    status = mfrc522_to_card(Transceive_CMD, serial_out, 2, serial_out, &unLen);

    if (status == CARD_FOUND)
	{
		//Check card serial number
		for (i=0; i<4; i++)
     e6e:	e4 17       	cp	r30, r20
     e70:	f5 07       	cpc	r31, r21
     e72:	d9 f7       	brne	.-10     	; 0xe6a <mfrc522_get_card_serial+0x44>
		{   
		 	serNumCheck ^= serial_out[i];
		}
		if (serNumCheck != serial_out[i])
     e74:	f7 01       	movw	r30, r14
     e76:	24 81       	ldd	r18, Z+4	; 0x04
     e78:	29 13       	cpse	r18, r25
		{   
			status = ERROR;    
     e7a:	83 e0       	ldi	r24, 0x03	; 3
		}
    }
    return status;
}
     e7c:	0f 90       	pop	r0
     e7e:	0f 90       	pop	r0
     e80:	0f 90       	pop	r0
     e82:	0f 90       	pop	r0
     e84:	df 91       	pop	r29
     e86:	cf 91       	pop	r28
     e88:	1f 91       	pop	r17
     e8a:	0f 91       	pop	r16
     e8c:	ff 90       	pop	r15
     e8e:	ef 90       	pop	r14
     e90:	08 95       	ret

00000e92 <spi_init>:
#include "spi.h"

#if SPI_CONFIG_AS_MASTER
void spi_init()
{
	SPI_DDR |= (1<<SPI_MOSI)|(1<<SPI_SCK)|(1<<SPI_SS);
     e92:	84 b1       	in	r24, 0x04	; 4
     e94:	87 60       	ori	r24, 0x07	; 7
     e96:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~(1<<SPI_MISO);
     e98:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);//prescaler 16
     e9a:	8c b5       	in	r24, 0x2c	; 44
     e9c:	81 65       	ori	r24, 0x51	; 81
     e9e:	8c bd       	out	0x2c, r24	; 44
     ea0:	08 95       	ret

00000ea2 <spi_transmit>:
}


uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     ea2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     ea4:	0d b4       	in	r0, 0x2d	; 45
     ea6:	07 fe       	sbrs	r0, 7
     ea8:	fd cf       	rjmp	.-6      	; 0xea4 <spi_transmit+0x2>
	
	return SPDR;
     eaa:	8e b5       	in	r24, 0x2e	; 46
}
     eac:	08 95       	ret

00000eae <alarm_ON>:
#include "lcd1602/lcdpcf8574.h"
#include "secuButton.h"
#include "tricolorled.h"

void alarm_ON(){
	alarmFlag=1;
     eae:	81 e0       	ldi	r24, 0x01	; 1
     eb0:	80 93 69 02 	sts	0x0269, r24	; 0x800269 <alarmFlag>
	tricolorled_onoff(LED_GREEN,LED_OFF);
     eb4:	60 e0       	ldi	r22, 0x00	; 0
     eb6:	ba d0       	rcall	.+372    	; 0x102c <tricolorled_onoff>
	lcd_gotoxy(13,1);
     eb8:	61 e0       	ldi	r22, 0x01	; 1
     eba:	8d e0       	ldi	r24, 0x0D	; 13
     ebc:	f5 dc       	rcall	.-1558   	; 0x8a8 <lcd_gotoxy>
	lcd_puts("ON");
     ebe:	82 e0       	ldi	r24, 0x02	; 2
     ec0:	92 e0       	ldi	r25, 0x02	; 2
     ec2:	30 cd       	rjmp	.-1440   	; 0x924 <lcd_puts>
     ec4:	08 95       	ret

00000ec6 <alarm_DIS>:
}

void alarm_DIS(){
	PORTA&= ~(1<<DDA0);//inactive buzzer0
     ec6:	10 98       	cbi	0x02, 0	; 2
	PORTA&= ~(1<<DDA1);//inactive buzzer1	
     ec8:	11 98       	cbi	0x02, 1	; 2
	
	alarmFlag=0;
     eca:	10 92 69 02 	sts	0x0269, r1	; 0x800269 <alarmFlag>
	tricolorled_onoff(LED_RED,LED_OFF);
     ece:	60 e0       	ldi	r22, 0x00	; 0
     ed0:	80 e0       	ldi	r24, 0x00	; 0
     ed2:	ac c0       	rjmp	.+344    	; 0x102c <tricolorled_onoff>
     ed4:	08 95       	ret

00000ed6 <securityInit>:
}

void securityInit(){
	DDRA |= (1<<DDA3)|(1<<DDA2)|(1<<DDA1)|(1<<DDA0);//set portA pin0 to digital output, used as alarm control signal, set 1 will active alarm, set 0 inactive alarm
     ed6:	81 b1       	in	r24, 0x01	; 1
     ed8:	8f 60       	ori	r24, 0x0F	; 15
     eda:	81 b9       	out	0x01, r24	; 1
	PORTA &= ~((1<<DDA3)|(1<<DDA2)|(1<<DDA1)|(1<<DDA0));//turn off buzzer
     edc:	82 b1       	in	r24, 0x02	; 2
     ede:	80 7f       	andi	r24, 0xF0	; 240
     ee0:	82 b9       	out	0x02, r24	; 2
	
	DDRD &= ~(1<<DDD2);//set PORTD pin2 to digital input, as security button signal input
     ee2:	52 98       	cbi	0x0a, 2	; 10
	PORTD |= (1<<PD2);//pull up resister enable
     ee4:	5a 9a       	sbi	0x0b, 2	; 11
	EICRA |= (1<<ISC21);//falling edge on INTn generates an interrupt request
     ee6:	e9 e6       	ldi	r30, 0x69	; 105
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	80 62       	ori	r24, 0x20	; 32
     eee:	80 83       	st	Z, r24
	EIMSK |= (1<<INT2);//enable external interrupt 2
     ef0:	ea 9a       	sbi	0x1d, 2	; 29
	EIFR |= (1<<INTF2);//clear external interrupt 2 flag
     ef2:	e2 9a       	sbi	0x1c, 2	; 28
	
	DDRD &= ~(1<<DDD3);//set PORTD pin2 to digital input, as security button signal input
     ef4:	53 98       	cbi	0x0a, 3	; 10
	PORTD |= (1<<PD3);//pull up resister enable
     ef6:	5b 9a       	sbi	0x0b, 3	; 11
	EICRA |= (1<<ISC31);//falling edge on INTn generates an interrupt request
     ef8:	80 81       	ld	r24, Z
     efa:	80 68       	ori	r24, 0x80	; 128
     efc:	80 83       	st	Z, r24
	EIMSK |= (1<<INT3);//enable external interrupt 2
     efe:	eb 9a       	sbi	0x1d, 3	; 29
	EIFR |= (1<<INTF3);//clear external interrupt 2 flag
     f00:	e3 9a       	sbi	0x1c, 3	; 28
	
	sei();
     f02:	78 94       	sei
    securityEnableFlag=1; //enable security alarm (buzzer and red state led)
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <securityEnableFlag>
	lcd_gotoxy(13,1);
     f0a:	61 e0       	ldi	r22, 0x01	; 1
     f0c:	8d e0       	ldi	r24, 0x0D	; 13
     f0e:	cc dc       	rcall	.-1640   	; 0x8a8 <lcd_gotoxy>
	lcd_puts("EN ");
     f10:	80 e3       	ldi	r24, 0x30	; 48
     f12:	92 e0       	ldi	r25, 0x02	; 2
     f14:	07 cd       	rjmp	.-1522   	; 0x924 <lcd_puts>
     f16:	08 95       	ret

00000f18 <__vector_3>:
}



ISR(INT2_vect)
{
     f18:	1f 92       	push	r1
     f1a:	0f 92       	push	r0
     f1c:	0f b6       	in	r0, 0x3f	; 63
     f1e:	0f 92       	push	r0
     f20:	11 24       	eor	r1, r1
     f22:	0b b6       	in	r0, 0x3b	; 59
     f24:	0f 92       	push	r0
     f26:	2f 93       	push	r18
     f28:	3f 93       	push	r19
     f2a:	4f 93       	push	r20
     f2c:	5f 93       	push	r21
     f2e:	6f 93       	push	r22
     f30:	7f 93       	push	r23
     f32:	8f 93       	push	r24
     f34:	9f 93       	push	r25
     f36:	af 93       	push	r26
     f38:	bf 93       	push	r27
     f3a:	ef 93       	push	r30
     f3c:	ff 93       	push	r31
	if(1 == securityEnableFlag){
     f3e:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
     f42:	81 30       	cpi	r24, 0x01	; 1
     f44:	11 f4       	brne	.+4      	; 0xf4a <__vector_3+0x32>
		alarm_ON();
     f46:	b3 df       	rcall	.-154    	; 0xeae <alarm_ON>
     f48:	01 c0       	rjmp	.+2      	; 0xf4c <__vector_3+0x34>
		//fprintf(USART,"Allarm On!");
	}
	else
	{
		alarm_DIS();
     f4a:	bd df       	rcall	.-134    	; 0xec6 <alarm_DIS>
		//fprintf(USART,"Allarm OFF!");
	}
}
     f4c:	ff 91       	pop	r31
     f4e:	ef 91       	pop	r30
     f50:	bf 91       	pop	r27
     f52:	af 91       	pop	r26
     f54:	9f 91       	pop	r25
     f56:	8f 91       	pop	r24
     f58:	7f 91       	pop	r23
     f5a:	6f 91       	pop	r22
     f5c:	5f 91       	pop	r21
     f5e:	4f 91       	pop	r20
     f60:	3f 91       	pop	r19
     f62:	2f 91       	pop	r18
     f64:	0f 90       	pop	r0
     f66:	0b be       	out	0x3b, r0	; 59
     f68:	0f 90       	pop	r0
     f6a:	0f be       	out	0x3f, r0	; 63
     f6c:	0f 90       	pop	r0
     f6e:	1f 90       	pop	r1
     f70:	18 95       	reti

00000f72 <__vector_4>:

ISR(INT3_vect)
{
     f72:	1f 92       	push	r1
     f74:	0f 92       	push	r0
     f76:	0f b6       	in	r0, 0x3f	; 63
     f78:	0f 92       	push	r0
     f7a:	11 24       	eor	r1, r1
     f7c:	0b b6       	in	r0, 0x3b	; 59
     f7e:	0f 92       	push	r0
     f80:	2f 93       	push	r18
     f82:	3f 93       	push	r19
     f84:	4f 93       	push	r20
     f86:	5f 93       	push	r21
     f88:	6f 93       	push	r22
     f8a:	7f 93       	push	r23
     f8c:	8f 93       	push	r24
     f8e:	9f 93       	push	r25
     f90:	af 93       	push	r26
     f92:	bf 93       	push	r27
     f94:	ef 93       	push	r30
     f96:	ff 93       	push	r31
	if(1 == securityEnableFlag){
     f98:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
     f9c:	81 30       	cpi	r24, 0x01	; 1
     f9e:	11 f4       	brne	.+4      	; 0xfa4 <__vector_4+0x32>
		alarm_ON();
     fa0:	86 df       	rcall	.-244    	; 0xeae <alarm_ON>
     fa2:	01 c0       	rjmp	.+2      	; 0xfa6 <__vector_4+0x34>
		//fprintf(USART,"Allarm On!");
	}
	else
	{
		alarm_DIS();
     fa4:	90 df       	rcall	.-224    	; 0xec6 <alarm_DIS>
		//fprintf(USART,"Allarm OFF!");
	}
}
     fa6:	ff 91       	pop	r31
     fa8:	ef 91       	pop	r30
     faa:	bf 91       	pop	r27
     fac:	af 91       	pop	r26
     fae:	9f 91       	pop	r25
     fb0:	8f 91       	pop	r24
     fb2:	7f 91       	pop	r23
     fb4:	6f 91       	pop	r22
     fb6:	5f 91       	pop	r21
     fb8:	4f 91       	pop	r20
     fba:	3f 91       	pop	r19
     fbc:	2f 91       	pop	r18
     fbe:	0f 90       	pop	r0
     fc0:	0b be       	out	0x3b, r0	; 59
     fc2:	0f 90       	pop	r0
     fc4:	0f be       	out	0x3f, r0	; 63
     fc6:	0f 90       	pop	r0
     fc8:	1f 90       	pop	r1
     fca:	18 95       	reti

00000fcc <Servo_Timer3_FastPWM>:
#define PORTS PORTE
#define SPin  PE3

void Servo_Timer3_FastPWM()
{
	DDRS |= (1<<DDSPin); //set servo PWM pin as OUTPUT
     fcc:	6b 9a       	sbi	0x0d, 3	; 13
	PORTS &= ~(1<<SPin); //set servo pin to low
     fce:	73 98       	cbi	0x0e, 3	; 14
	// TCCR3A ?Timer/Counter 3 Control Register A
	// Bit 7:6 ?COMnA1:0: Compare Output Mode for Channel A (For FAST PWM 10 = Clear OC3A on Compare match (Non-Inverting))
	// Bit 5:4 ?COMnB1:0: Compare Output Mode for Channel B (For FAST PWM 10 = Clear OC3B on Compare match (Non-Inverting))
	// Bit 3:2 ?COMnC1:0: Compare Output Mode for Channel C (For FAST PWM 10 = Clear OC3C on Compare match (Non-Inverting))
	// Bit 1:0 ?WGMn1:0: Waveform Generation Mode (Waveform bits WGM3(3..0) 1110 Fast PWM ICR3 is TOP)
	TCCR3A = 0b10000010;	// Fast PWM non inverting, ICR3 used as TOP
     fd0:	82 e8       	ldi	r24, 0x82	; 130
     fd2:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	// Bit 7 ?ICNCn: Input Capture Noise Canceler
	// Bit 6 ?ICESn: Input Capture Edge Select
	// Bit 5 ?Reserved Bit
	// Bit 4:3 ?WGMn3:2: Waveform Generation Mode
	// Bit 2:0 ?CSn2:0: Clock Select
	TCCR3B = 0b00011010;	// Fast PWM, Use Prescaler 8
     fd6:	8a e1       	ldi	r24, 0x1A	; 26
     fd8:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>

	// TCCR3C ?Timer/Counter 3 Control Register C
	// Bit 7 ?FOCnA: Force Output Compare for Channel A
	// Bit 6 ?FOCnB: Force Output Compare for Channel B
	// Bit 5 ?FOCnC: Force Output Compare for Channel C
	TCCR3C = 0b00000000;
     fdc:	10 92 92 00 	sts	0x0092, r1	; 0x800092 <__TEXT_REGION_LENGTH__+0x700092>
	// For the SERVO, the pulses should occur every 18ms, i.e. 18000uS
	// With a 2MHz clock speed, each clock pulse takes 0.5us, therefore need to count 36000 clock pulses
	// Decimal 36000 = 0x8CA0
	// This count value defines where a single cycle ends.
	// The actual pulse width is much shorter than the whole cycle.
	ICR3H = 0x8C; // 16-bit access (write high byte first, read low byte first)
     fe0:	8c e8       	ldi	r24, 0x8C	; 140
     fe2:	80 93 97 00 	sts	0x0097, r24	; 0x800097 <__TEXT_REGION_LENGTH__+0x700097>
	ICR3L = 0xA0;
     fe6:	80 ea       	ldi	r24, 0xA0	; 160
     fe8:	80 93 96 00 	sts	0x0096, r24	; 0x800096 <__TEXT_REGION_LENGTH__+0x700096>

	// Set Timer/Counter count/value registers (16 bit) TCNT1H and TCNT1L
	TCNT3H = 0; // 16-bit access (write high byte first, read low byte first)
     fec:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
	TCNT3L = 0;
     ff0:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>

	// Initialise Channel A servo to mid-range position
	// Set Timer/Counter Output Compare Registers (16 bit) OCR3AH and OCR3AL
	// Pulse width ranges from 750uS to 2250uS
	// 'Neutral' (Mid range) pulse width 1.5mS = 1500uS pulse width
	OCR3A = 3000;
     ff4:	88 eb       	ldi	r24, 0xB8	; 184
     ff6:	9b e0       	ldi	r25, 0x0B	; 11
     ff8:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
     ffc:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
	// Bit 5 ?ICIEn: Timer/Countern, Input Capture Interrupt Enable
	// Bit 3 ?OCIEnC: Timer/Countern, Output Compare C Match Interrupt Enable
	// Bit 2 ?OCIEnB: Timer/Countern, Output Compare B Match Interrupt Enable
	// Bit 1 ?OCIEnA: Timer/Countern, Output Compare A Match Interrupt Enable
	// Bit 0 ?TOIEn: Timer/Countern, Overflow Interrupt Enable
	TIMSK3 = 0b00000000;	// No interrupts needed, PWM pulses appear directly on OC3A (Port E Bit3)
    1000:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
	
	// TIFR3 ?Timer/Counter3 Interrupt Flag Register
	TIFR3 = 0b00101111;		// Clear all interrupt flags
    1004:	8f e2       	ldi	r24, 0x2F	; 47
    1006:	88 bb       	out	0x18, r24	; 24
	
	sei();// Enable interrupts at global level Set Global Interrupt Enable bit
    1008:	78 94       	sei
    100a:	08 95       	ret

0000100c <SetServoPosition>:
}

// set Servo position to 0-180(+/-10)degree, Pulse width ranges from 500us to 2500us
void SetServoPosition(unsigned char sw){
	if(0==sw){
    100c:	81 11       	cpse	r24, r1
    100e:	07 c0       	rjmp	.+14     	; 0x101e <SetServoPosition+0x12>
		OCR3A=2500;
    1010:	84 ec       	ldi	r24, 0xC4	; 196
    1012:	99 e0       	ldi	r25, 0x09	; 9
    1014:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
    1018:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
    101c:	08 95       	ret
	}
	else{
		OCR3A=4300;
    101e:	8c ec       	ldi	r24, 0xCC	; 204
    1020:	90 e1       	ldi	r25, 0x10	; 16
    1022:	90 93 99 00 	sts	0x0099, r25	; 0x800099 <__TEXT_REGION_LENGTH__+0x700099>
    1026:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <__TEXT_REGION_LENGTH__+0x700098>
    102a:	08 95       	ret

0000102c <tricolorled_onoff>:
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
	};
	
void tricolorled_onoff(unsigned char color, unsigned char ledonoff){
	switch(color){
    102c:	81 30       	cpi	r24, 0x01	; 1
    102e:	91 f0       	breq	.+36     	; 0x1054 <tricolorled_onoff+0x28>
    1030:	18 f0       	brcs	.+6      	; 0x1038 <tricolorled_onoff+0xc>
    1032:	82 30       	cpi	r24, 0x02	; 2
    1034:	e9 f0       	breq	.+58     	; 0x1070 <tricolorled_onoff+0x44>
    1036:	2a c0       	rjmp	.+84     	; 0x108c <tricolorled_onoff+0x60>
		case LED_RED:
				if(ledonoff){
    1038:	66 23       	and	r22, r22
    103a:	31 f0       	breq	.+12     	; 0x1048 <tricolorled_onoff+0x1c>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_RED_PIN); //turn on led
    103c:	eb e0       	ldi	r30, 0x0B	; 11
    103e:	f1 e0       	ldi	r31, 0x01	; 1
    1040:	80 81       	ld	r24, Z
    1042:	81 60       	ori	r24, 0x01	; 1
    1044:	80 83       	st	Z, r24
    1046:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_RED_PIN); //turn off led 
    1048:	eb e0       	ldi	r30, 0x0B	; 11
    104a:	f1 e0       	ldi	r31, 0x01	; 1
    104c:	80 81       	ld	r24, Z
    104e:	8e 7f       	andi	r24, 0xFE	; 254
    1050:	80 83       	st	Z, r24
    1052:	08 95       	ret
				};
				break;
		case LED_GREEN:
				if(ledonoff){
    1054:	66 23       	and	r22, r22
    1056:	31 f0       	breq	.+12     	; 0x1064 <tricolorled_onoff+0x38>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_GREEN_PIN); //turn on led
    1058:	eb e0       	ldi	r30, 0x0B	; 11
    105a:	f1 e0       	ldi	r31, 0x01	; 1
    105c:	80 81       	ld	r24, Z
    105e:	82 60       	ori	r24, 0x02	; 2
    1060:	80 83       	st	Z, r24
    1062:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_GREEN_PIN); //turn off led
    1064:	eb e0       	ldi	r30, 0x0B	; 11
    1066:	f1 e0       	ldi	r31, 0x01	; 1
    1068:	80 81       	ld	r24, Z
    106a:	8d 7f       	andi	r24, 0xFD	; 253
    106c:	80 83       	st	Z, r24
    106e:	08 95       	ret
				};
				break;
		case LED_BLUE:
				if(ledonoff){
    1070:	66 23       	and	r22, r22
    1072:	31 f0       	breq	.+12     	; 0x1080 <tricolorled_onoff+0x54>
					TRICOLORLED_PORT |= (1<<TRICOLORLED_BLUE_PIN); //turn on led
    1074:	eb e0       	ldi	r30, 0x0B	; 11
    1076:	f1 e0       	ldi	r31, 0x01	; 1
    1078:	80 81       	ld	r24, Z
    107a:	84 60       	ori	r24, 0x04	; 4
    107c:	80 83       	st	Z, r24
    107e:	08 95       	ret
				}
				else{
					TRICOLORLED_PORT &= ~(1<<TRICOLORLED_BLUE_PIN); //turn off led
    1080:	eb e0       	ldi	r30, 0x0B	; 11
    1082:	f1 e0       	ldi	r31, 0x01	; 1
    1084:	80 81       	ld	r24, Z
    1086:	8b 7f       	andi	r24, 0xFB	; 251
    1088:	80 83       	st	Z, r24
    108a:	08 95       	ret
				};
				break;
		default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    108c:	eb e0       	ldi	r30, 0x0B	; 11
    108e:	f1 e0       	ldi	r31, 0x01	; 1
    1090:	80 81       	ld	r24, Z
    1092:	88 7f       	andi	r24, 0xF8	; 248
    1094:	80 83       	st	Z, r24
    1096:	08 95       	ret

00001098 <triColorLed_init>:
#define TRICOLORLED_GREEN_PIN PL1
#define TRICOLORLED_BLUE_PIN PL2

void triColorLed_init(){
	
	TRICOLORLED_DDR |= (1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN) ; //set three pins to output
    1098:	ea e0       	ldi	r30, 0x0A	; 10
    109a:	f1 e0       	ldi	r31, 0x01	; 1
    109c:	80 81       	ld	r24, Z
    109e:	87 60       	ori	r24, 0x07	; 7
    10a0:	80 83       	st	Z, r24
	TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    10a2:	eb e0       	ldi	r30, 0x0B	; 11
    10a4:	f1 e0       	ldi	r31, 0x01	; 1
    10a6:	80 81       	ld	r24, Z
    10a8:	88 7f       	andi	r24, 0xF8	; 248
    10aa:	80 83       	st	Z, r24
	
	//check red led
	tricolorled_onoff(LED_RED,LED_ON);
    10ac:	61 e0       	ldi	r22, 0x01	; 1
    10ae:	80 e0       	ldi	r24, 0x00	; 0
    10b0:	bd df       	rcall	.-134    	; 0x102c <tricolorled_onoff>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10b2:	2f ef       	ldi	r18, 0xFF	; 255
    10b4:	83 ed       	ldi	r24, 0xD3	; 211
    10b6:	90 e3       	ldi	r25, 0x30	; 48
    10b8:	21 50       	subi	r18, 0x01	; 1
    10ba:	80 40       	sbci	r24, 0x00	; 0
    10bc:	90 40       	sbci	r25, 0x00	; 0
    10be:	e1 f7       	brne	.-8      	; 0x10b8 <triColorLed_init+0x20>
    10c0:	00 c0       	rjmp	.+0      	; 0x10c2 <triColorLed_init+0x2a>
    10c2:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_RED,LED_OFF);
    10c4:	60 e0       	ldi	r22, 0x00	; 0
    10c6:	80 e0       	ldi	r24, 0x00	; 0
    10c8:	b1 df       	rcall	.-158    	; 0x102c <tricolorled_onoff>
	//check green led
	tricolorled_onoff(LED_GREEN,LED_ON);
    10ca:	61 e0       	ldi	r22, 0x01	; 1
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	ae df       	rcall	.-164    	; 0x102c <tricolorled_onoff>
    10d0:	2f ef       	ldi	r18, 0xFF	; 255
    10d2:	83 ed       	ldi	r24, 0xD3	; 211
    10d4:	90 e3       	ldi	r25, 0x30	; 48
    10d6:	21 50       	subi	r18, 0x01	; 1
    10d8:	80 40       	sbci	r24, 0x00	; 0
    10da:	90 40       	sbci	r25, 0x00	; 0
    10dc:	e1 f7       	brne	.-8      	; 0x10d6 <triColorLed_init+0x3e>
    10de:	00 c0       	rjmp	.+0      	; 0x10e0 <triColorLed_init+0x48>
    10e0:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_GREEN,LED_OFF);
    10e2:	60 e0       	ldi	r22, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	a2 df       	rcall	.-188    	; 0x102c <tricolorled_onoff>
	//check blue led
	tricolorled_onoff(LED_BLUE,LED_ON);
    10e8:	61 e0       	ldi	r22, 0x01	; 1
    10ea:	82 e0       	ldi	r24, 0x02	; 2
    10ec:	9f df       	rcall	.-194    	; 0x102c <tricolorled_onoff>
    10ee:	2f ef       	ldi	r18, 0xFF	; 255
    10f0:	83 ed       	ldi	r24, 0xD3	; 211
    10f2:	90 e3       	ldi	r25, 0x30	; 48
    10f4:	21 50       	subi	r18, 0x01	; 1
    10f6:	80 40       	sbci	r24, 0x00	; 0
    10f8:	90 40       	sbci	r25, 0x00	; 0
    10fa:	e1 f7       	brne	.-8      	; 0x10f4 <triColorLed_init+0x5c>
    10fc:	00 c0       	rjmp	.+0      	; 0x10fe <triColorLed_init+0x66>
    10fe:	00 00       	nop
	_delay_ms(1000);
	tricolorled_onoff(LED_BLUE,LED_OFF);	
    1100:	60 e0       	ldi	r22, 0x00	; 0
    1102:	82 e0       	ldi	r24, 0x02	; 2
    1104:	93 cf       	rjmp	.-218    	; 0x102c <tricolorled_onoff>
    1106:	08 95       	ret

00001108 <tricolorled_toggle>:
		         break;		
	}
	};
	
	void tricolorled_toggle(unsigned char color){
		switch(color){
    1108:	81 30       	cpi	r24, 0x01	; 1
    110a:	59 f0       	breq	.+22     	; 0x1122 <tricolorled_toggle+0x1a>
    110c:	18 f0       	brcs	.+6      	; 0x1114 <tricolorled_toggle+0xc>
    110e:	82 30       	cpi	r24, 0x02	; 2
    1110:	79 f0       	breq	.+30     	; 0x1130 <tricolorled_toggle+0x28>
    1112:	15 c0       	rjmp	.+42     	; 0x113e <tricolorled_toggle+0x36>
			case LED_RED:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_RED_PIN); //toggle led
    1114:	eb e0       	ldi	r30, 0x0B	; 11
    1116:	f1 e0       	ldi	r31, 0x01	; 1
    1118:	90 81       	ld	r25, Z
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	89 27       	eor	r24, r25
    111e:	80 83       	st	Z, r24
			    break;
    1120:	08 95       	ret
			case LED_GREEN:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_GREEN_PIN); //toggle led
    1122:	eb e0       	ldi	r30, 0x0B	; 11
    1124:	f1 e0       	ldi	r31, 0x01	; 1
    1126:	90 81       	ld	r25, Z
    1128:	82 e0       	ldi	r24, 0x02	; 2
    112a:	89 27       	eor	r24, r25
    112c:	80 83       	st	Z, r24
			    break;
    112e:	08 95       	ret
			case LED_BLUE:
				TRICOLORLED_PORT ^= (1<<TRICOLORLED_BLUE_PIN); //toggle led
    1130:	eb e0       	ldi	r30, 0x0B	; 11
    1132:	f1 e0       	ldi	r31, 0x01	; 1
    1134:	90 81       	ld	r25, Z
    1136:	84 e0       	ldi	r24, 0x04	; 4
    1138:	89 27       	eor	r24, r25
    113a:	80 83       	st	Z, r24
			    break;
    113c:	08 95       	ret
			default: TRICOLORLED_PORT &= ~((1<<TRICOLORLED_RED_PIN)|(1<<TRICOLORLED_GREEN_PIN)|(1<<TRICOLORLED_BLUE_PIN)); //trun off all the leds
    113e:	eb e0       	ldi	r30, 0x0B	; 11
    1140:	f1 e0       	ldi	r31, 0x01	; 1
    1142:	80 81       	ld	r24, Z
    1144:	88 7f       	andi	r24, 0xF8	; 248
    1146:	80 83       	st	Z, r24
    1148:	08 95       	ret

0000114a <dht_getdata>:
#elif DHT_FLOAT == 0
int8_t dht_gethumidity(int8_t *humidity) {
	int8_t temperature = 0;
#endif
	return dht_getdata(&temperature, humidity);
}
    114a:	8f 92       	push	r8
    114c:	9f 92       	push	r9
    114e:	bf 92       	push	r11
    1150:	cf 92       	push	r12
    1152:	df 92       	push	r13
    1154:	ef 92       	push	r14
    1156:	ff 92       	push	r15
    1158:	1f 93       	push	r17
    115a:	cf 93       	push	r28
    115c:	df 93       	push	r29
    115e:	00 d0       	rcall	.+0      	; 0x1160 <dht_getdata+0x16>
    1160:	1f 92       	push	r1
    1162:	1f 92       	push	r1
    1164:	cd b7       	in	r28, 0x3d	; 61
    1166:	de b7       	in	r29, 0x3e	; 62
    1168:	4c 01       	movw	r8, r24
    116a:	7b 01       	movw	r14, r22
    116c:	fe 01       	movw	r30, r28
    116e:	31 96       	adiw	r30, 0x01	; 1
    1170:	95 e0       	ldi	r25, 0x05	; 5
    1172:	df 01       	movw	r26, r30
    1174:	1d 92       	st	X+, r1
    1176:	9a 95       	dec	r25
    1178:	e9 f7       	brne	.-6      	; 0x1174 <dht_getdata+0x2a>
    117a:	27 9a       	sbi	0x04, 7	; 4
    117c:	2f 9a       	sbi	0x05, 7	; 5
    117e:	bf ef       	ldi	r27, 0xFF	; 255
    1180:	e1 ee       	ldi	r30, 0xE1	; 225
    1182:	f4 e0       	ldi	r31, 0x04	; 4
    1184:	b1 50       	subi	r27, 0x01	; 1
    1186:	e0 40       	sbci	r30, 0x00	; 0
    1188:	f0 40       	sbci	r31, 0x00	; 0
    118a:	e1 f7       	brne	.-8      	; 0x1184 <dht_getdata+0x3a>
    118c:	00 c0       	rjmp	.+0      	; 0x118e <dht_getdata+0x44>
    118e:	00 00       	nop
    1190:	2f 98       	cbi	0x05, 7	; 5
    1192:	2f ef       	ldi	r18, 0xFF	; 255
    1194:	80 ee       	ldi	r24, 0xE0	; 224
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	21 50       	subi	r18, 0x01	; 1
    119a:	80 40       	sbci	r24, 0x00	; 0
    119c:	90 40       	sbci	r25, 0x00	; 0
    119e:	e1 f7       	brne	.-8      	; 0x1198 <dht_getdata+0x4e>
    11a0:	00 c0       	rjmp	.+0      	; 0x11a2 <dht_getdata+0x58>
    11a2:	00 00       	nop
    11a4:	2f 9a       	sbi	0x05, 7	; 5
    11a6:	27 98       	cbi	0x04, 7	; 4
    11a8:	a5 ed       	ldi	r26, 0xD5	; 213
    11aa:	aa 95       	dec	r26
    11ac:	f1 f7       	brne	.-4      	; 0x11aa <dht_getdata+0x60>
    11ae:	00 00       	nop
    11b0:	1f 99       	sbic	0x03, 7	; 3
    11b2:	5f c0       	rjmp	.+190    	; 0x1272 <dht_getdata+0x128>
    11b4:	ef e3       	ldi	r30, 0x3F	; 63
    11b6:	f1 e0       	ldi	r31, 0x01	; 1
    11b8:	31 97       	sbiw	r30, 0x01	; 1
    11ba:	f1 f7       	brne	.-4      	; 0x11b8 <dht_getdata+0x6e>
    11bc:	00 c0       	rjmp	.+0      	; 0x11be <dht_getdata+0x74>
    11be:	00 00       	nop
    11c0:	1f 9b       	sbis	0x03, 7	; 3
    11c2:	59 c0       	rjmp	.+178    	; 0x1276 <dht_getdata+0x12c>
    11c4:	8f e3       	ldi	r24, 0x3F	; 63
    11c6:	91 e0       	ldi	r25, 0x01	; 1
    11c8:	01 97       	sbiw	r24, 0x01	; 1
    11ca:	f1 f7       	brne	.-4      	; 0x11c8 <dht_getdata+0x7e>
    11cc:	00 c0       	rjmp	.+0      	; 0x11ce <dht_getdata+0x84>
    11ce:	00 00       	nop
    11d0:	de 01       	movw	r26, r28
    11d2:	11 96       	adiw	r26, 0x01	; 1
    11d4:	6e 01       	movw	r12, r28
    11d6:	96 e0       	ldi	r25, 0x06	; 6
    11d8:	c9 0e       	add	r12, r25
    11da:	d1 1c       	adc	r13, r1
    11dc:	17 e0       	ldi	r17, 0x07	; 7
    11de:	b1 2c       	mov	r11, r1
    11e0:	60 e0       	ldi	r22, 0x00	; 0
    11e2:	e1 e0       	ldi	r30, 0x01	; 1
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	79 ec       	ldi	r23, 0xC9	; 201
    11e8:	90 e0       	ldi	r25, 0x00	; 0
    11ea:	24 c0       	rjmp	.+72     	; 0x1234 <dht_getdata+0xea>
    11ec:	21 50       	subi	r18, 0x01	; 1
    11ee:	31 09       	sbc	r19, r1
    11f0:	19 f4       	brne	.+6      	; 0x11f8 <dht_getdata+0xae>
    11f2:	43 c0       	rjmp	.+134    	; 0x127a <dht_getdata+0x130>
    11f4:	27 2f       	mov	r18, r23
    11f6:	39 2f       	mov	r19, r25
    11f8:	1f 9b       	sbis	0x03, 7	; 3
    11fa:	f8 cf       	rjmp	.-16     	; 0x11ec <dht_getdata+0xa2>
    11fc:	20 ea       	ldi	r18, 0xA0	; 160
    11fe:	2a 95       	dec	r18
    1200:	f1 f7       	brne	.-4      	; 0x11fe <dht_getdata+0xb4>
    1202:	1f 9b       	sbis	0x03, 7	; 3
    1204:	08 c0       	rjmp	.+16     	; 0x1216 <dht_getdata+0xcc>
    1206:	9f 01       	movw	r18, r30
    1208:	04 2e       	mov	r0, r20
    120a:	02 c0       	rjmp	.+4      	; 0x1210 <dht_getdata+0xc6>
    120c:	22 0f       	add	r18, r18
    120e:	33 1f       	adc	r19, r19
    1210:	0a 94       	dec	r0
    1212:	e2 f7       	brpl	.-8      	; 0x120c <dht_getdata+0xc2>
    1214:	82 2b       	or	r24, r18
    1216:	27 2f       	mov	r18, r23
    1218:	39 2f       	mov	r19, r25
    121a:	03 c0       	rjmp	.+6      	; 0x1222 <dht_getdata+0xd8>
    121c:	21 50       	subi	r18, 0x01	; 1
    121e:	31 09       	sbc	r19, r1
    1220:	71 f1       	breq	.+92     	; 0x127e <dht_getdata+0x134>
    1222:	1f 99       	sbic	0x03, 7	; 3
    1224:	fb cf       	rjmp	.-10     	; 0x121c <dht_getdata+0xd2>
    1226:	41 50       	subi	r20, 0x01	; 1
    1228:	51 09       	sbc	r21, r1
    122a:	20 f7       	brcc	.-56     	; 0x11f4 <dht_getdata+0xaa>
    122c:	8d 93       	st	X+, r24
    122e:	ac 15       	cp	r26, r12
    1230:	bd 05       	cpc	r27, r13
    1232:	21 f0       	breq	.+8      	; 0x123c <dht_getdata+0xf2>
    1234:	41 2f       	mov	r20, r17
    1236:	5b 2d       	mov	r21, r11
    1238:	86 2f       	mov	r24, r22
    123a:	dc cf       	rjmp	.-72     	; 0x11f4 <dht_getdata+0xaa>
    123c:	27 9a       	sbi	0x04, 7	; 4
    123e:	2f 9a       	sbi	0x05, 7	; 5
    1240:	8f ef       	ldi	r24, 0xFF	; 255
    1242:	91 ee       	ldi	r25, 0xE1	; 225
    1244:	a4 e0       	ldi	r26, 0x04	; 4
    1246:	81 50       	subi	r24, 0x01	; 1
    1248:	90 40       	sbci	r25, 0x00	; 0
    124a:	a0 40       	sbci	r26, 0x00	; 0
    124c:	e1 f7       	brne	.-8      	; 0x1246 <dht_getdata+0xfc>
    124e:	00 c0       	rjmp	.+0      	; 0x1250 <dht_getdata+0x106>
    1250:	00 00       	nop
    1252:	29 81       	ldd	r18, Y+1	; 0x01
    1254:	3b 81       	ldd	r19, Y+3	; 0x03
    1256:	8a 81       	ldd	r24, Y+2	; 0x02
    1258:	82 0f       	add	r24, r18
    125a:	83 0f       	add	r24, r19
    125c:	9c 81       	ldd	r25, Y+4	; 0x04
    125e:	89 0f       	add	r24, r25
    1260:	9d 81       	ldd	r25, Y+5	; 0x05
    1262:	89 13       	cpse	r24, r25
    1264:	0e c0       	rjmp	.+28     	; 0x1282 <dht_getdata+0x138>
    1266:	f4 01       	movw	r30, r8
    1268:	30 83       	st	Z, r19
    126a:	d7 01       	movw	r26, r14
    126c:	2c 93       	st	X, r18
    126e:	80 e0       	ldi	r24, 0x00	; 0
    1270:	09 c0       	rjmp	.+18     	; 0x1284 <dht_getdata+0x13a>
    1272:	8f ef       	ldi	r24, 0xFF	; 255
    1274:	07 c0       	rjmp	.+14     	; 0x1284 <dht_getdata+0x13a>
    1276:	8f ef       	ldi	r24, 0xFF	; 255
    1278:	05 c0       	rjmp	.+10     	; 0x1284 <dht_getdata+0x13a>
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	03 c0       	rjmp	.+6      	; 0x1284 <dht_getdata+0x13a>
    127e:	8f ef       	ldi	r24, 0xFF	; 255
    1280:	01 c0       	rjmp	.+2      	; 0x1284 <dht_getdata+0x13a>
    1282:	8f ef       	ldi	r24, 0xFF	; 255
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	0f 90       	pop	r0
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	df 91       	pop	r29
    1290:	cf 91       	pop	r28
    1292:	1f 91       	pop	r17
    1294:	ff 90       	pop	r15
    1296:	ef 90       	pop	r14
    1298:	df 90       	pop	r13
    129a:	cf 90       	pop	r12
    129c:	bf 90       	pop	r11
    129e:	9f 90       	pop	r9
    12a0:	8f 90       	pop	r8
    12a2:	08 95       	ret

000012a4 <dht_gettemperaturehumidity>:
#if DHT_FLOAT == 1
int8_t dht_gettemperaturehumidity(float *temperature, float *humidity) {
#elif DHT_FLOAT == 0
	int8_t dht_gettemperaturehumidity(int8_t *temperature, int8_t *humidity) {
#endif
	return dht_getdata(temperature, humidity);
    12a4:	52 cf       	rjmp	.-348    	; 0x114a <dht_getdata>
}
    12a6:	08 95       	ret

000012a8 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>:
			USART0_TX_SingleByte(sData[iCount]);
		}
		USART0_TX_SingleByte(CR);
		USART0_TX_SingleByte(LF);
	}
}
    12a8:	82 e0       	ldi	r24, 0x02	; 2
    12aa:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7000c0>
    12ae:	88 e9       	ldi	r24, 0x98	; 152
    12b0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
    12b4:	87 e0       	ldi	r24, 0x07	; 7
    12b6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
    12ba:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
    12be:	8f ec       	ldi	r24, 0xCF	; 207
    12c0:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
    12c4:	08 95       	ret

000012c6 <__vector_25>:
// {
// 	USART0_TX_String("Enter command {1,2,3,4} >");
// }

ISR(USART0_RX_vect) // (USART_RX_Complete_Handler) USART Receive-Complete Interrupt Handler
{
    12c6:	1f 92       	push	r1
    12c8:	0f 92       	push	r0
    12ca:	0f b6       	in	r0, 0x3f	; 63
    12cc:	0f 92       	push	r0
    12ce:	11 24       	eor	r1, r1
// 		USART0_TX_String("Command '4' received");
// 		PORTB = 0b000001000;		// Turn on LED (bit 3)
// 		break;
// 	}
// 	USART0_DisplayPrompt();
}
    12d0:	0f 90       	pop	r0
    12d2:	0f be       	out	0x3f, r0	; 63
    12d4:	0f 90       	pop	r0
    12d6:	1f 90       	pop	r1
    12d8:	18 95       	reti

000012da <tiemr5_10ms_tick_configure>:
    }
}
//set 10ms tick to measure time
void tiemr5_10ms_tick_configure()
{
    TCCR5A = 0b00000000;	// Normal port operation (OC5A, OC5B, OC5C), Clear Timer on 'Compare Match' (CTC) waveform mode)
    12da:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <__TEXT_REGION_LENGTH__+0x700120>
    TCCR5B = 0b00001010;	// CTC waveform mode, use prescaler 8
    12de:	8a e0       	ldi	r24, 0x0A	; 10
    12e0:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <__TEXT_REGION_LENGTH__+0x700121>

    // For F_CPU Mhz cup clock to achieve a 10 millisecond(100MHz) interval:
    // Need to count F_CPU/100 clock cycles (but already divided by 8)
    // So actually need to count to (F_CPU/100 / 8-1) = 16000000/100/8 -1 = 19999 decimal, = 4E1F Hex
    OCR5AH = 0x4E; // Output Compare Registers (16 bit) OCR5BH and OCR5BL
    12e4:	8e e4       	ldi	r24, 0x4E	; 78
    12e6:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <__TEXT_REGION_LENGTH__+0x700129>
    OCR5AL = 0x1F;
    12ea:	8f e1       	ldi	r24, 0x1F	; 31
    12ec:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <__TEXT_REGION_LENGTH__+0x700128>

    TCNT5H = 0b00000000;	// Timer/Counter count/value registers (16 bit) TCNT5H and TCNT5L
    12f0:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <__TEXT_REGION_LENGTH__+0x700125>
    TCNT5L = 0b00000000;
    12f4:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <__TEXT_REGION_LENGTH__+0x700124>
    TIMSK5 = 0b00000010;	// bit 1 OCIE5A		Use 'Output Compare A Match' Interrupt, i.e. generate an interrupt
    12f8:	82 e0       	ldi	r24, 0x02	; 2
    12fa:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    // when the timer reaches the set value (in the OCR5A register)
    sei();
    12fe:	78 94       	sei
    1300:	08 95       	ret

00001302 <__vector_47>:
}


ISR(TIMER5_COMPA_vect) // TIMER5_CompareA_Handler (Interrupt Handler for Timer 5)
{
    1302:	1f 92       	push	r1
    1304:	0f 92       	push	r0
    1306:	0f b6       	in	r0, 0x3f	; 63
    1308:	0f 92       	push	r0
    130a:	11 24       	eor	r1, r1
    130c:	0b b6       	in	r0, 0x3b	; 59
    130e:	0f 92       	push	r0
    1310:	2f 93       	push	r18
    1312:	3f 93       	push	r19
    1314:	4f 93       	push	r20
    1316:	5f 93       	push	r21
    1318:	6f 93       	push	r22
    131a:	7f 93       	push	r23
    131c:	8f 93       	push	r24
    131e:	9f 93       	push	r25
    1320:	af 93       	push	r26
    1322:	bf 93       	push	r27
    1324:	ef 93       	push	r30
    1326:	ff 93       	push	r31
    static int s_1_count;//1 second counter
    static unsigned char ms_300_count;//300 millisecond counter

    s_1_count++;
    1328:	80 91 47 02 	lds	r24, 0x0247	; 0x800247 <s_1_count.2271>
    132c:	90 91 48 02 	lds	r25, 0x0248	; 0x800248 <s_1_count.2271+0x1>
    1330:	01 96       	adiw	r24, 0x01	; 1
    1332:	90 93 48 02 	sts	0x0248, r25	; 0x800248 <s_1_count.2271+0x1>
    1336:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <s_1_count.2271>
    ms_300_count++;
    133a:	20 91 46 02 	lds	r18, 0x0246	; 0x800246 <ms_300_count.2272>
    133e:	2f 5f       	subi	r18, 0xFF	; 255
    1340:	20 93 46 02 	sts	0x0246, r18	; 0x800246 <ms_300_count.2272>

    if(s_1_count >= 100)
    1344:	84 36       	cpi	r24, 0x64	; 100
    1346:	91 05       	cpc	r25, r1
    1348:	94 f0       	brlt	.+36     	; 0x136e <__vector_47+0x6c>
    {
        sampleFlag++;// set sampleFlag, trigger HandleTempHum(sampleFlag) function
    134a:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <sampleFlag>
    134e:	8f 5f       	subi	r24, 0xFF	; 255
    1350:	80 93 01 02 	sts	0x0201, r24	; 0x800201 <sampleFlag>
        rfidFlag = 1; //set rfidFlag, trigger HandleRFID(rfidFlag)  function
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <rfidFlag>
        if(0 == alarmFlag)
    135a:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <alarmFlag>
    135e:	81 11       	cpse	r24, r1
    1360:	02 c0       	rjmp	.+4      	; 0x1366 <__vector_47+0x64>
        {
            tricolorled_toggle(LED_GREEN);//green state indicator toggle
    1362:	81 e0       	ldi	r24, 0x01	; 1
    1364:	d1 de       	rcall	.-606    	; 0x1108 <tricolorled_toggle>
        }
        s_1_count = 0;
    1366:	10 92 48 02 	sts	0x0248, r1	; 0x800248 <s_1_count.2271+0x1>
    136a:	10 92 47 02 	sts	0x0247, r1	; 0x800247 <s_1_count.2271>
        //fprintf(USART,"TimerINT sampleFlag:%d,s_1_count:%d \n\t",sampleFlag,s_1_count);
    }
    if(ms_300_count >= 30)
    136e:	80 91 46 02 	lds	r24, 0x0246	; 0x800246 <ms_300_count.2272>
    1372:	8e 31       	cpi	r24, 0x1E	; 30
    1374:	78 f0       	brcs	.+30     	; 0x1394 <__vector_47+0x92>
    {
        if(1 == alarmFlag)
    1376:	80 91 69 02 	lds	r24, 0x0269	; 0x800269 <alarmFlag>
    137a:	81 30       	cpi	r24, 0x01	; 1
    137c:	31 f4       	brne	.+12     	; 0x138a <__vector_47+0x88>
        {
            tricolorled_toggle(LED_RED);
    137e:	80 e0       	ldi	r24, 0x00	; 0
    1380:	c3 de       	rcall	.-634    	; 0x1108 <tricolorled_toggle>
            PORTA ^= ((1<<DDA3)|(1<<DDA2)|(1<<DDA1)|(1<<DDA0)); //active alarm buzzers and lights
    1382:	92 b1       	in	r25, 0x02	; 2
    1384:	8f e0       	ldi	r24, 0x0F	; 15
    1386:	89 27       	eor	r24, r25
    1388:	82 b9       	out	0x02, r24	; 2
        }
        irFlag = 1; //set irFlag, check IR remoter controller command
    138a:	81 e0       	ldi	r24, 0x01	; 1
    138c:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <irFlag>
        ms_300_count = 0;
    1390:	10 92 46 02 	sts	0x0246, r1	; 0x800246 <ms_300_count.2272>
    }

}
    1394:	ff 91       	pop	r31
    1396:	ef 91       	pop	r30
    1398:	bf 91       	pop	r27
    139a:	af 91       	pop	r26
    139c:	9f 91       	pop	r25
    139e:	8f 91       	pop	r24
    13a0:	7f 91       	pop	r23
    13a2:	6f 91       	pop	r22
    13a4:	5f 91       	pop	r21
    13a6:	4f 91       	pop	r20
    13a8:	3f 91       	pop	r19
    13aa:	2f 91       	pop	r18
    13ac:	0f 90       	pop	r0
    13ae:	0b be       	out	0x3b, r0	; 59
    13b0:	0f 90       	pop	r0
    13b2:	0f be       	out	0x3f, r0	; 63
    13b4:	0f 90       	pop	r0
    13b6:	1f 90       	pop	r1
    13b8:	18 95       	reti

000013ba <HandleTempHum>:

void HandleTempHum()//get temperature and humidity value from DHT11 every 1 second.
{
    13ba:	cf 93       	push	r28
    13bc:	df 93       	push	r29
    13be:	00 d0       	rcall	.+0      	; 0x13c0 <HandleTempHum+0x6>
    13c0:	cd b7       	in	r28, 0x3d	; 61
    13c2:	de b7       	in	r29, 0x3e	; 62
    char buf[3];
    //fprintf(USART,"s_1_count_begin:%d,sampleFlag:%d \n\t",s_1_count,sampleFlag);
    if(10 <= sampleFlag)
    13c4:	80 91 01 02 	lds	r24, 0x0201	; 0x800201 <sampleFlag>
    13c8:	8a 30       	cpi	r24, 0x0A	; 10
    13ca:	48 f1       	brcs	.+82     	; 0x141e <HandleTempHum+0x64>
    {
        //fprintf(USART,"temperature:%d,humidity:%d\n\t",temperature,humidity);
        cli();
    13cc:	f8 94       	cli
        dht_gettemperaturehumidity(&temperature, &humidity);//get temperature and humidity from DHT11, must inside interrupt, put it outside will be interrupt by other interruption
    13ce:	6b e7       	ldi	r22, 0x7B	; 123
    13d0:	72 e0       	ldi	r23, 0x02	; 2
    13d2:	8a e6       	ldi	r24, 0x6A	; 106
    13d4:	92 e0       	ldi	r25, 0x02	; 2
    13d6:	66 df       	rcall	.-308    	; 0x12a4 <dht_gettemperaturehumidity>
        sei();
    13d8:	78 94       	sei
        lcd_gotoxy(3, 0);//set cursor to (3,0)
    13da:	60 e0       	ldi	r22, 0x00	; 0
    13dc:	83 e0       	ldi	r24, 0x03	; 3
    13de:	64 da       	rcall	.-2872   	; 0x8a8 <lcd_gotoxy>
        itoa(temperature, buf, 10);
    13e0:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <temperature>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    13e4:	4a e0       	ldi	r20, 0x0A	; 10
    13e6:	be 01       	movw	r22, r28
    13e8:	6f 5f       	subi	r22, 0xFF	; 255
    13ea:	7f 4f       	sbci	r23, 0xFF	; 255
    13ec:	08 2e       	mov	r0, r24
    13ee:	00 0c       	add	r0, r0
    13f0:	99 0b       	sbc	r25, r25
    13f2:	d8 d1       	rcall	.+944    	; 0x17a4 <__itoa_ncheck>
        lcd_puts(buf);
    13f4:	ce 01       	movw	r24, r28
    13f6:	01 96       	adiw	r24, 0x01	; 1
    13f8:	95 da       	rcall	.-2774   	; 0x924 <lcd_puts>
        lcd_gotoxy(11, 0);
    13fa:	60 e0       	ldi	r22, 0x00	; 0
    13fc:	8b e0       	ldi	r24, 0x0B	; 11
    13fe:	54 da       	rcall	.-2904   	; 0x8a8 <lcd_gotoxy>
        itoa(humidity, buf, 10);
    1400:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <humidity>
    1404:	4a e0       	ldi	r20, 0x0A	; 10
    1406:	be 01       	movw	r22, r28
    1408:	6f 5f       	subi	r22, 0xFF	; 255
    140a:	7f 4f       	sbci	r23, 0xFF	; 255
    140c:	08 2e       	mov	r0, r24
    140e:	00 0c       	add	r0, r0
    1410:	99 0b       	sbc	r25, r25
    1412:	c8 d1       	rcall	.+912    	; 0x17a4 <__itoa_ncheck>
        lcd_puts(buf);
    1414:	ce 01       	movw	r24, r28
    1416:	01 96       	adiw	r24, 0x01	; 1
    1418:	85 da       	rcall	.-2806   	; 0x924 <lcd_puts>
        sampleFlag = 0;
    141a:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <sampleFlag>
        //fprintf(USART,"s_1_count_end:%d,sampleFlag:%d \n\t",s_1_count,sampleFlag);
    }
}
    141e:	0f 90       	pop	r0
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	df 91       	pop	r29
    1426:	cf 91       	pop	r28
    1428:	08 95       	ret

0000142a <HandleRFID>:

unsigned char HandleRFID()
{
    142a:	cf 93       	push	r28
    unsigned char RFIDbyte;
    if(1 == rfidFlag)
    142c:	c0 91 4a 02 	lds	r28, 0x024A	; 0x80024a <rfidFlag>
    1430:	c1 30       	cpi	r28, 0x01	; 1
    1432:	09 f0       	breq	.+2      	; 0x1436 <HandleRFID+0xc>
    1434:	3d c0       	rjmp	.+122    	; 0x14b0 <HandleRFID+0x86>
    {
        RFIDbyte = mfrc522_request(PICC_REQALL, RFIDstr); //read mfrc522
    1436:	6b e6       	ldi	r22, 0x6B	; 107
    1438:	72 e0       	ldi	r23, 0x02	; 2
    143a:	82 e5       	ldi	r24, 0x52	; 82
    143c:	c2 dc       	rcall	.-1660   	; 0xdc2 <mfrc522_request>
        if(RFIDbyte == CARD_FOUND)
    143e:	81 30       	cpi	r24, 0x01	; 1
    1440:	a1 f5       	brne	.+104    	; 0x14aa <HandleRFID+0x80>
        {
            RFIDbyte = mfrc522_get_card_serial(RFIDstr);
    1442:	8b e6       	ldi	r24, 0x6B	; 107
    1444:	92 e0       	ldi	r25, 0x02	; 2
    1446:	ef dc       	rcall	.-1570   	; 0xe26 <mfrc522_get_card_serial>
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
            {   
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
    1448:	80 91 6b 02 	lds	r24, 0x026B	; 0x80026b <RFIDstr>
    144c:	85 3e       	cpi	r24, 0xE5	; 229
    144e:	91 f5       	brne	.+100    	; 0x14b4 <HandleRFID+0x8a>
    1450:	e5 e3       	ldi	r30, 0x35	; 53
    1452:	f2 e0       	ldi	r31, 0x02	; 2
    1454:	ac e6       	ldi	r26, 0x6C	; 108
    1456:	b2 e0       	ldi	r27, 0x02	; 2
    1458:	2c e3       	ldi	r18, 0x3C	; 60
    145a:	32 e0       	ldi	r19, 0x02	; 2
    145c:	91 91       	ld	r25, Z+
    145e:	8d 91       	ld	r24, X+
    1460:	98 13       	cpse	r25, r24
    1462:	2a c0       	rjmp	.+84     	; 0x14b8 <HandleRFID+0x8e>
    {
        RFIDbyte = mfrc522_request(PICC_REQALL, RFIDstr); //read mfrc522
        if(RFIDbyte == CARD_FOUND)
        {
            RFIDbyte = mfrc522_get_card_serial(RFIDstr);
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
    1464:	e2 17       	cp	r30, r18
    1466:	f3 07       	cpc	r31, r19
    1468:	c9 f7       	brne	.-14     	; 0x145c <HandleRFID+0x32>
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
                {
                    return 0;
                }
            }
            tricolorled_onoff(LED_BLUE, LED_ON);
    146a:	61 e0       	ldi	r22, 0x01	; 1
    146c:	82 e0       	ldi	r24, 0x02	; 2
    146e:	de dd       	rcall	.-1092   	; 0x102c <tricolorled_onoff>
            if(LOCK == lockerState)
    1470:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
    1474:	81 30       	cpi	r24, 0x01	; 1
    1476:	59 f4       	brne	.+22     	; 0x148e <HandleRFID+0x64>
            {
                SetServoPosition(UNLOCK);
    1478:	80 e0       	ldi	r24, 0x00	; 0
    147a:	c8 dd       	rcall	.-1136   	; 0x100c <SetServoPosition>
                lockerState = UNLOCK;
    147c:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__data_start>
                lcd_gotoxy(7, 1);
    1480:	61 e0       	ldi	r22, 0x01	; 1
    1482:	87 e0       	ldi	r24, 0x07	; 7
    1484:	11 da       	rcall	.-3038   	; 0x8a8 <lcd_gotoxy>
                lcd_puts("OPE");
    1486:	85 e0       	ldi	r24, 0x05	; 5
    1488:	92 e0       	ldi	r25, 0x02	; 2
    148a:	4c da       	rcall	.-2920   	; 0x924 <lcd_puts>
    148c:	0b c0       	rjmp	.+22     	; 0x14a4 <HandleRFID+0x7a>
                //fprintf(USART,"show case door unlocked!");
            }
            else
            {
                SetServoPosition(LOCK);
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	bd dd       	rcall	.-1158   	; 0x100c <SetServoPosition>
                lockerState = LOCK;
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__data_start>
                lcd_gotoxy(7, 1);
    1498:	61 e0       	ldi	r22, 0x01	; 1
    149a:	87 e0       	ldi	r24, 0x07	; 7
    149c:	05 da       	rcall	.-3062   	; 0x8a8 <lcd_gotoxy>
                lcd_puts("LOC");
    149e:	89 e0       	ldi	r24, 0x09	; 9
    14a0:	92 e0       	ldi	r25, 0x02	; 2
    14a2:	40 da       	rcall	.-2944   	; 0x924 <lcd_puts>
                //fprintf(USART,"show case door locked!");
            }
            tricolorled_onoff(LED_BLUE, LED_OFF);
    14a4:	60 e0       	ldi	r22, 0x00	; 0
    14a6:	82 e0       	ldi	r24, 0x02	; 2
    14a8:	c1 dd       	rcall	.-1150   	; 0x102c <tricolorled_onoff>
        }
        rfidFlag = 0;
    14aa:	10 92 4a 02 	sts	0x024A, r1	; 0x80024a <rfidFlag>
        return 1;
    14ae:	05 c0       	rjmp	.+10     	; 0x14ba <HandleRFID+0x90>
    }
    return 0;
    14b0:	c0 e0       	ldi	r28, 0x00	; 0
    14b2:	03 c0       	rjmp	.+6      	; 0x14ba <HandleRFID+0x90>
            for(RFIDbyte = 0; RFIDbyte < 8; RFIDbyte++)			 								
            {   
				//fprintf(USART,"serialnumber[%d]: %x\n",RFIDbyte,RFIDstr[RFIDbyte]);
				if(KEYstr[RFIDbyte]!=RFIDstr[RFIDbyte])
                {
                    return 0;
    14b4:	c0 e0       	ldi	r28, 0x00	; 0
    14b6:	01 c0       	rjmp	.+2      	; 0x14ba <HandleRFID+0x90>
    14b8:	c0 e0       	ldi	r28, 0x00	; 0
        rfidFlag = 0;
        return 1;
    }
    return 0;

}
    14ba:	8c 2f       	mov	r24, r28
    14bc:	cf 91       	pop	r28
    14be:	08 95       	ret

000014c0 <HandleIR>:

void HandleIR()
{
    14c0:	cf 93       	push	r28
    14c2:	df 93       	push	r29
    14c4:	00 d0       	rcall	.+0      	; 0x14c6 <HandleIR+0x6>
    14c6:	cd b7       	in	r28, 0x3d	; 61
    14c8:	de b7       	in	r29, 0x3e	; 62
    uint32_t current_command = 0;
    static unsigned char SwitchesValue;
    char buf[3];
    if(1 == irFlag)
    14ca:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <irFlag>
    14ce:	81 30       	cpi	r24, 0x01	; 1
    14d0:	09 f0       	breq	.+2      	; 0x14d4 <HandleIR+0x14>
    14d2:	27 c1       	rjmp	.+590    	; 0x1722 <HandleIR+0x262>
		check_falling_edge();
	}
}

uint32_t inline get_current_command() {
	if(1==newCommandFlag){
    14d4:	80 91 4b 02 	lds	r24, 0x024B	; 0x80024b <newCommandFlag>
    14d8:	81 30       	cpi	r24, 0x01	; 1
    14da:	09 f0       	breq	.+2      	; 0x14de <HandleIR+0x1e>
    14dc:	20 c1       	rjmp	.+576    	; 0x171e <HandleIR+0x25e>
		newCommandFlag=0;
    14de:	10 92 4b 02 	sts	0x024B, r1	; 0x80024b <newCommandFlag>
		return current_command;
    14e2:	80 91 56 02 	lds	r24, 0x0256	; 0x800256 <current_command>
    14e6:	90 91 57 02 	lds	r25, 0x0257	; 0x800257 <current_command+0x1>
    14ea:	a0 91 58 02 	lds	r26, 0x0258	; 0x800258 <current_command+0x2>
    14ee:	b0 91 59 02 	lds	r27, 0x0259	; 0x800259 <current_command+0x3>
    {
        current_command = get_current_command();
        if (current_command != 0)
    14f2:	00 97       	sbiw	r24, 0x00	; 0
    14f4:	a1 05       	cpc	r26, r1
    14f6:	b1 05       	cpc	r27, r1
    14f8:	09 f4       	brne	.+2      	; 0x14fc <HandleIR+0x3c>
    14fa:	11 c1       	rjmp	.+546    	; 0x171e <HandleIR+0x25e>
        {
            //fprintf(USART,"current_command:%x\n",current_command);
            switch (current_command)
    14fc:	8d 3a       	cpi	r24, 0xAD	; 173
    14fe:	22 e5       	ldi	r18, 0x52	; 82
    1500:	92 07       	cpc	r25, r18
    1502:	2f ef       	ldi	r18, 0xFF	; 255
    1504:	a2 07       	cpc	r26, r18
    1506:	b1 05       	cpc	r27, r1
    1508:	09 f4       	brne	.+2      	; 0x150c <HandleIR+0x4c>
    150a:	b8 c0       	rjmp	.+368    	; 0x167c <HandleIR+0x1bc>
    150c:	78 f5       	brcc	.+94     	; 0x156c <HandleIR+0xac>
    150e:	8f 3c       	cpi	r24, 0xCF	; 207
    1510:	20 e3       	ldi	r18, 0x30	; 48
    1512:	92 07       	cpc	r25, r18
    1514:	2f ef       	ldi	r18, 0xFF	; 255
    1516:	a2 07       	cpc	r26, r18
    1518:	b1 05       	cpc	r27, r1
    151a:	09 f4       	brne	.+2      	; 0x151e <HandleIR+0x5e>
    151c:	8f c0       	rjmp	.+286    	; 0x163c <HandleIR+0x17c>
    151e:	78 f4       	brcc	.+30     	; 0x153e <HandleIR+0x7e>
    1520:	8f 3e       	cpi	r24, 0xEF	; 239
    1522:	20 e1       	ldi	r18, 0x10	; 16
    1524:	92 07       	cpc	r25, r18
    1526:	2f ef       	ldi	r18, 0xFF	; 255
    1528:	a2 07       	cpc	r26, r18
    152a:	b1 05       	cpc	r27, r1
    152c:	09 f4       	brne	.+2      	; 0x1530 <HandleIR+0x70>
    152e:	92 c0       	rjmp	.+292    	; 0x1654 <HandleIR+0x194>
    1530:	87 3e       	cpi	r24, 0xE7	; 231
    1532:	98 41       	sbci	r25, 0x18	; 24
    1534:	af 4f       	sbci	r26, 0xFF	; 255
    1536:	b1 05       	cpc	r27, r1
    1538:	09 f4       	brne	.+2      	; 0x153c <HandleIR+0x7c>
    153a:	84 c0       	rjmp	.+264    	; 0x1644 <HandleIR+0x184>
    153c:	a6 c0       	rjmp	.+332    	; 0x168a <HandleIR+0x1ca>
    153e:	8d 3b       	cpi	r24, 0xBD	; 189
    1540:	22 e4       	ldi	r18, 0x42	; 66
    1542:	92 07       	cpc	r25, r18
    1544:	2f ef       	ldi	r18, 0xFF	; 255
    1546:	a2 07       	cpc	r26, r18
    1548:	b1 05       	cpc	r27, r1
    154a:	09 f4       	brne	.+2      	; 0x154e <HandleIR+0x8e>
    154c:	8f c0       	rjmp	.+286    	; 0x166c <HandleIR+0x1ac>
    154e:	85 3b       	cpi	r24, 0xB5	; 181
    1550:	2a e4       	ldi	r18, 0x4A	; 74
    1552:	92 07       	cpc	r25, r18
    1554:	2f ef       	ldi	r18, 0xFF	; 255
    1556:	a2 07       	cpc	r26, r18
    1558:	b1 05       	cpc	r27, r1
    155a:	09 f4       	brne	.+2      	; 0x155e <HandleIR+0x9e>
    155c:	8b c0       	rjmp	.+278    	; 0x1674 <HandleIR+0x1b4>
    155e:	87 3c       	cpi	r24, 0xC7	; 199
    1560:	98 43       	sbci	r25, 0x38	; 56
    1562:	af 4f       	sbci	r26, 0xFF	; 255
    1564:	b1 05       	cpc	r27, r1
    1566:	09 f0       	breq	.+2      	; 0x156a <HandleIR+0xaa>
    1568:	90 c0       	rjmp	.+288    	; 0x168a <HandleIR+0x1ca>
    156a:	78 c0       	rjmp	.+240    	; 0x165c <HandleIR+0x19c>
    156c:	87 36       	cpi	r24, 0x67	; 103
    156e:	28 e9       	ldi	r18, 0x98	; 152
    1570:	92 07       	cpc	r25, r18
    1572:	2f ef       	ldi	r18, 0xFF	; 255
    1574:	a2 07       	cpc	r26, r18
    1576:	b1 05       	cpc	r27, r1
    1578:	09 f4       	brne	.+2      	; 0x157c <HandleIR+0xbc>
    157a:	84 c0       	rjmp	.+264    	; 0x1684 <HandleIR+0x1c4>
    157c:	b8 f4       	brcc	.+46     	; 0x15ac <HandleIR+0xec>
    157e:	87 39       	cpi	r24, 0x97	; 151
    1580:	28 e6       	ldi	r18, 0x68	; 104
    1582:	92 07       	cpc	r25, r18
    1584:	2f ef       	ldi	r18, 0xFF	; 255
    1586:	a2 07       	cpc	r26, r18
    1588:	b1 05       	cpc	r27, r1
    158a:	09 f4       	brne	.+2      	; 0x158e <HandleIR+0xce>
    158c:	54 c0       	rjmp	.+168    	; 0x1636 <HandleIR+0x176>
    158e:	85 38       	cpi	r24, 0x85	; 133
    1590:	2a e7       	ldi	r18, 0x7A	; 122
    1592:	92 07       	cpc	r25, r18
    1594:	2f ef       	ldi	r18, 0xFF	; 255
    1596:	a2 07       	cpc	r26, r18
    1598:	b1 05       	cpc	r27, r1
    159a:	09 f4       	brne	.+2      	; 0x159e <HandleIR+0xde>
    159c:	57 c0       	rjmp	.+174    	; 0x164c <HandleIR+0x18c>
    159e:	85 3a       	cpi	r24, 0xA5	; 165
    15a0:	9a 45       	sbci	r25, 0x5A	; 90
    15a2:	af 4f       	sbci	r26, 0xFF	; 255
    15a4:	b1 05       	cpc	r27, r1
    15a6:	09 f0       	breq	.+2      	; 0x15aa <HandleIR+0xea>
    15a8:	70 c0       	rjmp	.+224    	; 0x168a <HandleIR+0x1ca>
    15aa:	5c c0       	rjmp	.+184    	; 0x1664 <HandleIR+0x1a4>
    15ac:	8d 33       	cpi	r24, 0x3D	; 61
    15ae:	22 ec       	ldi	r18, 0xC2	; 194
    15b0:	92 07       	cpc	r25, r18
    15b2:	2f ef       	ldi	r18, 0xFF	; 255
    15b4:	a2 07       	cpc	r26, r18
    15b6:	b1 05       	cpc	r27, r1
    15b8:	31 f1       	breq	.+76     	; 0x1606 <HandleIR+0x146>
    15ba:	8f 31       	cpi	r24, 0x1F	; 31
    15bc:	20 ee       	ldi	r18, 0xE0	; 224
    15be:	92 07       	cpc	r25, r18
    15c0:	2f ef       	ldi	r18, 0xFF	; 255
    15c2:	a2 07       	cpc	r26, r18
    15c4:	b1 05       	cpc	r27, r1
    15c6:	39 f0       	breq	.+14     	; 0x15d6 <HandleIR+0x116>
    15c8:	87 35       	cpi	r24, 0x57	; 87
    15ca:	98 4a       	sbci	r25, 0xA8	; 168
    15cc:	af 4f       	sbci	r26, 0xFF	; 255
    15ce:	b1 05       	cpc	r27, r1
    15d0:	09 f0       	breq	.+2      	; 0x15d4 <HandleIR+0x114>
    15d2:	5b c0       	rjmp	.+182    	; 0x168a <HandleIR+0x1ca>
    15d4:	0d c0       	rjmp	.+26     	; 0x15f0 <HandleIR+0x130>
            {
            case COMMAND_VOL_MINUS:
                if( SwitchesValue == 0)
    15d6:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2285>
    15da:	81 11       	cpse	r24, r1
    15dc:	03 c0       	rjmp	.+6      	; 0x15e4 <HandleIR+0x124>
                {
                    SwitchesValue = 11;
    15de:	8b e0       	ldi	r24, 0x0B	; 11
    15e0:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                }
                SwitchesValue--;
    15e4:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2285>
    15e8:	81 50       	subi	r24, 0x01	; 1
    15ea:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    15ee:	4d c0       	rjmp	.+154    	; 0x168a <HandleIR+0x1ca>
            case COMMAND_VOL_PLUS:
                SwitchesValue++;
    15f0:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2285>
    15f4:	8f 5f       	subi	r24, 0xFF	; 255
                if(SwitchesValue >= 11)
    15f6:	8b 30       	cpi	r24, 0x0B	; 11
    15f8:	18 f4       	brcc	.+6      	; 0x1600 <HandleIR+0x140>
                    SwitchesValue = 11;
                }
                SwitchesValue--;
                break;
            case COMMAND_VOL_PLUS:
                SwitchesValue++;
    15fa:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
    15fe:	45 c0       	rjmp	.+138    	; 0x168a <HandleIR+0x1ca>
                if(SwitchesValue >= 11)
                {
                    SwitchesValue = 0;
    1600:	10 92 45 02 	sts	0x0245, r1	; 0x800245 <SwitchesValue.2285>
    1604:	42 c0       	rjmp	.+132    	; 0x168a <HandleIR+0x1ca>
                };
                break;
            case COMMAND_PLAY_PAUSE:
                securityEnableFlag ^= (securityEnableFlag | 0x01); //toggle securityEnableFlag flag between 0 and 1
    1606:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
    160a:	90 91 68 02 	lds	r25, 0x0268	; 0x800268 <securityEnableFlag>
    160e:	81 60       	ori	r24, 0x01	; 1
    1610:	89 27       	eor	r24, r25
    1612:	80 93 68 02 	sts	0x0268, r24	; 0x800268 <securityEnableFlag>
                lcd_gotoxy(13, 1);
    1616:	61 e0       	ldi	r22, 0x01	; 1
    1618:	8d e0       	ldi	r24, 0x0D	; 13
    161a:	46 d9       	rcall	.-3444   	; 0x8a8 <lcd_gotoxy>
                if(0 == securityEnableFlag)
    161c:	80 91 68 02 	lds	r24, 0x0268	; 0x800268 <securityEnableFlag>
    1620:	81 11       	cpse	r24, r1
    1622:	05 c0       	rjmp	.+10     	; 0x162e <HandleIR+0x16e>
                {
                    alarm_DIS();
    1624:	50 dc       	rcall	.-1888   	; 0xec6 <alarm_DIS>
                    lcd_puts("DIS");
    1626:	8d e0       	ldi	r24, 0x0D	; 13
    1628:	92 e0       	ldi	r25, 0x02	; 2
    162a:	7c d9       	rcall	.-3336   	; 0x924 <lcd_puts>
    162c:	2e c0       	rjmp	.+92     	; 0x168a <HandleIR+0x1ca>
                }
                else
                {
                    lcd_puts("EN ");
    162e:	80 e3       	ldi	r24, 0x30	; 48
    1630:	92 e0       	ldi	r25, 0x02	; 2
    1632:	78 d9       	rcall	.-3344   	; 0x924 <lcd_puts>
    1634:	2a c0       	rjmp	.+84     	; 0x168a <HandleIR+0x1ca>
                }
                break;
            case COMMAND_0:
                SwitchesValue = 0;
    1636:	10 92 45 02 	sts	0x0245, r1	; 0x800245 <SwitchesValue.2285>
                break;
    163a:	27 c0       	rjmp	.+78     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_1:
                SwitchesValue = 1;
    163c:	81 e0       	ldi	r24, 0x01	; 1
    163e:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    1642:	23 c0       	rjmp	.+70     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_2:
                SwitchesValue = 2;
    1644:	82 e0       	ldi	r24, 0x02	; 2
    1646:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    164a:	1f c0       	rjmp	.+62     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_3:
                SwitchesValue = 3;
    164c:	83 e0       	ldi	r24, 0x03	; 3
    164e:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    1652:	1b c0       	rjmp	.+54     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_4:
                SwitchesValue = 4;
    1654:	84 e0       	ldi	r24, 0x04	; 4
    1656:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    165a:	17 c0       	rjmp	.+46     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_5:
                SwitchesValue = 5;
    165c:	85 e0       	ldi	r24, 0x05	; 5
    165e:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    1662:	13 c0       	rjmp	.+38     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_6:
                SwitchesValue = 6;
    1664:	86 e0       	ldi	r24, 0x06	; 6
    1666:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    166a:	0f c0       	rjmp	.+30     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_7:
                SwitchesValue = 7;
    166c:	87 e0       	ldi	r24, 0x07	; 7
    166e:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    1672:	0b c0       	rjmp	.+22     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_8:
                SwitchesValue = 8;
    1674:	88 e0       	ldi	r24, 0x08	; 8
    1676:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    167a:	07 c0       	rjmp	.+14     	; 0x168a <HandleIR+0x1ca>
            case COMMAND_9:
                SwitchesValue = 9;
    167c:	89 e0       	ldi	r24, 0x09	; 9
    167e:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
    1682:	03 c0       	rjmp	.+6      	; 0x168a <HandleIR+0x1ca>
            case COMMAND_100_PLUS:
                SwitchesValue = 10;
    1684:	8a e0       	ldi	r24, 0x0A	; 10
    1686:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <SwitchesValue.2285>
                break;
            default:
                break;
            }
            //change light value on lcd display
            lcd_gotoxy(2, 1);
    168a:	61 e0       	ldi	r22, 0x01	; 1
    168c:	82 e0       	ldi	r24, 0x02	; 2
    168e:	0c d9       	rcall	.-3560   	; 0x8a8 <lcd_gotoxy>
            lcd_puts("  ");
    1690:	81 e1       	ldi	r24, 0x11	; 17
    1692:	92 e0       	ldi	r25, 0x02	; 2
    1694:	47 d9       	rcall	.-3442   	; 0x924 <lcd_puts>
            lcd_gotoxy(2, 1);
    1696:	61 e0       	ldi	r22, 0x01	; 1
    1698:	82 e0       	ldi	r24, 0x02	; 2
    169a:	06 d9       	rcall	.-3572   	; 0x8a8 <lcd_gotoxy>
            itoa(SwitchesValue, buf, 10);
    169c:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2285>
    16a0:	4a e0       	ldi	r20, 0x0A	; 10
    16a2:	be 01       	movw	r22, r28
    16a4:	6f 5f       	subi	r22, 0xFF	; 255
    16a6:	7f 4f       	sbci	r23, 0xFF	; 255
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	7c d0       	rcall	.+248    	; 0x17a4 <__itoa_ncheck>
            lcd_puts(buf);
    16ac:	ce 01       	movw	r24, r28
    16ae:	01 96       	adiw	r24, 0x01	; 1
    16b0:	39 d9       	rcall	.-3470   	; 0x924 <lcd_puts>
            switch(SwitchesValue)
    16b2:	80 91 45 02 	lds	r24, 0x0245	; 0x800245 <SwitchesValue.2285>
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	8b 30       	cpi	r24, 0x0B	; 11
    16ba:	91 05       	cpc	r25, r1
    16bc:	80 f5       	brcc	.+96     	; 0x171e <HandleIR+0x25e>
    16be:	fc 01       	movw	r30, r24
    16c0:	88 27       	eor	r24, r24
    16c2:	ee 58       	subi	r30, 0x8E	; 142
    16c4:	ff 4f       	sbci	r31, 0xFF	; 255
    16c6:	8f 4f       	sbci	r24, 0xFF	; 255
    16c8:	65 c0       	rjmp	.+202    	; 0x1794 <__tablejump2__>
            {
            case 0:
                OCR4AL =  0;			// led light off
    16ca:	10 92 a8 00 	sts	0x00A8, r1	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16ce:	27 c0       	rjmp	.+78     	; 0x171e <HandleIR+0x25e>
            case 1:
                OCR4AL = 26;			// 10% duty cycle
    16d0:	8a e1       	ldi	r24, 0x1A	; 26
    16d2:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16d6:	23 c0       	rjmp	.+70     	; 0x171e <HandleIR+0x25e>
            case 2:
                OCR4AL = 51;			// 20% duty cycle
    16d8:	83 e3       	ldi	r24, 0x33	; 51
    16da:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16de:	1f c0       	rjmp	.+62     	; 0x171e <HandleIR+0x25e>
            case 3:
                OCR4AL = 77;		// 30% duty cycle
    16e0:	8d e4       	ldi	r24, 0x4D	; 77
    16e2:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16e6:	1b c0       	rjmp	.+54     	; 0x171e <HandleIR+0x25e>
            case 4:
                OCR4AL = 102;		// 40% duty cycle
    16e8:	86 e6       	ldi	r24, 0x66	; 102
    16ea:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16ee:	17 c0       	rjmp	.+46     	; 0x171e <HandleIR+0x25e>
            case 5:
                OCR4AL = 128;		// 50% duty cycle
    16f0:	80 e8       	ldi	r24, 0x80	; 128
    16f2:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16f6:	13 c0       	rjmp	.+38     	; 0x171e <HandleIR+0x25e>
            case 6:
                OCR4AL = 153;		// 60% duty cycle
    16f8:	89 e9       	ldi	r24, 0x99	; 153
    16fa:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    16fe:	0f c0       	rjmp	.+30     	; 0x171e <HandleIR+0x25e>
            case 7:
                OCR4AL = 179;		// 70% duty cycle
    1700:	83 eb       	ldi	r24, 0xB3	; 179
    1702:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1706:	0b c0       	rjmp	.+22     	; 0x171e <HandleIR+0x25e>
            case 8:
                OCR4AL = 204;		// 80% duty cycle (LEDS appear near-full brightness)
    1708:	8c ec       	ldi	r24, 0xCC	; 204
    170a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    170e:	07 c0       	rjmp	.+14     	; 0x171e <HandleIR+0x25e>
            case 9:
                OCR4AL = 230;		 // 90% duty cycle (LEDS appear near-full brightness)
    1710:	86 ee       	ldi	r24, 0xE6	; 230
    1712:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
    1716:	03 c0       	rjmp	.+6      	; 0x171e <HandleIR+0x25e>
            case 10:
                OCR4AL = 255;		 // 100% duty cycle (LEDS appear near-full brightness)
    1718:	8f ef       	ldi	r24, 0xFF	; 255
    171a:	80 93 a8 00 	sts	0x00A8, r24	; 0x8000a8 <__TEXT_REGION_LENGTH__+0x7000a8>
                break;
            }
        }
        irFlag = 0;
    171e:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <irFlag>
    }
}
    1722:	0f 90       	pop	r0
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	df 91       	pop	r29
    172a:	cf 91       	pop	r28
    172c:	08 95       	ret

0000172e <lcdFormate>:

void lcdFormate()//formate lcd display
{
    lcd_gotoxy(0, 0);
    172e:	60 e0       	ldi	r22, 0x00	; 0
    1730:	80 e0       	ldi	r24, 0x00	; 0
    1732:	ba d8       	rcall	.-3724   	; 0x8a8 <lcd_gotoxy>
    lcd_puts(" T:88 C  H:88%");
    1734:	84 e1       	ldi	r24, 0x14	; 20
    1736:	92 e0       	ldi	r25, 0x02	; 2
    1738:	f5 d8       	rcall	.-3606   	; 0x924 <lcd_puts>
    lcd_gotoxy(5, 0);
    173a:	60 e0       	ldi	r22, 0x00	; 0
    173c:	85 e0       	ldi	r24, 0x05	; 5
    173e:	b4 d8       	rcall	.-3736   	; 0x8a8 <lcd_gotoxy>
    lcd_putc(0xdf);
    1740:	8f ed       	ldi	r24, 0xDF	; 223
    1742:	d2 d8       	rcall	.-3676   	; 0x8e8 <lcd_putc>
    lcd_gotoxy(0, 1);
    1744:	61 e0       	ldi	r22, 0x01	; 1
    1746:	80 e0       	ldi	r24, 0x00	; 0
    1748:	af d8       	rcall	.-3746   	; 0x8a8 <lcd_gotoxy>
    lcd_puts("L:0  D:LOC A:EN ");
    174a:	83 e2       	ldi	r24, 0x23	; 35
    174c:	92 e0       	ldi	r25, 0x02	; 2
    174e:	ea c8       	rjmp	.-3628   	; 0x924 <lcd_puts>
    1750:	08 95       	ret

00001752 <main>:
    }


int main(void)
{
    USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK();//for program debug, show debug information on serial monitor
    1752:	aa dd       	rcall	.-1196   	; 0x12a8 <USART0_SETUP_9600_BAUD_ASSUME_1MHz_CLOCK>

    lcd_init(LCD_DISP_ON);//initialize lcd,display on, cursor off
    1754:	8c e0       	ldi	r24, 0x0C	; 12
    1756:	f5 d8       	rcall	.-3606   	; 0x942 <lcd_init>
    lcd_led(LCD_Backlight_ON); //light lcd backlight
    1758:	80 e0       	ldi	r24, 0x00	; 0
    175a:	b1 d8       	rcall	.-3742   	; 0x8be <lcd_led>
    lcd_home();//lcd cursor go home
    175c:	c2 d8       	rcall	.-3708   	; 0x8e2 <lcd_home>
    ---0 1 2 3 4 5 6 7 8 9 A B C D E F---
    0--  T 8 8  C     H : 8 8 %    --0
    1--L : 1 0   D : L O C   A : E N  --1
    ---0 1 2 3 4 5 6 7 8 9 A B C D E F---
    */
    lcdFormate();// formate lcd display according to the upside framework
    175e:	e7 df       	rcall	.-50     	; 0x172e <lcdFormate>

    triColorLed_init();//three color led initialize
    1760:	9b dc       	rcall	.-1738   	; 0x1098 <triColorLed_init>

    tiemr5_10ms_tick_configure();// tick timer configure, create interrupt very 10ms, used to fresh flag
    1762:	bb dd       	rcall	.-1162   	; 0x12da <tiemr5_10ms_tick_configure>

    spi_init();//initialize SPI port for mfrc522, AVR as master
    1764:	96 db       	rcall	.-2260   	; 0xe92 <spi_init>
    mfrc522_init();//initialize RFID
    1766:	d7 d9       	rcall	.-3154   	; 0xb16 <mfrc522_init>

    Servo_Timer3_FastPWM();//initialize timer3 to fastPWM mode, create 18ms period PWM signal for servo
    1768:	31 dc       	rcall	.-1950   	; 0xfcc <Servo_Timer3_FastPWM>
    SetServoPosition(LOCK);//set servo to lock position originally
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	4f dc       	rcall	.-1890   	; 0x100c <SetServoPosition>

    securityInit();//security button initialization,release this button will cause Alarm active
    176e:	b3 db       	rcall	.-2202   	; 0xed6 <securityInit>

    ir_init();//initialize IR remote controller
    1770:	0e 94 bb 00 	call	0x176	; 0x176 <ir_init>

    LEDLIGHT_Timer4_PWM_ChannelA_Init();//initialize pwm single for led light dimmer
    1774:	a2 d9       	rcall	.-3260   	; 0xaba <LEDLIGHT_Timer4_PWM_ChannelA_Init>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
    1776:	98 e2       	ldi	r25, 0x28	; 40
    1778:	88 e1       	ldi	r24, 0x18	; 24
    177a:	0f b6       	in	r0, 0x3f	; 63
    177c:	f8 94       	cli
    177e:	a8 95       	wdr
    1780:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
    1784:	0f be       	out	0x3f, r0	; 63
    1786:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x700060>
    wdt_enable(WDTO_4S); 
    //USART0_TX_String("initialization finish!!!\n");
    while(1)
    {
        HandleTempHum();//every 10s, check DHT11 and display
    178a:	17 de       	rcall	.-978    	; 0x13ba <HandleTempHum>
        HandleRFID();   //every 1s, check RFID input, unlock/lock locker
    178c:	4e de       	rcall	.-868    	; 0x142a <HandleRFID>
        HandleIR();     //every 300 ms, check IR remoter command, new command input will be Handleed to change led light
    178e:	98 de       	rcall	.-720    	; 0x14c0 <HandleIR>
        wdt_reset(); 
    1790:	a8 95       	wdr
    }
    1792:	fb cf       	rjmp	.-10     	; 0x178a <main+0x38>

00001794 <__tablejump2__>:
    1794:	ee 0f       	add	r30, r30
    1796:	ff 1f       	adc	r31, r31
    1798:	88 1f       	adc	r24, r24
    179a:	8b bf       	out	0x3b, r24	; 59
    179c:	07 90       	elpm	r0, Z+
    179e:	f6 91       	elpm	r31, Z
    17a0:	e0 2d       	mov	r30, r0
    17a2:	19 94       	eijmp

000017a4 <__itoa_ncheck>:
    17a4:	bb 27       	eor	r27, r27
    17a6:	4a 30       	cpi	r20, 0x0A	; 10
    17a8:	31 f4       	brne	.+12     	; 0x17b6 <__itoa_ncheck+0x12>
    17aa:	99 23       	and	r25, r25
    17ac:	22 f4       	brpl	.+8      	; 0x17b6 <__itoa_ncheck+0x12>
    17ae:	bd e2       	ldi	r27, 0x2D	; 45
    17b0:	90 95       	com	r25
    17b2:	81 95       	neg	r24
    17b4:	9f 4f       	sbci	r25, 0xFF	; 255
    17b6:	01 c0       	rjmp	.+2      	; 0x17ba <__utoa_common>

000017b8 <__utoa_ncheck>:
    17b8:	bb 27       	eor	r27, r27

000017ba <__utoa_common>:
    17ba:	fb 01       	movw	r30, r22
    17bc:	55 27       	eor	r21, r21
    17be:	aa 27       	eor	r26, r26
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	aa 1f       	adc	r26, r26
    17c6:	a4 17       	cp	r26, r20
    17c8:	10 f0       	brcs	.+4      	; 0x17ce <__utoa_common+0x14>
    17ca:	a4 1b       	sub	r26, r20
    17cc:	83 95       	inc	r24
    17ce:	50 51       	subi	r21, 0x10	; 16
    17d0:	b9 f7       	brne	.-18     	; 0x17c0 <__utoa_common+0x6>
    17d2:	a0 5d       	subi	r26, 0xD0	; 208
    17d4:	aa 33       	cpi	r26, 0x3A	; 58
    17d6:	08 f0       	brcs	.+2      	; 0x17da <__utoa_common+0x20>
    17d8:	a9 5d       	subi	r26, 0xD9	; 217
    17da:	a1 93       	st	Z+, r26
    17dc:	00 97       	sbiw	r24, 0x00	; 0
    17de:	79 f7       	brne	.-34     	; 0x17be <__utoa_common+0x4>
    17e0:	b1 11       	cpse	r27, r1
    17e2:	b1 93       	st	Z+, r27
    17e4:	11 92       	st	Z+, r1
    17e6:	cb 01       	movw	r24, r22
    17e8:	00 c0       	rjmp	.+0      	; 0x17ea <strrev>

000017ea <strrev>:
    17ea:	dc 01       	movw	r26, r24
    17ec:	fc 01       	movw	r30, r24
    17ee:	67 2f       	mov	r22, r23
    17f0:	71 91       	ld	r23, Z+
    17f2:	77 23       	and	r23, r23
    17f4:	e1 f7       	brne	.-8      	; 0x17ee <strrev+0x4>
    17f6:	32 97       	sbiw	r30, 0x02	; 2
    17f8:	04 c0       	rjmp	.+8      	; 0x1802 <strrev+0x18>
    17fa:	7c 91       	ld	r23, X
    17fc:	6d 93       	st	X+, r22
    17fe:	70 83       	st	Z, r23
    1800:	62 91       	ld	r22, -Z
    1802:	ae 17       	cp	r26, r30
    1804:	bf 07       	cpc	r27, r31
    1806:	c8 f3       	brcs	.-14     	; 0x17fa <strrev+0x10>
    1808:	08 95       	ret

0000180a <_exit>:
    180a:	f8 94       	cli

0000180c <__stop_program>:
    180c:	ff cf       	rjmp	.-2      	; 0x180c <__stop_program>
