Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jul 14 16:50:22 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/chunkIter_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.738ns (61.418%)  route 1.720ns (38.582%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.189 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.466 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     4.003    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.253 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5/O
                         net (fo=1, unplaced)         0.258     4.511    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.968 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.968    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.245 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.245    bd_0_i/hls_inst/inst/t1_fu_460_p2[31]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[31]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 2.730ns (61.348%)  route 1.720ns (38.652%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.189 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.466 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     4.003    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.253 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5/O
                         net (fo=1, unplaced)         0.258     4.511    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.968 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.968    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.237 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.237    bd_0_i/hls_inst/inst/t1_fu_460_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[29]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[29]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 2.675ns (60.865%)  route 1.720ns (39.135%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.189 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.466 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     4.003    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.253 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5/O
                         net (fo=1, unplaced)         0.258     4.511    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.968 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.968    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.182 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.182    bd_0_i/hls_inst/inst/t1_fu_460_p2[30]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[30]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[30]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.182    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 2.650ns (60.641%)  route 1.720ns (39.359%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.189 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.189    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.466 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     4.003    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.253 r  bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5/O
                         net (fo=1, unplaced)         0.258     4.511    bd_0_i/hls_inst/inst/t1_reg_566[27]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.968 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.968    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.157 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[31]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.157    bd_0_i/hls_inst/inst/t1_fu_460_p2[28]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[28]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[28]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 2.638ns (60.532%)  route 1.720ns (39.468%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.366 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.903    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.153 r  bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5/O
                         net (fo=1, unplaced)         0.258     4.411    bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.868 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.868    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.145 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.145    bd_0_i/hls_inst/inst/t1_fu_460_p2[27]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[27]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.676ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.630ns (60.460%)  route 1.720ns (39.540%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.366 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.903    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.153 r  bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5/O
                         net (fo=1, unplaced)         0.258     4.411    bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.868 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.868    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.137 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.137    bd_0_i/hls_inst/inst/t1_fu_460_p2[25]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[25]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[25]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  5.676    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 2.575ns (59.953%)  route 1.720ns (40.047%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.366 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.903    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.153 r  bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5/O
                         net (fo=1, unplaced)         0.258     4.411    bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.868 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.868    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     5.082 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.082    bd_0_i/hls_inst/inst/t1_fu_460_p2[26]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[26]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[26]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 2.550ns (59.719%)  route 1.720ns (40.281%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.089 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.366 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.903    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.153 r  bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5/O
                         net (fo=1, unplaced)         0.258     4.411    bd_0_i/hls_inst/inst/t1_reg_566[23]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.868 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.868    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     5.057 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.057    bd_0_i/hls_inst/inst/t1_fu_460_p2[24]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[24]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[24]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 2.538ns (59.605%)  route 1.720ns (40.395%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.266 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.803    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.053 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_5/O
                         net (fo=1, unplaced)         0.258     4.311    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.768 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.768    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     5.045 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.045    bd_0_i/hls_inst/inst/t1_fu_460_p2[23]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[23]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.045    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 2.530ns (59.529%)  route 1.720ns (40.471%))
  Logic Levels:           8  (CARRY4=6 LUT3=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.415     1.202 r  bd_0_i/hls_inst/inst/or_ln13_reg_561_reg[0]/Q
                         net (fo=3, unplaced)         0.380     1.582    bd_0_i/hls_inst/inst/or_ln13_reg_561[0]
                         LUT3 (Prop_lut3_I1_O)        0.232     1.814 r  bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13/O
                         net (fo=1, unplaced)         0.537     2.351    bd_0_i/hls_inst/inst/t1_reg_566[7]_i_13_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     2.781 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10/CO[3]
                         net (fo=1, unplaced)         0.008     2.789    bd_0_i/hls_inst/inst/t1_reg_566_reg[7]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.889 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.889    bd_0_i/hls_inst/inst/t1_reg_566_reg[11]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.989 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     2.989    bd_0_i/hls_inst/inst/t1_reg_566_reg[15]_i_10_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.266 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10/O[3]
                         net (fo=3, unplaced)         0.537     3.803    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_10_n_4
                         LUT3 (Prop_lut3_I1_O)        0.250     4.053 r  bd_0_i/hls_inst/inst/t1_reg_566[19]_i_5/O
                         net (fo=1, unplaced)         0.258     4.311    bd_0_i/hls_inst/inst/t1_reg_566[19]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     4.768 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.768    bd_0_i/hls_inst/inst/t1_reg_566_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.269     5.037 r  bd_0_i/hls_inst/inst/t1_reg_566_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.037    bd_0_i/hls_inst/inst/t1_fu_460_p2[21]
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.748    10.748    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/t1_reg_566_reg[21]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
                         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/t1_reg_566_reg[21]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  5.776    




