
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.022399                       # Number of seconds simulated
sim_ticks                                 22399200500                       # Number of ticks simulated
final_tick                                22399200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190779                       # Simulator instruction rate (inst/s)
host_op_rate                                   372888                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101946855                       # Simulator tick rate (ticks/s)
host_mem_usage                                 702576                       # Number of bytes of host memory used
host_seconds                                   219.71                       # Real time elapsed on the host
sim_insts                                    41916959                       # Number of instructions simulated
sim_ops                                      81928953                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         116608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5124800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5241408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       116608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        116608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2664768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2664768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           80075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41637                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5205900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         228793880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233999780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5205900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5205900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118967103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118967103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118967103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5205900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        228793880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            352966884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     80069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004944454500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2485                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2485                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              206757                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41637                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81897                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41637                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5241024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2663040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5241408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2664768                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2653                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   22399112500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   80416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.297522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   355.347945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.086809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2369     16.17%     16.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2604     17.77%     33.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1378      9.41%     43.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1270      8.67%     52.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          827      5.64%     57.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          681      4.65%     62.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          294      2.01%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          525      3.58%     67.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4703     32.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.948893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.836031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    653.175916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2483     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.715827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.991253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1574     63.34%     63.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.68%     64.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              849     34.16%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               45      1.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2485                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       116608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5124416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2663040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5205900.094514533877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 228776736.919694960117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118889957.701838508248                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        80075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41637                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     76178250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2754438500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 367787796500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41810.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34398.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8833196.35                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1295160500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2830616750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  409455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15815.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34565.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       233.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    234.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    71347                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37489                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     181319.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 55770540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29616180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               290790780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              107850420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1063327200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            935440110                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             51235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      4699421430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       387144480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2194641840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             9818659200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            438.348646                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          20206698000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     47291500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     449800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8892867750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1008212750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1695359250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  10305669250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 48937560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 25984365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               293910960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              109353780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         995716800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            914140350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             46873920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      4383603240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       346701120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2396209560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             9563572905                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            426.960458                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          20267530750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     45199000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     421200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   9751657500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    902917250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1665145750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   9613081000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                16968378                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16968378                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            835911                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11427815                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  114278                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                703                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        11427815                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           11297398                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           130417                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4328                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8894259                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3268162                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         73132                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7892                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11505684                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           558                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         44798402                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11820281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       65329325                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16968378                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11411676                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      32014037                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1672752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  668                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2668                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          409                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  11505280                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                129392                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           44674453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.814645                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.362272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24218139     54.21%     54.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   394220      0.88%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1444612      3.23%     58.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1162052      2.60%     60.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1909389      4.27%     65.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   669422      1.50%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4153375      9.30%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2717721      6.08%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  8005523     17.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             44674453                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.378772                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.458296                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11854432                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13767493                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  16706084                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1510068                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 836376                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              117512026                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 836376                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12592269                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6934597                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2785                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17093690                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7214736                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              114493462                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                137056                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1124911                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 159335                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5298636                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           144366929                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             291731392                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        162514843                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              5124                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             102640365                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 41726564                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 68                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6073974                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9961794                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3783530                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            918873                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           241858                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  108532395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              279732                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101425357                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            157372                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        26883173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     34575192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         156640                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      44674453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.270321                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.288584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16411950     36.74%     36.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4989271     11.17%     47.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4332184      9.70%     57.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4726818     10.58%     68.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5379732     12.04%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3337238      7.47%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3472084      7.77%     95.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1647766      3.69%     99.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              377410      0.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        44674453                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1008896     90.25%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     82      0.01%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     90.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103271      9.24%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5602      0.50%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            247215      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87897681     86.66%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               724399      0.71%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    33      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  14      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   26      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  982      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  322      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 387      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               4      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               6      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9246030      9.12%     96.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3307545      3.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             497      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            214      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101425357                       # Type of FU issued
system.cpu.iq.rate                           2.264040                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1117875                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011022                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          248795294                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         135691473                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     98993391                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                5120                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               3988                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2312                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              102293418                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2599                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           265129                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2923969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       629706                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         11261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 836376                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5693793                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                187936                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           108812127                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             11619                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9961794                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3783530                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              93464                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  46501                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                111581                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            171                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         719009                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       320317                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1039326                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              99774539                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8923890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1650818                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     12192050                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12682302                       # Number of branches executed
system.cpu.iew.exec_stores                    3268160                       # Number of stores executed
system.cpu.iew.exec_rate                     2.227190                       # Inst execution rate
system.cpu.iew.wb_sent                       99185887                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      98995703                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  77434718                       # num instructions producing a value
system.cpu.iew.wb_consumers                 116198936                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.209804                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.666398                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        26885971                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          123092                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            836235                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     40808363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.007651                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.572397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     18555126     45.47%     45.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5578758     13.67%     59.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2538250      6.22%     65.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5394363     13.22%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1935286      4.74%     83.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1215868      2.98%     86.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1454286      3.56%     89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       547002      1.34%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3589424      8.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     40808363                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             41916959                       # Number of instructions committed
system.cpu.commit.committedOps               81928953                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10191649                       # Number of memory references committed
system.cpu.commit.loads                       7037825                       # Number of loads committed
system.cpu.commit.membars                       82044                       # Number of memory barriers committed
system.cpu.commit.branches                   11390205                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1964                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  81539894                       # Number of committed integer instructions.
system.cpu.commit.function_calls               112985                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       184469      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         71065424     86.74%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          485958      0.59%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             730      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             304      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            344      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            4      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7037486      8.59%     96.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3153647      3.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          339      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          177      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81928953                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3589424                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    146033863                       # The number of ROB reads
system.cpu.rob.rob_writes                   221504591                       # The number of ROB writes
system.cpu.timesIdled                             979                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          123949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    41916959                       # Number of Instructions Simulated
system.cpu.committedOps                      81928953                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.068742                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.068742                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.935680                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.935680                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                136190465                       # number of integer regfile reads
system.cpu.int_regfile_writes                83241455                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3706                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1851                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  67250892                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 41871778                       # number of cc regfile writes
system.cpu.misc_regfile_reads                39444900                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.522941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10983264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            387409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.350565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.522941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          781                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23943649                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23943649                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7528318                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7528318                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3067535                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3067535                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     10595853                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10595853                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10595853                       # number of overall hits
system.cpu.dcache.overall_hits::total        10595853                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1095978                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1095978                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        86289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86289                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1182267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1182267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1182267                       # number of overall misses
system.cpu.dcache.overall_misses::total       1182267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21080642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21080642500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5645708962                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5645708962                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  26726351462                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26726351462                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26726351462                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26726351462                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8624296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8624296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3153824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3153824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     11778120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11778120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11778120                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11778120                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127080                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.100378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.100378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.100378                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.100378                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19234.548960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19234.548960                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65427.910417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65427.910417                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22606.020012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22606.020012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22606.020012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22606.020012                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       143450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             14969                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.583138                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       376592                       # number of writebacks
system.cpu.dcache.writebacks::total            376592                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       794092                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       794092                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          764                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       794856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       794856                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       794856                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       794856                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       301886                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       301886                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        85525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        85525                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       387411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387411                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       387411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387411                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5153464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5153464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5557365462                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5557365462                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10710829462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10710829462                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10710829462                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10710829462                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032892                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032892                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032892                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032892                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17070.894311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17070.894311                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64979.426624                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64979.426624                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27647.200162                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27647.200162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27647.200162                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27647.200162                       # average overall mshr miss latency
system.cpu.dcache.replacements                 386385                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.706651                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11504475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5345.945632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.706651                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23012704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23012704                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11502323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11502323                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11502323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11502323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11502323                       # number of overall hits
system.cpu.icache.overall_hits::total        11502323                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2953                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2953                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2953                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2953                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2953                       # number of overall misses
system.cpu.icache.overall_misses::total          2953                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    229881492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    229881492                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    229881492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    229881492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    229881492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    229881492                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11505276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11505276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11505276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11505276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11505276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11505276                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000257                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000257                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000257                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000257                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000257                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000257                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77846.763292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77846.763292                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77846.763292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77846.763292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77846.763292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77846.763292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4800                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                69                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.565217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1639                       # number of writebacks
system.cpu.icache.writebacks::total              1639                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          800                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          800                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          800                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          800                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          800                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          800                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2153                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2153                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    176508992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176508992                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    176508992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176508992                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    176508992                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176508992                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81982.810961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81982.810961                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81982.810961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81982.810961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81982.810961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81982.810961                       # average overall mshr miss latency
system.cpu.icache.replacements                   1639                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27042.296937                       # Cycle average of tags in use
system.l2.tags.total_refs                      777571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     82330                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.444565                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.860311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       413.478677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26597.957949                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.811705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.825265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8057                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6302930                       # Number of tag accesses
system.l2.tags.data_accesses                  6302930                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       376592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           376592                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks         1633                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1633                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data             24590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24590                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst            328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                328                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        282743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            282743                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                  328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               307333                       # number of demand (read+write) hits
system.l2.demand_hits::total                   307661                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 328                       # number of overall hits
system.l2.overall_hits::.cpu.data              307333                       # number of overall hits
system.l2.overall_hits::total                  307661                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           60933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60933                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1824                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1824                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        19143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19143                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1824                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              80076                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81900                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1824                       # number of overall misses
system.l2.overall_misses::.cpu.data             80076                       # number of overall misses
system.l2.overall_misses::total                 81900                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   5164149000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5164149000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    169768500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169768500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   1671484500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1671484500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    169768500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6835633500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7005402000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    169768500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6835633500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7005402000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       376592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       376592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks         1633                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1633                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         85523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         2152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       301886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             2152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           387409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               389561                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          387409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              389561                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.712475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712475                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.847584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.847584                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.063411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063411                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.847584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.206696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.847584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.206696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210237                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84751.267786                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84751.267786                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 93074.835526                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93074.835526                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87315.702868                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87315.702868                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 93074.835526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85364.322643                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85536.043956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 93074.835526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85364.322643                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85536.043956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               41637                       # number of writebacks
system.l2.writebacks::total                     41637                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data        60933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60933                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1823                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1823                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19142                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         80075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81898                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        80075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81898                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4554819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4554819000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    151397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    151397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1479990000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1479990000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    151397000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6034809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6186206000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    151397000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6034809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6186206000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.712475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.712475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.847119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.847119                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.063408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063408                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.847119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.206694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210232                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.847119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.206694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210232                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74751.267786                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74751.267786                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83048.272079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83048.272079                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77316.372375                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77316.372375                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83048.272079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75364.458320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75535.495372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83048.272079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75364.458320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75535.495372                       # average overall mshr miss latency
system.l2.replacements                          49562                       # number of replacements
system.membus.snoop_filter.tot_requests        130902                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        49006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20964                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41637                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7368                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60933                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20964                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       212799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       212799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 212799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7906176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7906176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7906176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81897                       # Request fanout histogram
system.membus.reqLayer2.occupancy           312485500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          432542250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       777588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       388027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            558                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22399200500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            304038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       418229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17718                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2153                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301886                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1161207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1167150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       242560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48896064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49138624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           49563                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2664832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           439126                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 438548     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    578      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             439126                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          767025000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3230495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         581115498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
