INFO: [VRFC 10-163] Analyzing VHDL file "C:/Stupka/digital-eletronics-1/labs/07-ffs/flip_flops/flip_flops.srcs/sim_1/new/tb_d_latch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_d_latch'
