INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/State.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/edge_detect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/x7seg_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sources_1/new/x7seg_scan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_scan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/TEST/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
