// Seed: 1456270577
macromodule module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5
    , id_8,
    input tri1 id_6
);
  wand id_9 = id_2;
  wire id_10;
  id_11(
      1, 1, 1 & id_8, id_4, id_4
  );
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri1 id_2,
    output wor id_3,
    output wand id_4,
    output tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    input wand id_10,
    output tri1 id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    input tri1 id_17,
    output wand id_18,
    input tri1 id_19,
    input supply0 id_20,
    input tri0 id_21,
    input tri1 id_22,
    input wire id_23,
    input tri1 id_24,
    input tri0 id_25,
    output wand id_26,
    input supply1 id_27,
    input supply1 id_28,
    output supply1 id_29,
    output wand id_30,
    input wire id_31,
    output uwire id_32,
    input uwire id_33,
    output tri0 id_34,
    output wor id_35,
    input tri1 id_36,
    output uwire id_37,
    output uwire id_38,
    input tri id_39
);
  assign id_34 = id_39;
  module_0(
      id_8, id_14, id_39, id_13, id_39, id_15, id_27
  );
endmodule
