4-input Not-AND (or NAND) gate
.cell NAND4
.origin NAND3
.inputs A3 A2 A1 A 
.outputs Y 
pmos A3 Y vdd vdd g 1 4 1
pmos A2 Y vdd vdd g 1 3 1
pmos A1 Y vdd vdd g 1 2 1
pmos A Y vdd vdd g 1 1 1
nmos A3 N2 gnd gnd 1 4 1 -4
nmos A2 N1 N2 gnd 1 3 1 -3
nmos A1 N N1 gnd 1 2 1 -2
nmos A Y N gnd 1 1 1 -1
.end