%% This BibTeX bibliography file was created using BibDesk.
%% http://bibdesk.sourceforge.net/


%% Created for Tim Ewart at 2012-11-19 09:11:54 +0100 


%% Saved with string encoding Unicode (UTF-8) 



@inproceedings{Govindaraju2008,
	Acmid = {1413373},
	Address = {Piscataway, NJ, USA},
	Articleno = {2},
	Author = {Govindaraju, N. K., Lloyd, B., Dotsenko, Y., Smith, B., Manferdelli, J.},
	Booktitle = {Proceedings of the 2008 ACM/IEEE conference on Supercomputing},
	Date-Added = {2012-11-18 13:46:38 +0000},
	Date-Modified = {2012-11-19 08:09:36 +0000},
	Isbn = {978-1-4244-2835-9},
	Location = {Austin, Texas},
	Numpages = {12},
	Pages = {2:1--2:12},
	Publisher = {IEEE Press},
	Series = {SC '08},
	Title = {High performance discrete Fourier transforms on graphics processors},
	Url = {http://dl.acm.org/citation.cfm?id=1413370.1413373},
	Year = {2008},
	Bdsk-Url-1 = {http://dl.acm.org/citation.cfm?id=1413370.1413373}}

@article{357427293,
	Date-Added = {2012-11-18 13:43:08 +0000},
	Date-Modified = {2012-11-18 13:43:08 +0000},
	Pages = {1},
	Title = {High performance discrete fourier transforms on graphics processors},
	Year = {2008}}

@article{Moreno2010,
	Abstract = {We present CUDA implementations of Fast Fourier Transforms over finite fields. This allows us to develop GPU support for dense univariate polynomial multiplication leading to speedup factors in the range 21 -- 37 with respect to the best serial C-code available to us, for our largest input data sets. Since dense univariate polynomial multiplication is a core routine in symbolic computation, this is promising result for the integration of GPU support into computer algebra systems.},
	Author = {Marc Moreno Maza and Wei Pan},
	Date-Added = {2012-11-18 13:38:09 +0000},
	Date-Modified = {2012-11-18 13:38:32 +0000},
	Journal = {Journal of Physics: Conference Series},
	Number = {1},
	Pages = {012009},
	Title = {Fast polynomial multiplication on a GPU},
	Url = {http://stacks.iop.org/1742-6596/256/i=1/a=012009},
	Volume = {256},
	Year = {2010},
	Bdsk-Url-1 = {http://stacks.iop.org/1742-6596/256/i=1/a=012009}}

@techreport{ASMCost,
	Author = {Agner F.},
	Date-Added = {2012-11-11 21:06:35 +0000},
	Date-Modified = {2012-11-19 08:10:00 +0000},
	Institution = {Copenhagen University College of Engineering.},
	Title = {Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs},
	Year = {2012}}

@webpage{GMP,
	Date-Added = {2012-11-11 20:48:06 +0000},
	Date-Modified = {2012-11-11 20:48:29 +0000},
	Url = {http://gmplib.org},
	Bdsk-Url-1 = {http://gmplib.org}}

@techreport{SIMD,
	Author = {INTEL},
	Date-Added = {2012-11-11 20:39:34 +0000},
	Date-Modified = {2012-11-18 21:14:56 +0000},
	Institution = {Intel},
	Title = {Using Streaming SIMD Extensions (SSE2) to Perform Big Multiplication},
	Year = {2000}}

@techreport{Magma,
	Author = {Tomov. S. and Nath, P., R. and Dongarra, J.},
	Date-Added = {2012-11-11 20:27:38 +0000},
	Date-Modified = {2012-11-19 08:11:54 +0000},
	Institution = {Univ. of Tennessee, Knoxville},
	Title = {MAGMA Users' Guide},
	Year = {2009}}

@techreport{CUDAasm,
	Author = {NVIDIA},
	Date-Added = {2012-11-11 20:25:13 +0000},
	Date-Modified = {2012-11-18 21:14:47 +0000},
	Institution = {NVIDIA},
	Title = {PARALLEL THREAD EXECUTION ISA VERSION 3.1},
	Year = {2012},
	Bdsk-File-1 = {YnBsaXN0MDDUAQIDBAUIJidUJHRvcFgkb2JqZWN0c1gkdmVyc2lvblkkYXJjaGl2ZXLRBgdUcm9vdIABqAkKFRYXGyIjVSRudWxs0wsMDQ4RElpOUy5vYmplY3RzViRjbGFzc1dOUy5rZXlzog8QgASABoAHohMUgAKAA1lhbGlhc0RhdGFccmVsYXRpdmVQYXRo0hgMGRpXTlMuZGF0YU8RAgAAAAAAAgAAAgAADE1hY2ludG9zaCBIRAAAAAAAAAAAAAAAAAAAAMynWMFIKwAAAB3ROw9wdHhfaXNhXzMuMS5wZGYAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAHf75zMXIawAAAAAAAAAAAAgACAAACSAAAAAAAAAAAAAAAAAAAAARV2ViS2l0UERGcy1wNlBoZmMAABAACAAAzKc8oQAAABEACAAAzMW6WwAAAAEAHAAd0TsAHbUrAA32nwAN9p4AC0D5AAs6vgAAABUAAgBtTWFjaW50b3NoIEhEOnByaXZhdGU6AHZhcjoAZm9sZGVyczoANmM6ADg2cXdwOGMxNThxOXM2Zjg3YzBkMHA0aDAwMDBncDoAVDoAV2ViS2l0UERGcy1wNlBoZmM6AHB0eF9pc2FfMy4xLnBkZgAADgAgAA8AcAB0AHgAXwBpAHMAYQBfADMALgAxAC4AcABkAGYADwAaAAwATQBhAGMAaQBuAHQAbwBzAGgAIABIAEQAEgBZcHJpdmF0ZS92YXIvZm9sZGVycy82Yy84NnF3cDhjMTU4cTlzNmY4N2MwZDBwNGgwMDAwZ3AvVC9XZWJLaXRQREZzLXA2UGhmYy9wdHhfaXNhXzMuMS5wZGYAABMAAS8A//8AAIAF0hwdHh9YJGNsYXNzZXNaJGNsYXNzbmFtZaMfICFdTlNNdXRhYmxlRGF0YVZOU0RhdGFYTlNPYmplY3RfEGkuLi8uLi8uLi8uLi8uLi8uLi8uLi8uLi92YXIvZm9sZGVycy82Yy84NnF3cDhjMTU4cTlzNmY4N2MwZDBwNGgwMDAwZ3AvVC9XZWJLaXRQREZzLXA2UGhmYy9wdHhfaXNhXzMuMS5wZGbSHB0kJaIlIVxOU0RpY3Rpb25hcnkSAAGGoF8QD05TS2V5ZWRBcmNoaXZlcgAIABEAFgAfACgAMgA1ADoAPABFAEsAUgBdAGQAbABvAHEAcwB1AHgAegB8AIYAkwCYAKACpAKmAqsCtAK/AsMC0QLYAuEDTQNSA1UDYgNnAAAAAAAAAgEAAAAAAAAAKAAAAAAAAAAAAAAAAAAAA3k=}}

@techreport{CUDAReduction,
	Author = {Harris, M.},
	Date-Added = {2012-11-11 20:21:54 +0000},
	Date-Modified = {2012-11-19 08:11:01 +0000},
	Institution = {NVIDIA},
	Title = {Optimizing Parallel Reduction in CUDA},
	Year = {2007}}

@inproceedings{Emeliyanenko:2009,
	Acmid = {1616638},
	Address = {Berlin, Heidelberg},
	Author = {Emeliyanenko, P.},
	Booktitle = {Proceedings of the 8th International Symposium on Advanced Parallel Processing Technologies},
	Date-Added = {2012-11-11 20:11:39 +0000},
	Date-Modified = {2012-11-19 08:09:44 +0000},
	Doi = {10.1007/978-3-642-03644-6_11},
	Isbn = {978-3-642-03643-9},
	Keywords = {CUDA, GPU, graphics hardware, large integer arithmetic, parallel computations},
	Location = {Rapperswil, Switzerland},
	Numpages = {16},
	Pages = {134--149},
	Publisher = {Springer-Verlag},
	Series = {APPT '09},
	Title = {Efficient Multiplication of Polynomials on Graphics Hardware},
	Url = {http://dx.doi.org/10.1007/978-3-642-03644-6_11},
	Year = {2009},
	Bdsk-Url-1 = {http://dx.doi.org/10.1007/978-3-642-03644-6_11}}

@book{Hyde:2003:AAL:861534,
	Address = {San Francisco, CA, USA},
	Author = {Hyde, Randall},
	Date-Added = {2012-11-11 20:10:02 +0000},
	Date-Modified = {2012-11-11 20:10:02 +0000},
	Isbn = {1886411972},
	Publisher = {No Starch Press},
	Title = {The Art of Assembly Language},
	Year = {2003}}
