<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>nrfx 3.5: QSPI HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
<link href="nordic.css" rel="stylesheet" type="text/css" />
<link rel="Shortcut icon" href="./favicon.ico" type="image/x-icon" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0" width="100%" class="blank">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Nordic Semiconductor" src="nordic_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">nrfx
   &#160;<span id="projectnumber">3.5</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__nrf__qspi__hal.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">QSPI HAL<div class="ingroups"><a class="el" href="group__nrfx__drivers.html">Drivers</a> &raquo; <a class="el" href="group__nrf__qspi.html">QSPI</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Hardware access layer for managing the QSPI peripheral.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin configuration.  <a href="structnrf__qspi__pins__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom instruction configuration.  <a href="structnrf__qspi__cinstr__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__addrconfig__conf__t.html">nrf_qspi_addrconfig_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addressing mode register configuration. See <a class="el" href="group__nrf__qspi__hal.html#ga1e668d12e7bd464c2f493c08aa5141c8">nrf_qspi_addrconfig_set</a>.  <a href="structnrf__qspi__addrconfig__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__prot__conf__t.html">nrf_qspi_prot_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure with QSPI protocol interface configuration.  <a href="structnrf__qspi__prot__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__phy__conf__t.html">nrf_qspi_phy_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI physical interface configuration.  <a href="structnrf__qspi__phy__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structnrf__qspi__encryption__t.html">nrf_qspi_encryption_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI encryption settings for XIP and DMA transfers.  <a href="structnrf__qspi__encryption__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2197a72f5359fd1233b77ca5d5babba7"><td class="memItemLeft" align="right" valign="top"><a id="ga2197a72f5359fd1233b77ca5d5babba7" name="ga2197a72f5359fd1233b77ca5d5babba7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_HAS_XIPEN</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2197a72f5359fd1233b77ca5d5babba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether XIP can be explicitly enabled or disabled via XIPEN register. <br /></td></tr>
<tr class="separator:ga2197a72f5359fd1233b77ca5d5babba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b250d2406ccb12dbad7e43978c5ce41"><td class="memItemLeft" align="right" valign="top"><a id="ga1b250d2406ccb12dbad7e43978c5ce41" name="ga1b250d2406ccb12dbad7e43978c5ce41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_HAS_XIP_ENC</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1b250d2406ccb12dbad7e43978c5ce41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether encryption for XIP is present. <br /></td></tr>
<tr class="separator:ga1b250d2406ccb12dbad7e43978c5ce41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13263e5f8fc74cecc85d099ae91ccb93"><td class="memItemLeft" align="right" valign="top"><a id="ga13263e5f8fc74cecc85d099ae91ccb93" name="ga13263e5f8fc74cecc85d099ae91ccb93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_HAS_DMA_ENC</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga13263e5f8fc74cecc85d099ae91ccb93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether encryption for EasyDMA is present. <br /></td></tr>
<tr class="separator:ga13263e5f8fc74cecc85d099ae91ccb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bd7ed54dc81c10da953e545e61da9c"><td class="memItemLeft" align="right" valign="top"><a id="ga39bd7ed54dc81c10da953e545e61da9c" name="ga39bd7ed54dc81c10da953e545e61da9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_HAS_MODE_1</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga39bd7ed54dc81c10da953e545e61da9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Symbol indicating whether support for QSPI mode 1 is present. <br /></td></tr>
<tr class="separator:ga39bd7ed54dc81c10da953e545e61da9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36cb88a01d8b4f7c79429b448d9759a"><td class="memItemLeft" align="right" valign="top"><a id="gaf36cb88a01d8b4f7c79429b448d9759a" name="gaf36cb88a01d8b4f7c79429b448d9759a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_BASE_CLOCK_FREQ</b>&#160;&#160;&#160;96000000uL</td></tr>
<tr class="memdesc:gaf36cb88a01d8b4f7c79429b448d9759a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value representing QSPI base clock frequency. <br /></td></tr>
<tr class="separator:gaf36cb88a01d8b4f7c79429b448d9759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e35ddaf91c5138b626d9a07871a0ce"><td class="memItemLeft" align="right" valign="top"><a id="gac7e35ddaf91c5138b626d9a07871a0ce" name="gac7e35ddaf91c5138b626d9a07871a0ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_PIN_NOT_CONNECTED</b>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:gac7e35ddaf91c5138b626d9a07871a0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">This value can be used as a parameter for the <a class="el" href="group__nrf__qspi__hal.html#gae3d08224467245db637f575a7798c8fd">nrf_qspi_pins_set</a> function to specify that a given QSPI signal (SCK, CSN, IO0, IO1, IO2, or IO3) will not be connected to a physical pin. <br /></td></tr>
<tr class="separator:gac7e35ddaf91c5138b626d9a07871a0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45347f4a2f684c70cb6179452598fe2"><td class="memItemLeft" align="right" valign="top"><a id="gac45347f4a2f684c70cb6179452598fe2" name="gac45347f4a2f684c70cb6179452598fe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NRF_QSPI_PIN_VAL</b>(pin)&#160;&#160;&#160;(pin) == <a class="el" href="group__nrf__qspi__hal.html#gac7e35ddaf91c5138b626d9a07871a0ce">NRF_QSPI_PIN_NOT_CONNECTED</a> ? 0xFFFFFFFF : (pin)</td></tr>
<tr class="memdesc:gac45347f4a2f684c70cb6179452598fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for setting proper values to pin registers. <br /></td></tr>
<tr class="separator:gac45347f4a2f684c70cb6179452598fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga100c85f9414b8353ce63b2449853aff0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga100c85f9414b8353ce63b2449853aff0a448b67068efa81145f3363ca76d140c1">NRF_QSPI_TASK_ACTIVATE</a> = offsetof(NRF_QSPI_Type, TASKS_ACTIVATE)
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga100c85f9414b8353ce63b2449853aff0a7afebeac9a7887c1e48a3906a5d63946">NRF_QSPI_TASK_READSTART</a> = offsetof(NRF_QSPI_Type, TASKS_READSTART)
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga100c85f9414b8353ce63b2449853aff0ae30409be73b2edc1ca4c5fa751d3135d">NRF_QSPI_TASK_WRITESTART</a> = offsetof(NRF_QSPI_Type, TASKS_WRITESTART)
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga100c85f9414b8353ce63b2449853aff0a990ec1517c14ac6929b1b2f4deb4c536">NRF_QSPI_TASK_ERASESTART</a> = offsetof(NRF_QSPI_Type, TASKS_ERASESTART)
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga100c85f9414b8353ce63b2449853aff0ab18b66e8a88d49c3d29c7619db460808">NRF_QSPI_TASK_DEACTIVATE</a> = offsetof(NRF_QSPI_Type, TASKS_DEACTIVATE)
<br />
 }</td></tr>
<tr class="memdesc:ga100c85f9414b8353ce63b2449853aff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI tasks.  <a href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">More...</a><br /></td></tr>
<tr class="separator:ga100c85f9414b8353ce63b2449853aff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0289d6ded4986b5a9d7fa5482ec7c58"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a> { <a class="el" href="group__nrf__qspi__hal.html#ggab0289d6ded4986b5a9d7fa5482ec7c58ab76226b454ca766d24e2ef9eaccabf5f">NRF_QSPI_EVENT_READY</a> = offsetof(NRF_QSPI_Type, EVENTS_READY)
 }</td></tr>
<tr class="memdesc:gab0289d6ded4986b5a9d7fa5482ec7c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI events.  <a href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">More...</a><br /></td></tr>
<tr class="separator:gab0289d6ded4986b5a9d7fa5482ec7c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1684994cd9ffaaf2ff5db0e71b65166e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">nrf_qspi_int_mask_t</a> { <a class="el" href="group__nrf__qspi__hal.html#gga1684994cd9ffaaf2ff5db0e71b65166ea66a224c1b3f4aba6bd9b170dcc1cab47">NRF_QSPI_INT_READY_MASK</a> = QSPI_INTENSET_READY_Msk
 }</td></tr>
<tr class="memdesc:ga1684994cd9ffaaf2ff5db0e71b65166e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI interrupts.  <a href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">More...</a><br /></td></tr>
<tr class="separator:ga1684994cd9ffaaf2ff5db0e71b65166e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2195660aadd2cb2848efa1cbaa0acafe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga2195660aadd2cb2848efa1cbaa0acafe">nrf_qspi_frequency_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea60a0141816635c64132196aea3ee5f00">NRF_QSPI_FREQ_DIV1</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea0d8a12f7a0c01511eeb7779dccf489f7">NRF_QSPI_FREQ_DIV2</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafead55f349f24e885a6594077a6ac5eab49">NRF_QSPI_FREQ_DIV3</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea79ae913b6f0ddef45b550dc2cfbb7860">NRF_QSPI_FREQ_DIV4</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea5b503aa82c7782022892f545aa3a25ba">NRF_QSPI_FREQ_DIV5</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea89db4bfabd270b247c87b7c7bf8eef34">NRF_QSPI_FREQ_DIV6</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea9bcb262f905f30180e3ee095f0b66ce8">NRF_QSPI_FREQ_DIV7</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea00afb89c1e704b63cbd8ce17f9d39414">NRF_QSPI_FREQ_DIV8</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafeaddf8690fb50832755fd6f5d1ad8287a3">NRF_QSPI_FREQ_DIV9</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea1a430699f9fd14d0f158cac956b9df08">NRF_QSPI_FREQ_DIV10</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea7d048b2aaa0dab9a4d472d5a2ad3be65">NRF_QSPI_FREQ_DIV11</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafead7ff003829d5b9e1de90268917bf3330">NRF_QSPI_FREQ_DIV12</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea41405363ce10e4e284ac03fc691655be">NRF_QSPI_FREQ_DIV13</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea2bcc8cbec7d357f05162587e85462911">NRF_QSPI_FREQ_DIV14</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafea6ab6a13834687ac3326e74decdb50730">NRF_QSPI_FREQ_DIV15</a>
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2195660aadd2cb2848efa1cbaa0acafeaca2c21c800a9dbd55f810dd04b5574fa">NRF_QSPI_FREQ_DIV16</a>
<br />
 }</td></tr>
<tr class="memdesc:ga2195660aadd2cb2848efa1cbaa0acafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI base clock frequency divider values.  <a href="group__nrf__qspi__hal.html#ga2195660aadd2cb2848efa1cbaa0acafe">More...</a><br /></td></tr>
<tr class="separator:ga2195660aadd2cb2848efa1cbaa0acafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6cc751e309c837399d85a845ef38ab"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga2d6cc751e309c837399d85a845ef38ab">nrf_qspi_readoc_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2d6cc751e309c837399d85a845ef38abad5623b15f12bef8209a20f5cc6306db2">NRF_QSPI_READOC_FASTREAD</a> = QSPI_IFCONFIG0_READOC_FASTREAD
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2d6cc751e309c837399d85a845ef38abaae12384580e64daadf753edd2f035e77">NRF_QSPI_READOC_READ2O</a> = QSPI_IFCONFIG0_READOC_READ2O
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2d6cc751e309c837399d85a845ef38abadb16b155d18f73aa4526e506a8a98030">NRF_QSPI_READOC_READ2IO</a> = QSPI_IFCONFIG0_READOC_READ2IO
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2d6cc751e309c837399d85a845ef38abab1c77b1a56bc5054815e6d95e23f43be">NRF_QSPI_READOC_READ4O</a> = QSPI_IFCONFIG0_READOC_READ4O
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga2d6cc751e309c837399d85a845ef38aba231043e6d93ee80364a23173f7dfa709">NRF_QSPI_READOC_READ4IO</a> = QSPI_IFCONFIG0_READOC_READ4IO
<br />
 }</td></tr>
<tr class="memdesc:ga2d6cc751e309c837399d85a845ef38ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface configuration for a read operation.  <a href="group__nrf__qspi__hal.html#ga2d6cc751e309c837399d85a845ef38ab">More...</a><br /></td></tr>
<tr class="separator:ga2d6cc751e309c837399d85a845ef38ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5a6e1f18309cab07c2e0660a2ac2b14"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaf5a6e1f18309cab07c2e0660a2ac2b14">nrf_qspi_writeoc_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggaf5a6e1f18309cab07c2e0660a2ac2b14affb8d8e409f6b52c74339d963ef4e232">NRF_QSPI_WRITEOC_PP</a> = QSPI_IFCONFIG0_WRITEOC_PP
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggaf5a6e1f18309cab07c2e0660a2ac2b14a6c5508e25b9e384d5ef2bd7772708e6b">NRF_QSPI_WRITEOC_PP2O</a> = QSPI_IFCONFIG0_WRITEOC_PP2O
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggaf5a6e1f18309cab07c2e0660a2ac2b14a37f1725b3a4ea9ad7201842b6da5c876">NRF_QSPI_WRITEOC_PP4O</a> = QSPI_IFCONFIG0_WRITEOC_PP4O
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggaf5a6e1f18309cab07c2e0660a2ac2b14a384340d29c90b9280a6e48b0e7f38d29">NRF_QSPI_WRITEOC_PP4IO</a> = QSPI_IFCONFIG0_WRITEOC_PP4IO
<br />
 }</td></tr>
<tr class="memdesc:gaf5a6e1f18309cab07c2e0660a2ac2b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface configuration for a write operation.  <a href="group__nrf__qspi__hal.html#gaf5a6e1f18309cab07c2e0660a2ac2b14">More...</a><br /></td></tr>
<tr class="separator:gaf5a6e1f18309cab07c2e0660a2ac2b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109220a04cdf9219946e350b5994b8b6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga109220a04cdf9219946e350b5994b8b6">nrf_qspi_addrmode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga109220a04cdf9219946e350b5994b8b6ab90a9f3860871e10f0a9ead5d4b39407">NRF_QSPI_ADDRMODE_24BIT</a> = QSPI_IFCONFIG0_ADDRMODE_24BIT
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga109220a04cdf9219946e350b5994b8b6a4ac3e13c8172451fc9130a5db5b07bb5">NRF_QSPI_ADDRMODE_32BIT</a> = QSPI_IFCONFIG0_ADDRMODE_32BIT
<br />
 }</td></tr>
<tr class="memdesc:ga109220a04cdf9219946e350b5994b8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface configuration for addressing mode.  <a href="group__nrf__qspi__hal.html#ga109220a04cdf9219946e350b5994b8b6">More...</a><br /></td></tr>
<tr class="separator:ga109220a04cdf9219946e350b5994b8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464bd46344c43950af93b861c874b96c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga464bd46344c43950af93b861c874b96c">nrf_qspi_spi_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga464bd46344c43950af93b861c874b96cac6077c8ac72cb5944c9570c557f9477e">NRF_QSPI_MODE_0</a> = QSPI_IFCONFIG1_SPIMODE_MODE0
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga464bd46344c43950af93b861c874b96cae26476580c7f83ee08c1e4e833c0c933">NRF_QSPI_MODE_1</a> = QSPI_IFCONFIG1_SPIMODE_MODE3
<br />
 }</td></tr>
<tr class="memdesc:ga464bd46344c43950af93b861c874b96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI SPI mode. Polarization and phase configuration.  <a href="group__nrf__qspi__hal.html#ga464bd46344c43950af93b861c874b96c">More...</a><br /></td></tr>
<tr class="separator:ga464bd46344c43950af93b861c874b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae261b449793627d95f71735e2388799d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gae261b449793627d95f71735e2388799d">nrf_qspi_addrconfig_mode_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggae261b449793627d95f71735e2388799da28f1a534a0099ae5d98809b1adb0ceee">NRF_QSPI_ADDRCONF_MODE_NOINSTR</a> = QSPI_ADDRCONF_MODE_NoInstr
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggae261b449793627d95f71735e2388799da8e8ce0fe6427cda547205363d0890fea">NRF_QSPI_ADDRCONF_MODE_OPCODE</a> = QSPI_ADDRCONF_MODE_Opcode
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggae261b449793627d95f71735e2388799dad06956329d4ef860b1e9d209b00c15bc">NRF_QSPI_ADDRCONF_MODE_OPBYTE0</a> = QSPI_ADDRCONF_MODE_OpByte0
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggae261b449793627d95f71735e2388799dadd64893d54237b1a8869ad60c9c70275">NRF_QSPI_ADDRCONF_MODE_ALL</a> = QSPI_ADDRCONF_MODE_All
<br />
 }</td></tr>
<tr class="memdesc:gae261b449793627d95f71735e2388799d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Addressing configuration mode.  <a href="group__nrf__qspi__hal.html#gae261b449793627d95f71735e2388799d">More...</a><br /></td></tr>
<tr class="separator:gae261b449793627d95f71735e2388799d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe68b50d3c5f07a5c946916eac125ebc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggabe68b50d3c5f07a5c946916eac125ebca391c2a4922cc2fbd9dc0e61828991c07">NRF_QSPI_ERASE_LEN_4KB</a> = QSPI_ERASE_LEN_LEN_4KB
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggabe68b50d3c5f07a5c946916eac125ebca3565157eea175ea6895caca485781634">NRF_QSPI_ERASE_LEN_64KB</a> = QSPI_ERASE_LEN_LEN_64KB
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#ggabe68b50d3c5f07a5c946916eac125ebca50da339603485015b2f92d8efded0ead">NRF_QSPI_ERASE_LEN_ALL</a> = QSPI_ERASE_LEN_LEN_All
<br />
 }</td></tr>
<tr class="memdesc:gabe68b50d3c5f07a5c946916eac125ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Erasing data length.  <a href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">More...</a><br /></td></tr>
<tr class="separator:gabe68b50d3c5f07a5c946916eac125ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290902bf6e6edc2202de3fc9a91fb180"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a> { <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a5bf21927cf310039c4277d1e73f6be18">NRF_QSPI_CINSTR_LEN_1B</a> = QSPI_CINSTRCONF_LENGTH_1B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a53fe71dcd5a830ef892f31a8ccf60be7">NRF_QSPI_CINSTR_LEN_2B</a> = QSPI_CINSTRCONF_LENGTH_2B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a166eb02321878105454c66e1ab662792">NRF_QSPI_CINSTR_LEN_3B</a> = QSPI_CINSTRCONF_LENGTH_3B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a86a8bfcb78afb426d5b2c416d827894b">NRF_QSPI_CINSTR_LEN_4B</a> = QSPI_CINSTRCONF_LENGTH_4B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a40b9fb3006a5ec6a61be73e989c573ab">NRF_QSPI_CINSTR_LEN_5B</a> = QSPI_CINSTRCONF_LENGTH_5B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180ac9c7a6ee9bea0c9800b145614311c197">NRF_QSPI_CINSTR_LEN_6B</a> = QSPI_CINSTRCONF_LENGTH_6B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a0b781fa0afbdd7f75604b325c0d00037">NRF_QSPI_CINSTR_LEN_7B</a> = QSPI_CINSTRCONF_LENGTH_7B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180ae1edb917cfb65800c8b855637ea502f2">NRF_QSPI_CINSTR_LEN_8B</a> = QSPI_CINSTRCONF_LENGTH_8B
, <br />
&#160;&#160;<a class="el" href="group__nrf__qspi__hal.html#gga290902bf6e6edc2202de3fc9a91fb180a71914e96398f6a34c9c1b8a85dfb2efa">NRF_QSPI_CINSTR_LEN_9B</a> = QSPI_CINSTRCONF_LENGTH_9B
<br />
 }</td></tr>
<tr class="memdesc:ga290902bf6e6edc2202de3fc9a91fb180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom instruction length.  <a href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">More...</a><br /></td></tr>
<tr class="separator:ga290902bf6e6edc2202de3fc9a91fb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf47bc34ddf2bf33d21529684b0494433"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaf47bc34ddf2bf33d21529684b0494433">nrf_qspi_task_trigger</a> (NRF_QSPI_Type *p_reg, <a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a> task)</td></tr>
<tr class="memdesc:gaf47bc34ddf2bf33d21529684b0494433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for activating the specified QSPI task.  <br /></td></tr>
<tr class="separator:gaf47bc34ddf2bf33d21529684b0494433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b21880236e8a5a60d0a379f485290dc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga7b21880236e8a5a60d0a379f485290dc">nrf_qspi_task_address_get</a> (NRF_QSPI_Type const *p_reg, <a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a> task)</td></tr>
<tr class="memdesc:ga7b21880236e8a5a60d0a379f485290dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified QSPI task register.  <br /></td></tr>
<tr class="separator:ga7b21880236e8a5a60d0a379f485290dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39e7c9d995de1d53dd0148ff6ca841d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gab39e7c9d995de1d53dd0148ff6ca841d">nrf_qspi_event_clear</a> (NRF_QSPI_Type *p_reg, <a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a> event)</td></tr>
<tr class="memdesc:gab39e7c9d995de1d53dd0148ff6ca841d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for clearing the specified QSPI event.  <br /></td></tr>
<tr class="separator:gab39e7c9d995de1d53dd0148ff6ca841d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f664371cba4585d58b335a3ab96541b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga7f664371cba4585d58b335a3ab96541b">nrf_qspi_event_check</a> (NRF_QSPI_Type const *p_reg, <a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a> event)</td></tr>
<tr class="memdesc:ga7f664371cba4585d58b335a3ab96541b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for retrieving the state of the QSPI event.  <br /></td></tr>
<tr class="separator:ga7f664371cba4585d58b335a3ab96541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d6938d98fd603fbe469b38db492f82"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga54d6938d98fd603fbe469b38db492f82">nrf_qspi_event_address_get</a> (NRF_QSPI_Type const *p_reg, <a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a> event)</td></tr>
<tr class="memdesc:ga54d6938d98fd603fbe469b38db492f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the address of the specified QSPI event register.  <br /></td></tr>
<tr class="separator:ga54d6938d98fd603fbe469b38db492f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf426ec3d5708fadbdb4ea1ddd79c3994"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaf426ec3d5708fadbdb4ea1ddd79c3994">nrf_qspi_int_enable</a> (NRF_QSPI_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:gaf426ec3d5708fadbdb4ea1ddd79c3994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling specified interrupts.  <br /></td></tr>
<tr class="separator:gaf426ec3d5708fadbdb4ea1ddd79c3994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9df0df73bf5d3c4b8c9418901fbde5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga2d9df0df73bf5d3c4b8c9418901fbde5">nrf_qspi_int_disable</a> (NRF_QSPI_Type *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga2d9df0df73bf5d3c4b8c9418901fbde5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling specified interrupts.  <br /></td></tr>
<tr class="separator:ga2d9df0df73bf5d3c4b8c9418901fbde5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249e408c95898cbb944102aea82c79b1"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga249e408c95898cbb944102aea82c79b1">nrf_qspi_int_enable_check</a> (NRF_QSPI_Type const *p_reg, uint32_t mask)</td></tr>
<tr class="memdesc:ga249e408c95898cbb944102aea82c79b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the specified interrupts are enabled.  <br /></td></tr>
<tr class="separator:ga249e408c95898cbb944102aea82c79b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75dd08e2bf9831f4cdb3ba130893ddce"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga75dd08e2bf9831f4cdb3ba130893ddce">nrf_qspi_enable</a> (NRF_QSPI_Type *p_reg)</td></tr>
<tr class="memdesc:ga75dd08e2bf9831f4cdb3ba130893ddce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling the QSPI peripheral.  <br /></td></tr>
<tr class="separator:ga75dd08e2bf9831f4cdb3ba130893ddce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6d42e14135f4cd05271518ed657cbf"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gafe6d42e14135f4cd05271518ed657cbf">nrf_qspi_disable</a> (NRF_QSPI_Type *p_reg)</td></tr>
<tr class="memdesc:gafe6d42e14135f4cd05271518ed657cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for disabling the QSPI peripheral.  <br /></td></tr>
<tr class="separator:gafe6d42e14135f4cd05271518ed657cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3d08224467245db637f575a7798c8fd"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gae3d08224467245db637f575a7798c8fd">nrf_qspi_pins_set</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a> const *p_pins)</td></tr>
<tr class="memdesc:gae3d08224467245db637f575a7798c8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring QSPI pins.  <br /></td></tr>
<tr class="separator:gae3d08224467245db637f575a7798c8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf84db82e3c59b7ae77328f6dcd426942"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaf84db82e3c59b7ae77328f6dcd426942">nrf_qspi_pins_get</a> (NRF_QSPI_Type const *p_reg, <a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a> *p_pins)</td></tr>
<tr class="memdesc:gaf84db82e3c59b7ae77328f6dcd426942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the currently configured QSPI pins.  <br /></td></tr>
<tr class="separator:gaf84db82e3c59b7ae77328f6dcd426942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e304ef55925297fc4fb0644524653ca"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga0e304ef55925297fc4fb0644524653ca">nrf_qspi_xip_offset_set</a> (NRF_QSPI_Type *p_reg, uint32_t xip_offset)</td></tr>
<tr class="memdesc:ga0e304ef55925297fc4fb0644524653ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the QSPI XIPOFFSET register.  <br /></td></tr>
<tr class="separator:ga0e304ef55925297fc4fb0644524653ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39717ad48125b6506d5b8e4614604e61"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga39717ad48125b6506d5b8e4614604e61">nrf_qspi_ifconfig0_set</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__prot__conf__t.html">nrf_qspi_prot_conf_t</a> const *p_config)</td></tr>
<tr class="memdesc:ga39717ad48125b6506d5b8e4614604e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the QSPI IFCONFIG0 register.  <br /></td></tr>
<tr class="separator:ga39717ad48125b6506d5b8e4614604e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98f3b0e3bf7f355cdab8ba419143c2a"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaa98f3b0e3bf7f355cdab8ba419143c2a">nrf_qspi_ifconfig0_raw_set</a> (NRF_QSPI_Type *p_reg, uint32_t regval)</td></tr>
<tr class="memdesc:gaa98f3b0e3bf7f355cdab8ba419143c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the explicit value of the QSPI IFCONFIG0 register.  <br /></td></tr>
<tr class="separator:gaa98f3b0e3bf7f355cdab8ba419143c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad58e5fdb18d725d057f71588907116d"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaad58e5fdb18d725d057f71588907116d">nrf_qspi_ifconfig0_raw_get</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:gaad58e5fdb18d725d057f71588907116d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the explicit value of the QSPI IFCONFIG0 register.  <br /></td></tr>
<tr class="separator:gaad58e5fdb18d725d057f71588907116d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2cfc3ebd7d3d25f75ced22867d8072"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gacf2cfc3ebd7d3d25f75ced22867d8072">nrf_qspi_ifconfig1_set</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__phy__conf__t.html">nrf_qspi_phy_conf_t</a> const *p_config)</td></tr>
<tr class="memdesc:gacf2cfc3ebd7d3d25f75ced22867d8072"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the QSPI IFCONFIG1 register.  <br /></td></tr>
<tr class="separator:gacf2cfc3ebd7d3d25f75ced22867d8072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e668d12e7bd464c2f493c08aa5141c8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga1e668d12e7bd464c2f493c08aa5141c8">nrf_qspi_addrconfig_set</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__addrconfig__conf__t.html">nrf_qspi_addrconfig_conf_t</a> const *p_config)</td></tr>
<tr class="memdesc:ga1e668d12e7bd464c2f493c08aa5141c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the QSPI ADDRCONF register.  <br /></td></tr>
<tr class="separator:ga1e668d12e7bd464c2f493c08aa5141c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef34305d49c451fa8a12d21a6c0adc3"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga0ef34305d49c451fa8a12d21a6c0adc3">nrf_qspi_write_buffer_set</a> (NRF_QSPI_Type *p_reg, void const *p_buffer, uint32_t length, uint32_t dest_addr)</td></tr>
<tr class="memdesc:ga0ef34305d49c451fa8a12d21a6c0adc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting write data into the peripheral register (without starting the process).  <br /></td></tr>
<tr class="separator:ga0ef34305d49c451fa8a12d21a6c0adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f5dabe6572fa84344f7ba00cdd3353"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga08f5dabe6572fa84344f7ba00cdd3353">nrf_qspi_read_buffer_set</a> (NRF_QSPI_Type *p_reg, void *p_buffer, uint32_t length, uint32_t src_addr)</td></tr>
<tr class="memdesc:ga08f5dabe6572fa84344f7ba00cdd3353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting read data into the peripheral register (without starting the process).  <br /></td></tr>
<tr class="separator:ga08f5dabe6572fa84344f7ba00cdd3353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa749f360b574b95bfd768cb7ec0a31f1"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaa749f360b574b95bfd768cb7ec0a31f1">nrf_qspi_erase_ptr_set</a> (NRF_QSPI_Type *p_reg, uint32_t erase_addr, <a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a> len)</td></tr>
<tr class="memdesc:gaa749f360b574b95bfd768cb7ec0a31f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting erase data into the peripheral register (without starting the process).  <br /></td></tr>
<tr class="separator:gaa749f360b574b95bfd768cb7ec0a31f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b1c1962520d1c974b3b070f13cfa7f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaa9b1c1962520d1c974b3b070f13cfa7f">nrf_qspi_erase_ptr_get</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:gaa9b1c1962520d1c974b3b070f13cfa7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the currently configured erase pointer.  <br /></td></tr>
<tr class="separator:gaa9b1c1962520d1c974b3b070f13cfa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a25b106830dd855be39383e4a4b432c"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE <a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga3a25b106830dd855be39383e4a4b432c">nrf_qspi_erase_len_get</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:ga3a25b106830dd855be39383e4a4b432c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the currently configured erase length.  <br /></td></tr>
<tr class="separator:ga3a25b106830dd855be39383e4a4b432c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae65a740c1c17508fb72cbe54bc0bf8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga4ae65a740c1c17508fb72cbe54bc0bf8">nrf_qspi_status_reg_get</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:ga4ae65a740c1c17508fb72cbe54bc0bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the peripheral status register.  <br /></td></tr>
<tr class="separator:ga4ae65a740c1c17508fb72cbe54bc0bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9672989a6a2d4f1cb1b9bb1b315bf0e3"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga9672989a6a2d4f1cb1b9bb1b315bf0e3">nrf_qspi_sreg_get</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:ga9672989a6a2d4f1cb1b9bb1b315bf0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting the device status register stored in the peripheral status register.  <br /></td></tr>
<tr class="separator:ga9672989a6a2d4f1cb1b9bb1b315bf0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934b17a7ab98e1cd9d6a3a08fabb058b"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga934b17a7ab98e1cd9d6a3a08fabb058b">nrf_qspi_busy_check</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:ga934b17a7ab98e1cd9d6a3a08fabb058b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking if the peripheral is busy or not.  <br /></td></tr>
<tr class="separator:ga934b17a7ab98e1cd9d6a3a08fabb058b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f1a4c85c69335f8764693e4d7f9153"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaa4f1a4c85c69335f8764693e4d7f9153">nrf_qspi_cinstrdata_set</a> (NRF_QSPI_Type *p_reg, <a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a> length, void const *p_tx_data)</td></tr>
<tr class="memdesc:gaa4f1a4c85c69335f8764693e4d7f9153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting registers sending with custom instruction transmission.  <br /></td></tr>
<tr class="separator:gaa4f1a4c85c69335f8764693e4d7f9153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d2bf58bdaeb284fa0bcc5b84d397f8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga18d2bf58bdaeb284fa0bcc5b84d397f8">nrf_qspi_cinstrdata_get</a> (NRF_QSPI_Type const *p_reg, <a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a> length, void *p_rx_data)</td></tr>
<tr class="memdesc:ga18d2bf58bdaeb284fa0bcc5b84d397f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for getting data from register after custom instruction transmission.  <br /></td></tr>
<tr class="separator:ga18d2bf58bdaeb284fa0bcc5b84d397f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1abc53437cf85194e4d239600e67321f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga1abc53437cf85194e4d239600e67321f">nrf_qspi_cinstr_transfer_start</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a> const *p_config)</td></tr>
<tr class="memdesc:ga1abc53437cf85194e4d239600e67321f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for sending custom instruction to external memory.  <br /></td></tr>
<tr class="separator:ga1abc53437cf85194e4d239600e67321f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5568c28d5e92abedc4904f73ee639f"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga1e5568c28d5e92abedc4904f73ee639f">nrf_qspi_cinstr_long_transfer_start</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a> const *p_config)</td></tr>
<tr class="memdesc:ga1e5568c28d5e92abedc4904f73ee639f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for starting a custom instruction long transfer.  <br /></td></tr>
<tr class="separator:ga1e5568c28d5e92abedc4904f73ee639f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f0a976c5d1b7694186ac5e575bbb42"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga83f0a976c5d1b7694186ac5e575bbb42">nrf_qspi_cinstr_long_transfer_is_ongoing</a> (NRF_QSPI_Type const *p_reg)</td></tr>
<tr class="memdesc:ga83f0a976c5d1b7694186ac5e575bbb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for checking whether a custom instruction long transfer is ongoing.  <br /></td></tr>
<tr class="separator:ga83f0a976c5d1b7694186ac5e575bbb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592ca0370403b99862c5212d46b46ac5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga592ca0370403b99862c5212d46b46ac5">nrf_qspi_cinstr_long_transfer_continue</a> (NRF_QSPI_Type *p_reg, <a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a> length, bool finalize)</td></tr>
<tr class="memdesc:ga592ca0370403b99862c5212d46b46ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for continuing a custom instruction long transfer.  <br /></td></tr>
<tr class="separator:ga592ca0370403b99862c5212d46b46ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf69606afa7753c03ca5555abbe1741"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaabf69606afa7753c03ca5555abbe1741">nrf_qspi_xip_set</a> (NRF_QSPI_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:gaabf69606afa7753c03ca5555abbe1741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling or disabling Execute in Place (XIP) operation.  <br /></td></tr>
<tr class="separator:gaabf69606afa7753c03ca5555abbe1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b7138fa30f03935b1824138405c4cc"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga64b7138fa30f03935b1824138405c4cc">nrf_qspi_xip_encryption_configure</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__encryption__t.html">nrf_qspi_encryption_t</a> const *p_cfg)</td></tr>
<tr class="memdesc:ga64b7138fa30f03935b1824138405c4cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the XIP encryption.  <br /></td></tr>
<tr class="separator:ga64b7138fa30f03935b1824138405c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde1e48d01f1c2c908c8dd0d68674ef5"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gadde1e48d01f1c2c908c8dd0d68674ef5">nrf_qspi_xip_encryption_set</a> (NRF_QSPI_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:gadde1e48d01f1c2c908c8dd0d68674ef5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling or disabling the XIP encryption.  <br /></td></tr>
<tr class="separator:gadde1e48d01f1c2c908c8dd0d68674ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432a8504c558244eb0ec0956a3122bd7"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga432a8504c558244eb0ec0956a3122bd7">nrf_qspi_dma_encryption_configure</a> (NRF_QSPI_Type *p_reg, <a class="el" href="structnrf__qspi__encryption__t.html">nrf_qspi_encryption_t</a> const *p_cfg)</td></tr>
<tr class="memdesc:ga432a8504c558244eb0ec0956a3122bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for configuring the EasyDMA encryption.  <br /></td></tr>
<tr class="separator:ga432a8504c558244eb0ec0956a3122bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7b95b36402b460fe5abd4cbbc7fcd8"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#ga1d7b95b36402b460fe5abd4cbbc7fcd8">nrf_qspi_dma_encryption_set</a> (NRF_QSPI_Type *p_reg, bool enable)</td></tr>
<tr class="memdesc:ga1d7b95b36402b460fe5abd4cbbc7fcd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for enabling or disabling the EasyDMA encryption.  <br /></td></tr>
<tr class="separator:ga1d7b95b36402b460fe5abd4cbbc7fcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ab06442e0afdbaeda89996f69d1236"><td class="memItemLeft" align="right" valign="top">NRF_STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__nrf__qspi__hal.html#gaf8ab06442e0afdbaeda89996f69d1236">nrf_qspi_iftiming_set</a> (NRF_QSPI_Type *p_reg, uint8_t rxdelay)</td></tr>
<tr class="memdesc:gaf8ab06442e0afdbaeda89996f69d1236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function for setting the timing related to sampling of the input serial data.  <br /></td></tr>
<tr class="separator:gaf8ab06442e0afdbaeda89996f69d1236"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware access layer for managing the QSPI peripheral. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gae261b449793627d95f71735e2388799d" name="gae261b449793627d95f71735e2388799d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae261b449793627d95f71735e2388799d">&#9670;&#160;</a></span>nrf_qspi_addrconfig_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#gae261b449793627d95f71735e2388799d">nrf_qspi_addrconfig_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Addressing configuration mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae261b449793627d95f71735e2388799da28f1a534a0099ae5d98809b1adb0ceee" name="ggae261b449793627d95f71735e2388799da28f1a534a0099ae5d98809b1adb0ceee"></a>NRF_QSPI_ADDRCONF_MODE_NOINSTR&#160;</td><td class="fielddoc"><p>Do not send any instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae261b449793627d95f71735e2388799da8e8ce0fe6427cda547205363d0890fea" name="ggae261b449793627d95f71735e2388799da8e8ce0fe6427cda547205363d0890fea"></a>NRF_QSPI_ADDRCONF_MODE_OPCODE&#160;</td><td class="fielddoc"><p>Send opcode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae261b449793627d95f71735e2388799dad06956329d4ef860b1e9d209b00c15bc" name="ggae261b449793627d95f71735e2388799dad06956329d4ef860b1e9d209b00c15bc"></a>NRF_QSPI_ADDRCONF_MODE_OPBYTE0&#160;</td><td class="fielddoc"><p>Send opcode, byte0. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae261b449793627d95f71735e2388799dadd64893d54237b1a8869ad60c9c70275" name="ggae261b449793627d95f71735e2388799dadd64893d54237b1a8869ad60c9c70275"></a>NRF_QSPI_ADDRCONF_MODE_ALL&#160;</td><td class="fielddoc"><p>Send opcode, byte0, byte1. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga109220a04cdf9219946e350b5994b8b6" name="ga109220a04cdf9219946e350b5994b8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga109220a04cdf9219946e350b5994b8b6">&#9670;&#160;</a></span>nrf_qspi_addrmode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga109220a04cdf9219946e350b5994b8b6">nrf_qspi_addrmode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface configuration for addressing mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga109220a04cdf9219946e350b5994b8b6ab90a9f3860871e10f0a9ead5d4b39407" name="gga109220a04cdf9219946e350b5994b8b6ab90a9f3860871e10f0a9ead5d4b39407"></a>NRF_QSPI_ADDRMODE_24BIT&#160;</td><td class="fielddoc"><p>24-bit addressing. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga109220a04cdf9219946e350b5994b8b6a4ac3e13c8172451fc9130a5db5b07bb5" name="gga109220a04cdf9219946e350b5994b8b6a4ac3e13c8172451fc9130a5db5b07bb5"></a>NRF_QSPI_ADDRMODE_32BIT&#160;</td><td class="fielddoc"><p>32-bit addressing. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga290902bf6e6edc2202de3fc9a91fb180" name="ga290902bf6e6edc2202de3fc9a91fb180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290902bf6e6edc2202de3fc9a91fb180">&#9670;&#160;</a></span>nrf_qspi_cinstr_len_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Custom instruction length. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a5bf21927cf310039c4277d1e73f6be18" name="gga290902bf6e6edc2202de3fc9a91fb180a5bf21927cf310039c4277d1e73f6be18"></a>NRF_QSPI_CINSTR_LEN_1B&#160;</td><td class="fielddoc"><p>Send opcode only. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a53fe71dcd5a830ef892f31a8ccf60be7" name="gga290902bf6e6edc2202de3fc9a91fb180a53fe71dcd5a830ef892f31a8ccf60be7"></a>NRF_QSPI_CINSTR_LEN_2B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a166eb02321878105454c66e1ab662792" name="gga290902bf6e6edc2202de3fc9a91fb180a166eb02321878105454c66e1ab662792"></a>NRF_QSPI_CINSTR_LEN_3B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a86a8bfcb78afb426d5b2c416d827894b" name="gga290902bf6e6edc2202de3fc9a91fb180a86a8bfcb78afb426d5b2c416d827894b"></a>NRF_QSPI_CINSTR_LEN_4B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a40b9fb3006a5ec6a61be73e989c573ab" name="gga290902bf6e6edc2202de3fc9a91fb180a40b9fb3006a5ec6a61be73e989c573ab"></a>NRF_QSPI_CINSTR_LEN_5B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT0.BYTE3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180ac9c7a6ee9bea0c9800b145614311c197" name="gga290902bf6e6edc2202de3fc9a91fb180ac9c7a6ee9bea0c9800b145614311c197"></a>NRF_QSPI_CINSTR_LEN_6B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a0b781fa0afbdd7f75604b325c0d00037" name="gga290902bf6e6edc2202de3fc9a91fb180a0b781fa0afbdd7f75604b325c0d00037"></a>NRF_QSPI_CINSTR_LEN_7B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180ae1edb917cfb65800c8b855637ea502f2" name="gga290902bf6e6edc2202de3fc9a91fb180ae1edb917cfb65800c8b855637ea502f2"></a>NRF_QSPI_CINSTR_LEN_8B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga290902bf6e6edc2202de3fc9a91fb180a71914e96398f6a34c9c1b8a85dfb2efa" name="gga290902bf6e6edc2202de3fc9a91fb180a71914e96398f6a34c9c1b8a85dfb2efa"></a>NRF_QSPI_CINSTR_LEN_9B&#160;</td><td class="fielddoc"><p>Send opcode, CINSTRDAT0.BYTE0 -&gt; CINSTRDAT1.BYTE7. </p>
</td></tr>
</table>

</div>
</div>
<a id="gabe68b50d3c5f07a5c946916eac125ebc" name="gabe68b50d3c5f07a5c946916eac125ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe68b50d3c5f07a5c946916eac125ebc">&#9670;&#160;</a></span>nrf_qspi_erase_len_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Erasing data length. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabe68b50d3c5f07a5c946916eac125ebca391c2a4922cc2fbd9dc0e61828991c07" name="ggabe68b50d3c5f07a5c946916eac125ebca391c2a4922cc2fbd9dc0e61828991c07"></a>NRF_QSPI_ERASE_LEN_4KB&#160;</td><td class="fielddoc"><p>Erase 4 kB block (flash command 0x20). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabe68b50d3c5f07a5c946916eac125ebca3565157eea175ea6895caca485781634" name="ggabe68b50d3c5f07a5c946916eac125ebca3565157eea175ea6895caca485781634"></a>NRF_QSPI_ERASE_LEN_64KB&#160;</td><td class="fielddoc"><p>Erase 64 kB block (flash command 0xD8). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabe68b50d3c5f07a5c946916eac125ebca50da339603485015b2f92d8efded0ead" name="ggabe68b50d3c5f07a5c946916eac125ebca50da339603485015b2f92d8efded0ead"></a>NRF_QSPI_ERASE_LEN_ALL&#160;</td><td class="fielddoc"><p>Erase all (flash command 0xC7). </p>
</td></tr>
</table>

</div>
</div>
<a id="gab0289d6ded4986b5a9d7fa5482ec7c58" name="gab0289d6ded4986b5a9d7fa5482ec7c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0289d6ded4986b5a9d7fa5482ec7c58">&#9670;&#160;</a></span>nrf_qspi_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI events. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggab0289d6ded4986b5a9d7fa5482ec7c58ab76226b454ca766d24e2ef9eaccabf5f" name="ggab0289d6ded4986b5a9d7fa5482ec7c58ab76226b454ca766d24e2ef9eaccabf5f"></a>NRF_QSPI_EVENT_READY&#160;</td><td class="fielddoc"><p>QSPI peripheral is ready after it executes any task. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2195660aadd2cb2848efa1cbaa0acafe" name="ga2195660aadd2cb2848efa1cbaa0acafe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2195660aadd2cb2848efa1cbaa0acafe">&#9670;&#160;</a></span>nrf_qspi_frequency_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga2195660aadd2cb2848efa1cbaa0acafe">nrf_qspi_frequency_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI base clock frequency divider values. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea60a0141816635c64132196aea3ee5f00" name="gga2195660aadd2cb2848efa1cbaa0acafea60a0141816635c64132196aea3ee5f00"></a>NRF_QSPI_FREQ_DIV1&#160;</td><td class="fielddoc"><p>Divide by 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea0d8a12f7a0c01511eeb7779dccf489f7" name="gga2195660aadd2cb2848efa1cbaa0acafea0d8a12f7a0c01511eeb7779dccf489f7"></a>NRF_QSPI_FREQ_DIV2&#160;</td><td class="fielddoc"><p>Divide by 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafead55f349f24e885a6594077a6ac5eab49" name="gga2195660aadd2cb2848efa1cbaa0acafead55f349f24e885a6594077a6ac5eab49"></a>NRF_QSPI_FREQ_DIV3&#160;</td><td class="fielddoc"><p>Divide by 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea79ae913b6f0ddef45b550dc2cfbb7860" name="gga2195660aadd2cb2848efa1cbaa0acafea79ae913b6f0ddef45b550dc2cfbb7860"></a>NRF_QSPI_FREQ_DIV4&#160;</td><td class="fielddoc"><p>Divide by 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea5b503aa82c7782022892f545aa3a25ba" name="gga2195660aadd2cb2848efa1cbaa0acafea5b503aa82c7782022892f545aa3a25ba"></a>NRF_QSPI_FREQ_DIV5&#160;</td><td class="fielddoc"><p>Divide by 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea89db4bfabd270b247c87b7c7bf8eef34" name="gga2195660aadd2cb2848efa1cbaa0acafea89db4bfabd270b247c87b7c7bf8eef34"></a>NRF_QSPI_FREQ_DIV6&#160;</td><td class="fielddoc"><p>Divide by 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea9bcb262f905f30180e3ee095f0b66ce8" name="gga2195660aadd2cb2848efa1cbaa0acafea9bcb262f905f30180e3ee095f0b66ce8"></a>NRF_QSPI_FREQ_DIV7&#160;</td><td class="fielddoc"><p>Divide by 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea00afb89c1e704b63cbd8ce17f9d39414" name="gga2195660aadd2cb2848efa1cbaa0acafea00afb89c1e704b63cbd8ce17f9d39414"></a>NRF_QSPI_FREQ_DIV8&#160;</td><td class="fielddoc"><p>Divide by 8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafeaddf8690fb50832755fd6f5d1ad8287a3" name="gga2195660aadd2cb2848efa1cbaa0acafeaddf8690fb50832755fd6f5d1ad8287a3"></a>NRF_QSPI_FREQ_DIV9&#160;</td><td class="fielddoc"><p>Divide by 9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea1a430699f9fd14d0f158cac956b9df08" name="gga2195660aadd2cb2848efa1cbaa0acafea1a430699f9fd14d0f158cac956b9df08"></a>NRF_QSPI_FREQ_DIV10&#160;</td><td class="fielddoc"><p>Divide by 10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea7d048b2aaa0dab9a4d472d5a2ad3be65" name="gga2195660aadd2cb2848efa1cbaa0acafea7d048b2aaa0dab9a4d472d5a2ad3be65"></a>NRF_QSPI_FREQ_DIV11&#160;</td><td class="fielddoc"><p>Divide by 11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafead7ff003829d5b9e1de90268917bf3330" name="gga2195660aadd2cb2848efa1cbaa0acafead7ff003829d5b9e1de90268917bf3330"></a>NRF_QSPI_FREQ_DIV12&#160;</td><td class="fielddoc"><p>Divide by 12. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea41405363ce10e4e284ac03fc691655be" name="gga2195660aadd2cb2848efa1cbaa0acafea41405363ce10e4e284ac03fc691655be"></a>NRF_QSPI_FREQ_DIV13&#160;</td><td class="fielddoc"><p>Divide by 13. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea2bcc8cbec7d357f05162587e85462911" name="gga2195660aadd2cb2848efa1cbaa0acafea2bcc8cbec7d357f05162587e85462911"></a>NRF_QSPI_FREQ_DIV14&#160;</td><td class="fielddoc"><p>Divide by 14. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafea6ab6a13834687ac3326e74decdb50730" name="gga2195660aadd2cb2848efa1cbaa0acafea6ab6a13834687ac3326e74decdb50730"></a>NRF_QSPI_FREQ_DIV15&#160;</td><td class="fielddoc"><p>Divide by 15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2195660aadd2cb2848efa1cbaa0acafeaca2c21c800a9dbd55f810dd04b5574fa" name="gga2195660aadd2cb2848efa1cbaa0acafeaca2c21c800a9dbd55f810dd04b5574fa"></a>NRF_QSPI_FREQ_DIV16&#160;</td><td class="fielddoc"><p>Divide by 16. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1684994cd9ffaaf2ff5db0e71b65166e" name="ga1684994cd9ffaaf2ff5db0e71b65166e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1684994cd9ffaaf2ff5db0e71b65166e">&#9670;&#160;</a></span>nrf_qspi_int_mask_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">nrf_qspi_int_mask_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI interrupts. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1684994cd9ffaaf2ff5db0e71b65166ea66a224c1b3f4aba6bd9b170dcc1cab47" name="gga1684994cd9ffaaf2ff5db0e71b65166ea66a224c1b3f4aba6bd9b170dcc1cab47"></a>NRF_QSPI_INT_READY_MASK&#160;</td><td class="fielddoc"><p>Interrupt on READY event. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2d6cc751e309c837399d85a845ef38ab" name="ga2d6cc751e309c837399d85a845ef38ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6cc751e309c837399d85a845ef38ab">&#9670;&#160;</a></span>nrf_qspi_readoc_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga2d6cc751e309c837399d85a845ef38ab">nrf_qspi_readoc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface configuration for a read operation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2d6cc751e309c837399d85a845ef38abad5623b15f12bef8209a20f5cc6306db2" name="gga2d6cc751e309c837399d85a845ef38abad5623b15f12bef8209a20f5cc6306db2"></a>NRF_QSPI_READOC_FASTREAD&#160;</td><td class="fielddoc"><p>Single data line SPI. FAST_READ (opcode 0x0B). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d6cc751e309c837399d85a845ef38abaae12384580e64daadf753edd2f035e77" name="gga2d6cc751e309c837399d85a845ef38abaae12384580e64daadf753edd2f035e77"></a>NRF_QSPI_READOC_READ2O&#160;</td><td class="fielddoc"><p>Dual data line SPI. READ2O (opcode 0x3B). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d6cc751e309c837399d85a845ef38abadb16b155d18f73aa4526e506a8a98030" name="gga2d6cc751e309c837399d85a845ef38abadb16b155d18f73aa4526e506a8a98030"></a>NRF_QSPI_READOC_READ2IO&#160;</td><td class="fielddoc"><p>Dual data line SPI. READ2IO (opcode 0xBB). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d6cc751e309c837399d85a845ef38abab1c77b1a56bc5054815e6d95e23f43be" name="gga2d6cc751e309c837399d85a845ef38abab1c77b1a56bc5054815e6d95e23f43be"></a>NRF_QSPI_READOC_READ4O&#160;</td><td class="fielddoc"><p>Quad data line SPI. READ4O (opcode 0x6B). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2d6cc751e309c837399d85a845ef38aba231043e6d93ee80364a23173f7dfa709" name="gga2d6cc751e309c837399d85a845ef38aba231043e6d93ee80364a23173f7dfa709"></a>NRF_QSPI_READOC_READ4IO&#160;</td><td class="fielddoc"><p>Quad data line SPI. READ4IO (opcode 0xEB). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga464bd46344c43950af93b861c874b96c" name="ga464bd46344c43950af93b861c874b96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga464bd46344c43950af93b861c874b96c">&#9670;&#160;</a></span>nrf_qspi_spi_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga464bd46344c43950af93b861c874b96c">nrf_qspi_spi_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI SPI mode. Polarization and phase configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga464bd46344c43950af93b861c874b96cac6077c8ac72cb5944c9570c557f9477e" name="gga464bd46344c43950af93b861c874b96cac6077c8ac72cb5944c9570c557f9477e"></a>NRF_QSPI_MODE_0&#160;</td><td class="fielddoc"><p>Mode 0 (CPOL=0, CPHA=0). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga464bd46344c43950af93b861c874b96cae26476580c7f83ee08c1e4e833c0c933" name="gga464bd46344c43950af93b861c874b96cae26476580c7f83ee08c1e4e833c0c933"></a>NRF_QSPI_MODE_1&#160;</td><td class="fielddoc"><p>Mode 1 (CPOL=1, CPHA=1). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga100c85f9414b8353ce63b2449853aff0" name="ga100c85f9414b8353ce63b2449853aff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100c85f9414b8353ce63b2449853aff0">&#9670;&#160;</a></span>nrf_qspi_task_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI tasks. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga100c85f9414b8353ce63b2449853aff0a448b67068efa81145f3363ca76d140c1" name="gga100c85f9414b8353ce63b2449853aff0a448b67068efa81145f3363ca76d140c1"></a>NRF_QSPI_TASK_ACTIVATE&#160;</td><td class="fielddoc"><p>Activate the QSPI interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga100c85f9414b8353ce63b2449853aff0a7afebeac9a7887c1e48a3906a5d63946" name="gga100c85f9414b8353ce63b2449853aff0a7afebeac9a7887c1e48a3906a5d63946"></a>NRF_QSPI_TASK_READSTART&#160;</td><td class="fielddoc"><p>Start transfer from external flash memory to internal RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga100c85f9414b8353ce63b2449853aff0ae30409be73b2edc1ca4c5fa751d3135d" name="gga100c85f9414b8353ce63b2449853aff0ae30409be73b2edc1ca4c5fa751d3135d"></a>NRF_QSPI_TASK_WRITESTART&#160;</td><td class="fielddoc"><p>Start transfer from internal RAM to external flash memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga100c85f9414b8353ce63b2449853aff0a990ec1517c14ac6929b1b2f4deb4c536" name="gga100c85f9414b8353ce63b2449853aff0a990ec1517c14ac6929b1b2f4deb4c536"></a>NRF_QSPI_TASK_ERASESTART&#160;</td><td class="fielddoc"><p>Start external flash memory erase operation. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga100c85f9414b8353ce63b2449853aff0ab18b66e8a88d49c3d29c7619db460808" name="gga100c85f9414b8353ce63b2449853aff0ab18b66e8a88d49c3d29c7619db460808"></a>NRF_QSPI_TASK_DEACTIVATE&#160;</td><td class="fielddoc"><p>Deactivate the QSPI interface. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf5a6e1f18309cab07c2e0660a2ac2b14" name="gaf5a6e1f18309cab07c2e0660a2ac2b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5a6e1f18309cab07c2e0660a2ac2b14">&#9670;&#160;</a></span>nrf_qspi_writeoc_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__nrf__qspi__hal.html#gaf5a6e1f18309cab07c2e0660a2ac2b14">nrf_qspi_writeoc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interface configuration for a write operation. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf5a6e1f18309cab07c2e0660a2ac2b14affb8d8e409f6b52c74339d963ef4e232" name="ggaf5a6e1f18309cab07c2e0660a2ac2b14affb8d8e409f6b52c74339d963ef4e232"></a>NRF_QSPI_WRITEOC_PP&#160;</td><td class="fielddoc"><p>Single data line SPI. PP (opcode 0x02). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf5a6e1f18309cab07c2e0660a2ac2b14a6c5508e25b9e384d5ef2bd7772708e6b" name="ggaf5a6e1f18309cab07c2e0660a2ac2b14a6c5508e25b9e384d5ef2bd7772708e6b"></a>NRF_QSPI_WRITEOC_PP2O&#160;</td><td class="fielddoc"><p>Dual data line SPI. PP2O (opcode 0xA2). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf5a6e1f18309cab07c2e0660a2ac2b14a37f1725b3a4ea9ad7201842b6da5c876" name="ggaf5a6e1f18309cab07c2e0660a2ac2b14a37f1725b3a4ea9ad7201842b6da5c876"></a>NRF_QSPI_WRITEOC_PP4O&#160;</td><td class="fielddoc"><p>Quad data line SPI. PP4O (opcode 0x32). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf5a6e1f18309cab07c2e0660a2ac2b14a384340d29c90b9280a6e48b0e7f38d29" name="ggaf5a6e1f18309cab07c2e0660a2ac2b14a384340d29c90b9280a6e48b0e7f38d29"></a>NRF_QSPI_WRITEOC_PP4IO&#160;</td><td class="fielddoc"><p>Quad data line SPI. READ4O (opcode 0x38). </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga1e668d12e7bd464c2f493c08aa5141c8" name="ga1e668d12e7bd464c2f493c08aa5141c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e668d12e7bd464c2f493c08aa5141c8">&#9670;&#160;</a></span>nrf_qspi_addrconfig_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_addrconfig_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__addrconfig__conf__t.html">nrf_qspi_addrconfig_conf_t</a> const *&#160;</td>
          <td class="paramname"><em>p_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the QSPI ADDRCONF register. </p>
<p>This function must be executed before sending task NRF_QSPI_TASK_ACTIVATE. Data stored in the structure is sent during the start of the peripheral. Remember that the reset instruction can set addressing mode to default in the memory device. If memory reset is necessary before configuring the addressing mode, use custom instruction feature instead of this function. Case with reset: Enable the peripheral without setting ADDRCONF register, send reset instructions using a custom instruction feature (reset enable and then reset), set proper addressing mode using the custom instruction feature.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_config</td><td>Pointer to the addressing mode configuration structure. See <a class="el" href="structnrf__qspi__addrconfig__conf__t.html">nrf_qspi_addrconfig_conf_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga934b17a7ab98e1cd9d6a3a08fabb058b" name="ga934b17a7ab98e1cd9d6a3a08fabb058b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934b17a7ab98e1cd9d6a3a08fabb058b">&#9670;&#160;</a></span>nrf_qspi_busy_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_qspi_busy_check </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the peripheral is busy or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The QSPI is busy. </td></tr>
    <tr><td class="paramname">false</td><td>The QSPI is ready. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga592ca0370403b99862c5212d46b46ac5" name="ga592ca0370403b99862c5212d46b46ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592ca0370403b99862c5212d46b46ac5">&#9670;&#160;</a></span>nrf_qspi_cinstr_long_transfer_continue()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_cinstr_long_transfer_continue </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a>&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>finalize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for continuing a custom instruction long transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Length of the custom instruction data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">finalize</td><td>True if the custom instruction long transfer is to be finalized. False if the custom instruction long transfer is to be continued. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga83f0a976c5d1b7694186ac5e575bbb42" name="ga83f0a976c5d1b7694186ac5e575bbb42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f0a976c5d1b7694186ac5e575bbb42">&#9670;&#160;</a></span>nrf_qspi_cinstr_long_transfer_is_ongoing()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_qspi_cinstr_long_transfer_is_ongoing </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking whether a custom instruction long transfer is ongoing. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>Custom instruction long transfer is ongoing. </td></tr>
    <tr><td class="paramname">false</td><td>Custom instruction long transfer is not ongoing. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1e5568c28d5e92abedc4904f73ee639f" name="ga1e5568c28d5e92abedc4904f73ee639f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e5568c28d5e92abedc4904f73ee639f">&#9670;&#160;</a></span>nrf_qspi_cinstr_long_transfer_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_cinstr_long_transfer_start </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a> const *&#160;</td>
          <td class="paramname"><em>p_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for starting a custom instruction long transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_config</td><td>Pointer to the custom instruction configuration structure. See <a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1abc53437cf85194e4d239600e67321f" name="ga1abc53437cf85194e4d239600e67321f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1abc53437cf85194e4d239600e67321f">&#9670;&#160;</a></span>nrf_qspi_cinstr_transfer_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_cinstr_transfer_start </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a> const *&#160;</td>
          <td class="paramname"><em>p_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for sending custom instruction to external memory. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_config</td><td>Pointer to the custom instruction configuration structure. See <a class="el" href="structnrf__qspi__cinstr__conf__t.html">nrf_qspi_cinstr_conf_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18d2bf58bdaeb284fa0bcc5b84d397f8" name="ga18d2bf58bdaeb284fa0bcc5b84d397f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d2bf58bdaeb284fa0bcc5b84d397f8">&#9670;&#160;</a></span>nrf_qspi_cinstrdata_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_cinstrdata_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a>&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_rx_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting data from register after custom instruction transmission. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Length of the custom instruction data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_rx_data</td><td>Pointer to the reading buffer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa4f1a4c85c69335f8764693e4d7f9153" name="gaa4f1a4c85c69335f8764693e4d7f9153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4f1a4c85c69335f8764693e4d7f9153">&#9670;&#160;</a></span>nrf_qspi_cinstrdata_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_cinstrdata_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#ga290902bf6e6edc2202de3fc9a91fb180">nrf_qspi_cinstr_len_t</a>&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void const *&#160;</td>
          <td class="paramname"><em>p_tx_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting registers sending with custom instruction transmission. </p>
<p>This function can be ommited when using NRF_QSPI_CINSTR_LEN_1B as the length argument (sending only opcode without data).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Length of the custom instruction data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_tx_data</td><td>Pointer to the data to send with the custom instruction. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafe6d42e14135f4cd05271518ed657cbf" name="gafe6d42e14135f4cd05271518ed657cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe6d42e14135f4cd05271518ed657cbf">&#9670;&#160;</a></span>nrf_qspi_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling the QSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga432a8504c558244eb0ec0956a3122bd7" name="ga432a8504c558244eb0ec0956a3122bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga432a8504c558244eb0ec0956a3122bd7">&#9670;&#160;</a></span>nrf_qspi_dma_encryption_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_dma_encryption_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__encryption__t.html">nrf_qspi_encryption_t</a> const *&#160;</td>
          <td class="paramname"><em>p_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the EasyDMA encryption. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_cfg</td><td>Pointer to encryption configuration structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1d7b95b36402b460fe5abd4cbbc7fcd8" name="ga1d7b95b36402b460fe5abd4cbbc7fcd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d7b95b36402b460fe5abd4cbbc7fcd8">&#9670;&#160;</a></span>nrf_qspi_dma_encryption_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_dma_encryption_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling or disabling the EasyDMA encryption. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if EasyDMA encryption is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga75dd08e2bf9831f4cdb3ba130893ddce" name="ga75dd08e2bf9831f4cdb3ba130893ddce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75dd08e2bf9831f4cdb3ba130893ddce">&#9670;&#160;</a></span>nrf_qspi_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling the QSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3a25b106830dd855be39383e4a4b432c" name="ga3a25b106830dd855be39383e4a4b432c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a25b106830dd855be39383e4a4b432c">&#9670;&#160;</a></span>nrf_qspi_erase_len_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE <a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a> nrf_qspi_erase_len_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the currently configured erase length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Erase length. </dd></dl>

</div>
</div>
<a id="gaa9b1c1962520d1c974b3b070f13cfa7f" name="gaa9b1c1962520d1c974b3b070f13cfa7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9b1c1962520d1c974b3b070f13cfa7f">&#9670;&#160;</a></span>nrf_qspi_erase_ptr_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_erase_ptr_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the currently configured erase pointer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Erase pointer. </dd></dl>

</div>
</div>
<a id="gaa749f360b574b95bfd768cb7ec0a31f1" name="gaa749f360b574b95bfd768cb7ec0a31f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa749f360b574b95bfd768cb7ec0a31f1">&#9670;&#160;</a></span>nrf_qspi_erase_ptr_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_erase_ptr_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>erase_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#gabe68b50d3c5f07a5c946916eac125ebc">nrf_qspi_erase_len_t</a>&#160;</td>
          <td class="paramname"><em>len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting erase data into the peripheral register (without starting the process). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">erase_addr</td><td>Start address to erase. Address must have padding set to 4 bytes. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Size of erasing area. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54d6938d98fd603fbe469b38db492f82" name="ga54d6938d98fd603fbe469b38db492f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d6938d98fd603fbe469b38db492f82">&#9670;&#160;</a></span>nrf_qspi_event_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_event_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified QSPI event register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>The specified event.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified event register. </dd></dl>

</div>
</div>
<a id="ga7f664371cba4585d58b335a3ab96541b" name="ga7f664371cba4585d58b335a3ab96541b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f664371cba4585d58b335a3ab96541b">&#9670;&#160;</a></span>nrf_qspi_event_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE bool nrf_qspi_event_check </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for retrieving the state of the QSPI event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be checked.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>The event has been generated. </td></tr>
    <tr><td class="paramname">false</td><td>The event has not been generated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab39e7c9d995de1d53dd0148ff6ca841d" name="gab39e7c9d995de1d53dd0148ff6ca841d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab39e7c9d995de1d53dd0148ff6ca841d">&#9670;&#160;</a></span>nrf_qspi_event_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_event_clear </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#gab0289d6ded4986b5a9d7fa5482ec7c58">nrf_qspi_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for clearing the specified QSPI event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Event to be cleared. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaad58e5fdb18d725d057f71588907116d" name="gaad58e5fdb18d725d057f71588907116d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad58e5fdb18d725d057f71588907116d">&#9670;&#160;</a></span>nrf_qspi_ifconfig0_raw_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_ifconfig0_raw_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the explicit value of the QSPI IFCONFIG0 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Value of IFCONFIG0 register. </dd></dl>

</div>
</div>
<a id="gaa98f3b0e3bf7f355cdab8ba419143c2a" name="gaa98f3b0e3bf7f355cdab8ba419143c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa98f3b0e3bf7f355cdab8ba419143c2a">&#9670;&#160;</a></span>nrf_qspi_ifconfig0_raw_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_ifconfig0_raw_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regval</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the explicit value of the QSPI IFCONFIG0 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">regval</td><td>Register value to be set. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga39717ad48125b6506d5b8e4614604e61" name="ga39717ad48125b6506d5b8e4614604e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39717ad48125b6506d5b8e4614604e61">&#9670;&#160;</a></span>nrf_qspi_ifconfig0_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_ifconfig0_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__prot__conf__t.html">nrf_qspi_prot_conf_t</a> const *&#160;</td>
          <td class="paramname"><em>p_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the QSPI IFCONFIG0 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_config</td><td>Pointer to the QSPI protocol interface configuration structure. See <a class="el" href="structnrf__qspi__prot__conf__t.html">nrf_qspi_prot_conf_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacf2cfc3ebd7d3d25f75ced22867d8072" name="gacf2cfc3ebd7d3d25f75ced22867d8072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf2cfc3ebd7d3d25f75ced22867d8072">&#9670;&#160;</a></span>nrf_qspi_ifconfig1_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_ifconfig1_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__phy__conf__t.html">nrf_qspi_phy_conf_t</a> const *&#160;</td>
          <td class="paramname"><em>p_config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the QSPI IFCONFIG1 register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_config</td><td>Pointer to the QSPI physical interface configuration structure. See <a class="el" href="structnrf__qspi__phy__conf__t.html">nrf_qspi_phy_conf_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf8ab06442e0afdbaeda89996f69d1236" name="gaf8ab06442e0afdbaeda89996f69d1236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8ab06442e0afdbaeda89996f69d1236">&#9670;&#160;</a></span>nrf_qspi_iftiming_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_iftiming_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>rxdelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the timing related to sampling of the input serial data. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rxdelay</td><td>Number of 64 MHz cycles (15.625 ns) delay from the the rising edge of the clock until the input serial data is sampled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2d9df0df73bf5d3c4b8c9418901fbde5" name="ga2d9df0df73bf5d3c4b8c9418901fbde5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9df0df73bf5d3c4b8c9418901fbde5">&#9670;&#160;</a></span>nrf_qspi_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_int_disable </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for disabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be disabled. Use <a class="el" href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">nrf_qspi_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf426ec3d5708fadbdb4ea1ddd79c3994" name="gaf426ec3d5708fadbdb4ea1ddd79c3994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf426ec3d5708fadbdb4ea1ddd79c3994">&#9670;&#160;</a></span>nrf_qspi_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_int_enable </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be enabled. Use <a class="el" href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">nrf_qspi_int_mask_t</a> values for bit masking. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga249e408c95898cbb944102aea82c79b1" name="ga249e408c95898cbb944102aea82c79b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249e408c95898cbb944102aea82c79b1">&#9670;&#160;</a></span>nrf_qspi_int_enable_check()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_int_enable_check </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for checking if the specified interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Mask of interrupts to be checked. Use <a class="el" href="group__nrf__qspi__hal.html#ga1684994cd9ffaaf2ff5db0e71b65166e">nrf_qspi_int_mask_t</a> values for bit masking.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask of enabled interrupts. </dd></dl>

</div>
</div>
<a id="gaf84db82e3c59b7ae77328f6dcd426942" name="gaf84db82e3c59b7ae77328f6dcd426942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf84db82e3c59b7ae77328f6dcd426942">&#9670;&#160;</a></span>nrf_qspi_pins_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_pins_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a> *&#160;</td>
          <td class="paramname"><em>p_pins</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the currently configured QSPI pins. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">p_pins</td><td>Pointer to the pins configuration structure to be filled with QSPI pins. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae3d08224467245db637f575a7798c8fd" name="gae3d08224467245db637f575a7798c8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d08224467245db637f575a7798c8fd">&#9670;&#160;</a></span>nrf_qspi_pins_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_pins_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a> const *&#160;</td>
          <td class="paramname"><em>p_pins</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring QSPI pins. </p>
<p>If a given signal is not needed, pass the <a class="el" href="group__nrf__qspi__hal.html#gac7e35ddaf91c5138b626d9a07871a0ce">NRF_QSPI_PIN_NOT_CONNECTED</a> value instead of its pin number.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_pins</td><td>Pointer to the pins configuration structure. See <a class="el" href="structnrf__qspi__pins__t.html">nrf_qspi_pins_t</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga08f5dabe6572fa84344f7ba00cdd3353" name="ga08f5dabe6572fa84344f7ba00cdd3353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f5dabe6572fa84344f7ba00cdd3353">&#9670;&#160;</a></span>nrf_qspi_read_buffer_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_read_buffer_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>src_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting read data into the peripheral register (without starting the process). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">p_buffer</td><td>Pointer to the reading buffer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Length of the read data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src_addr</td><td>Address in memory to read from. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9672989a6a2d4f1cb1b9bb1b315bf0e3" name="ga9672989a6a2d4f1cb1b9bb1b315bf0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9672989a6a2d4f1cb1b9bb1b315bf0e3">&#9670;&#160;</a></span>nrf_qspi_sreg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint8_t nrf_qspi_sreg_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the device status register stored in the peripheral status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Device status register (lower byte). </dd></dl>

</div>
</div>
<a id="ga4ae65a740c1c17508fb72cbe54bc0bf8" name="ga4ae65a740c1c17508fb72cbe54bc0bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ae65a740c1c17508fb72cbe54bc0bf8">&#9670;&#160;</a></span>nrf_qspi_status_reg_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_status_reg_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the peripheral status register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Peripheral status register. </dd></dl>

</div>
</div>
<a id="ga7b21880236e8a5a60d0a379f485290dc" name="ga7b21880236e8a5a60d0a379f485290dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b21880236e8a5a60d0a379f485290dc">&#9670;&#160;</a></span>nrf_qspi_task_address_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE uint32_t nrf_qspi_task_address_get </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type const *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for getting the address of the specified QSPI task register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>QSPI task.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the specified task register. </dd></dl>

</div>
</div>
<a id="gaf47bc34ddf2bf33d21529684b0494433" name="gaf47bc34ddf2bf33d21529684b0494433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf47bc34ddf2bf33d21529684b0494433">&#9670;&#160;</a></span>nrf_qspi_task_trigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_task_trigger </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__nrf__qspi__hal.html#ga100c85f9414b8353ce63b2449853aff0">nrf_qspi_task_t</a>&#160;</td>
          <td class="paramname"><em>task</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for activating the specified QSPI task. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">task</td><td>Task to be activated. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0ef34305d49c451fa8a12d21a6c0adc3" name="ga0ef34305d49c451fa8a12d21a6c0adc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ef34305d49c451fa8a12d21a6c0adc3">&#9670;&#160;</a></span>nrf_qspi_write_buffer_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_write_buffer_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void const *&#160;</td>
          <td class="paramname"><em>p_buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>length</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dest_addr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting write data into the peripheral register (without starting the process). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_buffer</td><td>Pointer to the writing buffer. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>Lenght of the writing data. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dest_addr</td><td>Address in memory to write to. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga64b7138fa30f03935b1824138405c4cc" name="ga64b7138fa30f03935b1824138405c4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64b7138fa30f03935b1824138405c4cc">&#9670;&#160;</a></span>nrf_qspi_xip_encryption_configure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_xip_encryption_configure </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structnrf__qspi__encryption__t.html">nrf_qspi_encryption_t</a> const *&#160;</td>
          <td class="paramname"><em>p_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for configuring the XIP encryption. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_cfg</td><td>Pointer to encryption configuration structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadde1e48d01f1c2c908c8dd0d68674ef5" name="gadde1e48d01f1c2c908c8dd0d68674ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde1e48d01f1c2c908c8dd0d68674ef5">&#9670;&#160;</a></span>nrf_qspi_xip_encryption_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_xip_encryption_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling or disabling the XIP encryption. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if XIP encryption is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0e304ef55925297fc4fb0644524653ca" name="ga0e304ef55925297fc4fb0644524653ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e304ef55925297fc4fb0644524653ca">&#9670;&#160;</a></span>nrf_qspi_xip_offset_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_xip_offset_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>xip_offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for setting the QSPI XIPOFFSET register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xip_offset</td><td>Address offset in the external memory for Execute in Place operation. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaabf69606afa7753c03ca5555abbe1741" name="gaabf69606afa7753c03ca5555abbe1741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabf69606afa7753c03ca5555abbe1741">&#9670;&#160;</a></span>nrf_qspi_xip_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">NRF_STATIC_INLINE void nrf_qspi_xip_set </td>
          <td>(</td>
          <td class="paramtype">NRF_QSPI_Type *&#160;</td>
          <td class="paramname"><em>p_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Function for enabling or disabling Execute in Place (XIP) operation. </p>
<dl class="section note"><dt>Note</dt><dd>XIP can be enabled after reset. See Product Specification.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_reg</td><td>Pointer to the structure of registers of the peripheral. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">enable</td><td>True if XIP is to be enabled, false otherwise. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="topicfooter">
<a href="https://github.com/NordicSemiconductor/nrfx/issues" target="_blank">nrfx feedback</a> | <a href="https://devzone.nordicsemi.com/" target="_blank">Nordic DevZone</a> | <a href="http://response.nordicsemi.com/subscribe-to-our-newsletters" target="_blank">Subscribe</a> | Updated <span id="date"/>
<script>
var date = new Date("Fri May 10 2024" + " UTC");
document.getElementById("date").innerHTML = date.toJSON().slice(0, 10);
</script>
</div>
</body>
</html>
