Reading pref.tcl

# 2024.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 15:11:14 on Oct 28,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading work.mem(rtl)#1
# Loading work.ctrl_logic(mixed)#1
# Loading work.alu_control(mixed)#1
# Loading work.fetchlogic(mixed)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1d(dataflow)#1
# Loading work.rippleadder_n(structural)#1
# Loading work.fulladder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.pc(rtl)#1
# Loading work.mux2t1_n(structural)#2
# Loading work.registerfile(structural)#1
# Loading work.decoder5t32(dataflow)#1
# Loading work.nregister(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.signzeroext(dataflow)#1
# Loading work.alu(structural)#1
# Loading work.andgn(structural)#1
# Loading work.nadd_sub(structural)#1
# Loading work.onescomp(structural)#1
# Loading work.invg(dataflow)#1
# Loading work.zerodetect(dataflow)#1
# Loading work.orgn(structural)#1
# Loading work.xorgn(structural)#1
# Loading work.barrelshifter(mixed)#1
# Loading work.slt(dataflow)#1
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/REGFILE/RTMUX
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/REGFILE/RSMUX
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Note: Data structure takes 57146648 bytes of memory
#          Process time 0.99 seconds
#          stop
#    Time: 42340 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/internal/testpy/tb.vhd line 150
# Stopped at /home/eliv/cpre381/proj1/MIPS-Processor-CprE-381/Project 1/internal/testpy/tb.vhd line 150
# End time: 15:11:15 on Oct 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
