Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Wed Dec 20 16:44:41 2017
| Host         : DESKTOP-CDNGG3S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             252 |          136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           16 |
| Yes          | No                    | No                     |             176 |           73 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+---------------------------------+------------------+----------------+
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][5]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][0]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][1]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][2]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][3]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][4]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][6]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/rx/div/frame_reg[8][7]            |                                 |                1 |              1 |
|  serial_clk_BUFG | serial/tx/div/uart_txd_reg               |                                 |                1 |              1 |
| ~clk_IBUF_BUFG   | clock/run                                |                                 |                1 |              4 |
|  serial_clk_BUFG | pc/wptr_reg[7]_2[0]                      |                                 |                2 |              8 |
|  serial_clk_BUFG | serial/rx/div/E[0]                       | serial/rx/arrival0              |                2 |              8 |
|  serial_clk_BUFG | serial/rx/div/debug_reg[0][0]            | serial/rx/arrival9_out          |                3 |              8 |
|  serial_clk_BUFG | serial/rx/E[0]                           |                                 |                3 |              8 |
|  serial_clk_BUFG | serial/tx/div/E[0]                       | serial/tx/div/SR[0]             |                2 |              8 |
| ~clk_IBUF_BUFG   | clock/sel                                |                                 |                2 |              9 |
|  serial_clk_BUFG | serial/tx/frame[9]_i_1_n_0               |                                 |                3 |             10 |
|  serial_clk_BUFG | serial/tx/E[0]                           |                                 |                6 |             16 |
|  serial_clk_BUFG | pc/rptr0                                 |                                 |                6 |             16 |
|  serial_clk_BUFG |                                          | serial/rx/div/clear             |                8 |             30 |
|  serial_clk_BUFG |                                          | serial/tx/div/cnt[2]_i_1__0_n_0 |                8 |             30 |
|  clk_IBUF_BUFG   |                                          |                                 |                8 |             32 |
|  serial_clk_BUFG | serial/rx/div/debug_reg[0][0]            |                                 |               10 |             32 |
|  serial_clk_BUFG | pc/E[0]                                  |                                 |               31 |             64 |
|  serial_clk_BUFG | pc/LO0_52                                |                                 |               12 |             96 |
|  serial_clk_BUFG | pc/LO0_62                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_63                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_64                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_66                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_34                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_68                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_69                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_70                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_71                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_72                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_73                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_74                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_75                                |                                 |               32 |            128 |
|  serial_clk_BUFG | mainmemory/mem_reg_1152_1279_0_0_i_1_n_0 |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_32                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_35                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_36                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_37                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_38                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_39                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_40                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_41                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_42                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_43                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_67                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_44                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_45                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_46                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_47                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_48                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_49                                |                                 |               32 |            128 |
|  serial_clk_BUFG | pc/LO0_61                                |                                 |               32 |            128 |
|  serial_clk_BUFG |                                          |                                 |              128 |            220 |
+------------------+------------------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 4      |                     1 |
| 8      |                     5 |
| 9      |                     1 |
| 10     |                     1 |
| 16+    |                    41 |
+--------+-----------------------+


