
balance_vehicle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a10  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08008b20  08008b20  00009b20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f68  08008f68  0000a1f8  2**0
                  CONTENTS
  4 .ARM          00000008  08008f68  08008f68  00009f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f70  08008f70  0000a1f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f70  08008f70  00009f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f74  08008f74  00009f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  08008f78  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200001f8  08009170  0000a1f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  08009170  0000a540  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f386  00000000  00000000  0000a221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d00  00000000  00000000  000195a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f68  00000000  00000000  0001c2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000be5  00000000  00000000  0001d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b9c1  00000000  00000000  0001ddf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e0c  00000000  00000000  000397b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093128  00000000  00000000  0004c5c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df6ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050e8  00000000  00000000  000df730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000e4818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008b08 	.word	0x08008b08

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	08008b08 	.word	0x08008b08

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <HAL_TIM_PeriodElapsedCallback>:
int encoder_left, encoder_right;
float acceleration_Z;
float motor_left, motor_right;
float balance_Kp = 20, balance_Kd = 1.35, velocity_Kp = 10, velocity_Ki = 0.8, turn_Kp = 42, turn_Kd = 0.6;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800111c:	b590      	push	{r4, r7, lr}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
    int balance_PWM, Velocity_PWM, turn_PWM;
    if (htim == &htim2) {
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	4a3d      	ldr	r2, [pc, #244]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d173      	bne.n	8001214 <HAL_TIM_PeriodElapsedCallback+0xf8>
        get_angle();
 800112c:	f000 f888 	bl	8001240 <get_angle>
        get_encoder(&encoder_left, &encoder_right);
 8001130:	493b      	ldr	r1, [pc, #236]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001132:	483c      	ldr	r0, [pc, #240]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001134:	f000 fa0a 	bl	800154c <get_encoder>
        encoder_left = -encoder_left;
 8001138:	4b3a      	ldr	r3, [pc, #232]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x108>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	425b      	negs	r3, r3
 800113e:	4a39      	ldr	r2, [pc, #228]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001140:	6013      	str	r3, [r2, #0]
        encoder_right = -encoder_right;
 8001142:	4b37      	ldr	r3, [pc, #220]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	425b      	negs	r3, r3
 8001148:	4a35      	ldr	r2, [pc, #212]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x104>)
 800114a:	6013      	str	r3, [r2, #0]
        balance_PWM = balance(angle_balance, gyro_balance);
 800114c:	4b36      	ldr	r3, [pc, #216]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a36      	ldr	r2, [pc, #216]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001152:	6812      	ldr	r2, [r2, #0]
 8001154:	4611      	mov	r1, r2
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fa96 	bl	8001688 <balance>
 800115c:	6178      	str	r0, [r7, #20]
        Velocity_PWM = velocity(encoder_left, encoder_right);
 800115e:	4b31      	ldr	r3, [pc, #196]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a2f      	ldr	r2, [pc, #188]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001164:	6812      	ldr	r2, [r2, #0]
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f000 facd 	bl	8001708 <velocity>
 800116e:	6138      	str	r0, [r7, #16]
        turn_PWM = turn(gyro_turn);
 8001170:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4618      	mov	r0, r3
 8001176:	f000 fb6f 	bl	8001858 <turn>
 800117a:	60f8      	str	r0, [r7, #12]
        motor_left = balance_PWM + Velocity_PWM + turn_PWM;
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	441a      	add	r2, r3
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	4413      	add	r3, r2
 8001186:	4618      	mov	r0, r3
 8001188:	f7ff fd88 	bl	8000c9c <__aeabi_i2f>
 800118c:	4603      	mov	r3, r0
 800118e:	4a29      	ldr	r2, [pc, #164]	@ (8001234 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001190:	6013      	str	r3, [r2, #0]
        motor_right = balance_PWM + Velocity_PWM - turn_PWM;
 8001192:	697a      	ldr	r2, [r7, #20]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	441a      	add	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff fd7d 	bl	8000c9c <__aeabi_i2f>
 80011a2:	4603      	mov	r3, r0
 80011a4:	4a24      	ldr	r2, [pc, #144]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80011a6:	6013      	str	r3, [r2, #0]
        motor_left = PWM_limit(motor_left, 6900, -6900);
 80011a8:	4b22      	ldr	r3, [pc, #136]	@ (8001234 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff8f 	bl	80010d0 <__aeabi_f2iz>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a21      	ldr	r2, [pc, #132]	@ (800123c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80011b6:	f641 21f4 	movw	r1, #6900	@ 0x1af4
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fa49 	bl	8001652 <PWM_limit>
 80011c0:	4603      	mov	r3, r0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff fd6a 	bl	8000c9c <__aeabi_i2f>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001234 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80011cc:	6013      	str	r3, [r2, #0]
        motor_right = PWM_limit(motor_right, 6900, -6900);
 80011ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff ff7c 	bl	80010d0 <__aeabi_f2iz>
 80011d8:	4603      	mov	r3, r0
 80011da:	4a18      	ldr	r2, [pc, #96]	@ (800123c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80011dc:	f641 21f4 	movw	r1, #6900	@ 0x1af4
 80011e0:	4618      	mov	r0, r3
 80011e2:	f000 fa36 	bl	8001652 <PWM_limit>
 80011e6:	4603      	mov	r3, r0
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fd57 	bl	8000c9c <__aeabi_i2f>
 80011ee:	4603      	mov	r3, r0
 80011f0:	4a11      	ldr	r2, [pc, #68]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 80011f2:	6013      	str	r3, [r2, #0]
        set_PWM(motor_left, motor_right);
 80011f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001234 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff69 	bl	80010d0 <__aeabi_f2iz>
 80011fe:	4604      	mov	r4, r0
 8001200:	4b0d      	ldr	r3, [pc, #52]	@ (8001238 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ff63 	bl	80010d0 <__aeabi_f2iz>
 800120a:	4603      	mov	r3, r0
 800120c:	4619      	mov	r1, r3
 800120e:	4620      	mov	r0, r4
 8001210:	f000 f9bc 	bl	800158c <set_PWM>
        // printf("pitch, roll: %f, %f\n", pitch, roll);
        // printf("Encoder Left, Right: %d, %d\n", encoder_left, encoder_right);
        // set_PWM(4000, 4000);

    }
}
 8001214:	bf00      	nop
 8001216:	371c      	adds	r7, #28
 8001218:	46bd      	mov	sp, r7
 800121a:	bd90      	pop	{r4, r7, pc}
 800121c:	200002a8 	.word	0x200002a8
 8001220:	20000230 	.word	0x20000230
 8001224:	2000022c 	.word	0x2000022c
 8001228:	20000218 	.word	0x20000218
 800122c:	20000214 	.word	0x20000214
 8001230:	2000021c 	.word	0x2000021c
 8001234:	20000238 	.word	0x20000238
 8001238:	2000023c 	.word	0x2000023c
 800123c:	ffffe50c 	.word	0xffffe50c

08001240 <get_angle>:

void get_angle()
{
 8001240:	b590      	push	{r4, r7, lr}
 8001242:	b08d      	sub	sp, #52	@ 0x34
 8001244:	af00      	add	r7, sp, #0
    float gyro_x, gyro_y, accel_x, accel_y, accel_z;
    float Accel_Y, Accel_Z, Accel_X, Accel_Angle_x, Accel_Angle_y, Gyro_X, Gyro_Z, Gyro_Y;
    Gyro_X = (I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_XOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_XOUT_L);  
 8001246:	2143      	movs	r1, #67	@ 0x43
 8001248:	20d0      	movs	r0, #208	@ 0xd0
 800124a:	f000 fda1 	bl	8001d90 <I2C_ReadOneByte>
 800124e:	4603      	mov	r3, r0
 8001250:	021c      	lsls	r4, r3, #8
 8001252:	2144      	movs	r1, #68	@ 0x44
 8001254:	20d0      	movs	r0, #208	@ 0xd0
 8001256:	f000 fd9b 	bl	8001d90 <I2C_ReadOneByte>
 800125a:	4603      	mov	r3, r0
 800125c:	4423      	add	r3, r4
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fd1c 	bl	8000c9c <__aeabi_i2f>
 8001264:	4603      	mov	r3, r0
 8001266:	623b      	str	r3, [r7, #32]
    Gyro_Y = (I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_YOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_YOUT_L);  
 8001268:	2145      	movs	r1, #69	@ 0x45
 800126a:	20d0      	movs	r0, #208	@ 0xd0
 800126c:	f000 fd90 	bl	8001d90 <I2C_ReadOneByte>
 8001270:	4603      	mov	r3, r0
 8001272:	021c      	lsls	r4, r3, #8
 8001274:	2146      	movs	r1, #70	@ 0x46
 8001276:	20d0      	movs	r0, #208	@ 0xd0
 8001278:	f000 fd8a 	bl	8001d90 <I2C_ReadOneByte>
 800127c:	4603      	mov	r3, r0
 800127e:	4423      	add	r3, r4
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff fd0b 	bl	8000c9c <__aeabi_i2f>
 8001286:	4603      	mov	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
    Gyro_Z = (I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_ZOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_GYRO_ZOUT_L);  
 800128a:	2147      	movs	r1, #71	@ 0x47
 800128c:	20d0      	movs	r0, #208	@ 0xd0
 800128e:	f000 fd7f 	bl	8001d90 <I2C_ReadOneByte>
 8001292:	4603      	mov	r3, r0
 8001294:	021c      	lsls	r4, r3, #8
 8001296:	2148      	movs	r1, #72	@ 0x48
 8001298:	20d0      	movs	r0, #208	@ 0xd0
 800129a:	f000 fd79 	bl	8001d90 <I2C_ReadOneByte>
 800129e:	4603      	mov	r3, r0
 80012a0:	4423      	add	r3, r4
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fcfa 	bl	8000c9c <__aeabi_i2f>
 80012a8:	4603      	mov	r3, r0
 80012aa:	61fb      	str	r3, [r7, #28]
    Accel_X = (I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_XOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_XOUT_L);
 80012ac:	213b      	movs	r1, #59	@ 0x3b
 80012ae:	20d0      	movs	r0, #208	@ 0xd0
 80012b0:	f000 fd6e 	bl	8001d90 <I2C_ReadOneByte>
 80012b4:	4603      	mov	r3, r0
 80012b6:	021c      	lsls	r4, r3, #8
 80012b8:	213c      	movs	r1, #60	@ 0x3c
 80012ba:	20d0      	movs	r0, #208	@ 0xd0
 80012bc:	f000 fd68 	bl	8001d90 <I2C_ReadOneByte>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4423      	add	r3, r4
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fce9 	bl	8000c9c <__aeabi_i2f>
 80012ca:	4603      	mov	r3, r0
 80012cc:	627b      	str	r3, [r7, #36]	@ 0x24
    Accel_Y = (I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_YOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_YOUT_L);
 80012ce:	213d      	movs	r1, #61	@ 0x3d
 80012d0:	20d0      	movs	r0, #208	@ 0xd0
 80012d2:	f000 fd5d 	bl	8001d90 <I2C_ReadOneByte>
 80012d6:	4603      	mov	r3, r0
 80012d8:	021c      	lsls	r4, r3, #8
 80012da:	213e      	movs	r1, #62	@ 0x3e
 80012dc:	20d0      	movs	r0, #208	@ 0xd0
 80012de:	f000 fd57 	bl	8001d90 <I2C_ReadOneByte>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4423      	add	r3, r4
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fcd8 	bl	8000c9c <__aeabi_i2f>
 80012ec:	4603      	mov	r3, r0
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Accel_Z = (I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_ZOUT_H) << 8) + I2C_ReadOneByte(devAddr, MPU6050_RA_ACCEL_ZOUT_L);
 80012f0:	213f      	movs	r1, #63	@ 0x3f
 80012f2:	20d0      	movs	r0, #208	@ 0xd0
 80012f4:	f000 fd4c 	bl	8001d90 <I2C_ReadOneByte>
 80012f8:	4603      	mov	r3, r0
 80012fa:	021c      	lsls	r4, r3, #8
 80012fc:	2140      	movs	r1, #64	@ 0x40
 80012fe:	20d0      	movs	r0, #208	@ 0xd0
 8001300:	f000 fd46 	bl	8001d90 <I2C_ReadOneByte>
 8001304:	4603      	mov	r3, r0
 8001306:	4423      	add	r3, r4
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fcc7 	bl	8000c9c <__aeabi_i2f>
 800130e:	4603      	mov	r3, r0
 8001310:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (Gyro_X > 32768)
 8001312:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001316:	6a38      	ldr	r0, [r7, #32]
 8001318:	f7ff fed0 	bl	80010bc <__aeabi_fcmpgt>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d006      	beq.n	8001330 <get_angle+0xf0>
        Gyro_X -= 65536;
 8001322:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8001326:	6a38      	ldr	r0, [r7, #32]
 8001328:	f7ff fc02 	bl	8000b30 <__aeabi_fsub>
 800132c:	4603      	mov	r3, r0
 800132e:	623b      	str	r3, [r7, #32]
    if (Gyro_Y > 32768)
 8001330:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001334:	69b8      	ldr	r0, [r7, #24]
 8001336:	f7ff fec1 	bl	80010bc <__aeabi_fcmpgt>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d006      	beq.n	800134e <get_angle+0x10e>
        Gyro_Y -= 65536;
 8001340:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8001344:	69b8      	ldr	r0, [r7, #24]
 8001346:	f7ff fbf3 	bl	8000b30 <__aeabi_fsub>
 800134a:	4603      	mov	r3, r0
 800134c:	61bb      	str	r3, [r7, #24]
    if (Gyro_Z > 32768)
 800134e:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001352:	69f8      	ldr	r0, [r7, #28]
 8001354:	f7ff feb2 	bl	80010bc <__aeabi_fcmpgt>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d006      	beq.n	800136c <get_angle+0x12c>
        Gyro_Z -= 65536;
 800135e:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8001362:	69f8      	ldr	r0, [r7, #28]
 8001364:	f7ff fbe4 	bl	8000b30 <__aeabi_fsub>
 8001368:	4603      	mov	r3, r0
 800136a:	61fb      	str	r3, [r7, #28]
    if (Accel_X > 32768)
 800136c:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001370:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001372:	f7ff fea3 	bl	80010bc <__aeabi_fcmpgt>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d006      	beq.n	800138a <get_angle+0x14a>
        Accel_X -= 65536;
 800137c:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 8001380:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001382:	f7ff fbd5 	bl	8000b30 <__aeabi_fsub>
 8001386:	4603      	mov	r3, r0
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
    if (Accel_Y > 32768)
 800138a:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 800138e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001390:	f7ff fe94 	bl	80010bc <__aeabi_fcmpgt>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d006      	beq.n	80013a8 <get_angle+0x168>
        Accel_Y -= 65536;
 800139a:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 800139e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013a0:	f7ff fbc6 	bl	8000b30 <__aeabi_fsub>
 80013a4:	4603      	mov	r3, r0
 80013a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (Accel_Z > 32768)
 80013a8:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80013ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80013ae:	f7ff fe85 	bl	80010bc <__aeabi_fcmpgt>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d006      	beq.n	80013c6 <get_angle+0x186>
        Accel_Z -= 65536;
 80013b8:	f04f 418f 	mov.w	r1, #1199570944	@ 0x47800000
 80013bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80013be:	f7ff fbb7 	bl	8000b30 <__aeabi_fsub>
 80013c2:	4603      	mov	r3, r0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    gyro_balance = -Gyro_X;
 80013c6:	6a3b      	ldr	r3, [r7, #32]
 80013c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80013cc:	4a58      	ldr	r2, [pc, #352]	@ (8001530 <get_angle+0x2f0>)
 80013ce:	6013      	str	r3, [r2, #0]
    accel_x = Accel_X / 1671.84;
 80013d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013d2:	f7ff f829 	bl	8000428 <__aeabi_f2d>
 80013d6:	a350      	add	r3, pc, #320	@ (adr r3, 8001518 <get_angle+0x2d8>)
 80013d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013dc:	f7ff f9a6 	bl	800072c <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	4610      	mov	r0, r2
 80013e6:	4619      	mov	r1, r3
 80013e8:	f7ff fb4e 	bl	8000a88 <__aeabi_d2f>
 80013ec:	4603      	mov	r3, r0
 80013ee:	617b      	str	r3, [r7, #20]
    accel_y = Accel_Y / 1671.84;
 80013f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80013f2:	f7ff f819 	bl	8000428 <__aeabi_f2d>
 80013f6:	a348      	add	r3, pc, #288	@ (adr r3, 8001518 <get_angle+0x2d8>)
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f996 	bl	800072c <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	4610      	mov	r0, r2
 8001406:	4619      	mov	r1, r3
 8001408:	f7ff fb3e 	bl	8000a88 <__aeabi_d2f>
 800140c:	4603      	mov	r3, r0
 800140e:	613b      	str	r3, [r7, #16]
    accel_z = Accel_Z / 1671.84;
 8001410:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001412:	f7ff f809 	bl	8000428 <__aeabi_f2d>
 8001416:	a340      	add	r3, pc, #256	@ (adr r3, 8001518 <get_angle+0x2d8>)
 8001418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141c:	f7ff f986 	bl	800072c <__aeabi_ddiv>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	4610      	mov	r0, r2
 8001426:	4619      	mov	r1, r3
 8001428:	f7ff fb2e 	bl	8000a88 <__aeabi_d2f>
 800142c:	4603      	mov	r3, r0
 800142e:	60fb      	str	r3, [r7, #12]
    gyro_x = Gyro_X / 939.8;
 8001430:	6a38      	ldr	r0, [r7, #32]
 8001432:	f7fe fff9 	bl	8000428 <__aeabi_f2d>
 8001436:	a33a      	add	r3, pc, #232	@ (adr r3, 8001520 <get_angle+0x2e0>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	f7ff f976 	bl	800072c <__aeabi_ddiv>
 8001440:	4602      	mov	r2, r0
 8001442:	460b      	mov	r3, r1
 8001444:	4610      	mov	r0, r2
 8001446:	4619      	mov	r1, r3
 8001448:	f7ff fb1e 	bl	8000a88 <__aeabi_d2f>
 800144c:	4603      	mov	r3, r0
 800144e:	60bb      	str	r3, [r7, #8]
    gyro_y = Gyro_Y / 939.8;
 8001450:	69b8      	ldr	r0, [r7, #24]
 8001452:	f7fe ffe9 	bl	8000428 <__aeabi_f2d>
 8001456:	a332      	add	r3, pc, #200	@ (adr r3, 8001520 <get_angle+0x2e0>)
 8001458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145c:	f7ff f966 	bl	800072c <__aeabi_ddiv>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f7ff fb0e 	bl	8000a88 <__aeabi_d2f>
 800146c:	4603      	mov	r3, r0
 800146e:	607b      	str	r3, [r7, #4]
    pitch = KF_X(accel_y, accel_z, -gyro_x) / PI * 180;
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8001476:	461a      	mov	r2, r3
 8001478:	68f9      	ldr	r1, [r7, #12]
 800147a:	6938      	ldr	r0, [r7, #16]
 800147c:	f004 f94c 	bl	8005718 <KF_X>
 8001480:	4603      	mov	r3, r0
 8001482:	4618      	mov	r0, r3
 8001484:	f7fe ffd0 	bl	8000428 <__aeabi_f2d>
 8001488:	a327      	add	r3, pc, #156	@ (adr r3, 8001528 <get_angle+0x2e8>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7ff f94d 	bl	800072c <__aeabi_ddiv>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	4b25      	ldr	r3, [pc, #148]	@ (8001534 <get_angle+0x2f4>)
 80014a0:	f7ff f81a 	bl	80004d8 <__aeabi_dmul>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff faec 	bl	8000a88 <__aeabi_d2f>
 80014b0:	4603      	mov	r3, r0
 80014b2:	4a21      	ldr	r2, [pc, #132]	@ (8001538 <get_angle+0x2f8>)
 80014b4:	6013      	str	r3, [r2, #0]
    roll = KF_X(accel_x, accel_z, gyro_y) / PI * 180;
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68f9      	ldr	r1, [r7, #12]
 80014ba:	6978      	ldr	r0, [r7, #20]
 80014bc:	f004 f92c 	bl	8005718 <KF_X>
 80014c0:	4603      	mov	r3, r0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7fe ffb0 	bl	8000428 <__aeabi_f2d>
 80014c8:	a317      	add	r3, pc, #92	@ (adr r3, 8001528 <get_angle+0x2e8>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	f7ff f92d 	bl	800072c <__aeabi_ddiv>
 80014d2:	4602      	mov	r2, r0
 80014d4:	460b      	mov	r3, r1
 80014d6:	4610      	mov	r0, r2
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	4b15      	ldr	r3, [pc, #84]	@ (8001534 <get_angle+0x2f4>)
 80014e0:	f7fe fffa 	bl	80004d8 <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4610      	mov	r0, r2
 80014ea:	4619      	mov	r1, r3
 80014ec:	f7ff facc 	bl	8000a88 <__aeabi_d2f>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a12      	ldr	r2, [pc, #72]	@ (800153c <get_angle+0x2fc>)
 80014f4:	6013      	str	r3, [r2, #0]
    angle_balance = pitch;
 80014f6:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <get_angle+0x2f8>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a11      	ldr	r2, [pc, #68]	@ (8001540 <get_angle+0x300>)
 80014fc:	6013      	str	r3, [r2, #0]
    gyro_turn = Gyro_Z;
 80014fe:	4a11      	ldr	r2, [pc, #68]	@ (8001544 <get_angle+0x304>)
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	6013      	str	r3, [r2, #0]
    acceleration_Z = Accel_Z;
 8001504:	4a10      	ldr	r2, [pc, #64]	@ (8001548 <get_angle+0x308>)
 8001506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001508:	6013      	str	r3, [r2, #0]
}
 800150a:	bf00      	nop
 800150c:	3734      	adds	r7, #52	@ 0x34
 800150e:	46bd      	mov	sp, r7
 8001510:	bd90      	pop	{r4, r7, pc}
 8001512:	bf00      	nop
 8001514:	f3af 8000 	nop.w
 8001518:	28f5c28f 	.word	0x28f5c28f
 800151c:	409a1f5c 	.word	0x409a1f5c
 8001520:	66666666 	.word	0x66666666
 8001524:	408d5e66 	.word	0x408d5e66
 8001528:	53c8d4f1 	.word	0x53c8d4f1
 800152c:	400921fb 	.word	0x400921fb
 8001530:	20000214 	.word	0x20000214
 8001534:	40668000 	.word	0x40668000
 8001538:	20000224 	.word	0x20000224
 800153c:	20000228 	.word	0x20000228
 8001540:	20000218 	.word	0x20000218
 8001544:	2000021c 	.word	0x2000021c
 8001548:	20000234 	.word	0x20000234

0800154c <get_encoder>:

void get_encoder(int* encoder_left, int* encoder_right) {
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
    *encoder_left = (short) TIM3->CNT;
 8001556:	4b0b      	ldr	r3, [pc, #44]	@ (8001584 <get_encoder+0x38>)
 8001558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800155a:	b21b      	sxth	r3, r3
 800155c:	461a      	mov	r2, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	601a      	str	r2, [r3, #0]
    *encoder_right = (short) TIM4->CNT;
 8001562:	4b09      	ldr	r3, [pc, #36]	@ (8001588 <get_encoder+0x3c>)
 8001564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001566:	b21b      	sxth	r3, r3
 8001568:	461a      	mov	r2, r3
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	601a      	str	r2, [r3, #0]
    TIM3->CNT = 0;
 800156e:	4b05      	ldr	r3, [pc, #20]	@ (8001584 <get_encoder+0x38>)
 8001570:	2200      	movs	r2, #0
 8001572:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM4->CNT = 0;
 8001574:	4b04      	ldr	r3, [pc, #16]	@ (8001588 <get_encoder+0x3c>)
 8001576:	2200      	movs	r2, #0
 8001578:	625a      	str	r2, [r3, #36]	@ 0x24

    // *encoder_left = (short) __HAL_TIM_GetCounter(&htim3);
    // *encoder_right = (short) __HAL_TIM_GetCounter(&htim4);
    // __HAL_TIM_SetCounter(&htim3, 0);
    // __HAL_TIM_SetCounter(&htim4, 0);
}
 800157a:	bf00      	nop
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	bc80      	pop	{r7}
 8001582:	4770      	bx	lr
 8001584:	40000400 	.word	0x40000400
 8001588:	40000800 	.word	0x40000800

0800158c <set_PWM>:

void set_PWM(int PWM_left, int PWM_right) {
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
    if (PWM_left > 0) {
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	dd0c      	ble.n	80015b6 <set_PWM+0x2a>
        AIN1_SET;
 800159c:	2201      	movs	r2, #1
 800159e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015a2:	4823      	ldr	r0, [pc, #140]	@ (8001630 <set_PWM+0xa4>)
 80015a4:	f001 fda7 	bl	80030f6 <HAL_GPIO_WritePin>
        AIN2_RESET;
 80015a8:	2200      	movs	r2, #0
 80015aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015ae:	4820      	ldr	r0, [pc, #128]	@ (8001630 <set_PWM+0xa4>)
 80015b0:	f001 fda1 	bl	80030f6 <HAL_GPIO_WritePin>
 80015b4:	e00b      	b.n	80015ce <set_PWM+0x42>
    } else {
        AIN1_RESET;
 80015b6:	2200      	movs	r2, #0
 80015b8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015bc:	481c      	ldr	r0, [pc, #112]	@ (8001630 <set_PWM+0xa4>)
 80015be:	f001 fd9a 	bl	80030f6 <HAL_GPIO_WritePin>
        AIN2_SET;
 80015c2:	2201      	movs	r2, #1
 80015c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015c8:	4819      	ldr	r0, [pc, #100]	@ (8001630 <set_PWM+0xa4>)
 80015ca:	f001 fd94 	bl	80030f6 <HAL_GPIO_WritePin>
    }
    if (PWM_right > 0) {
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	dd0c      	ble.n	80015ee <set_PWM+0x62>
        BIN1_SET;
 80015d4:	2201      	movs	r2, #1
 80015d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015da:	4815      	ldr	r0, [pc, #84]	@ (8001630 <set_PWM+0xa4>)
 80015dc:	f001 fd8b 	bl	80030f6 <HAL_GPIO_WritePin>
        BIN2_RESET;
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e6:	4812      	ldr	r0, [pc, #72]	@ (8001630 <set_PWM+0xa4>)
 80015e8:	f001 fd85 	bl	80030f6 <HAL_GPIO_WritePin>
 80015ec:	e00b      	b.n	8001606 <set_PWM+0x7a>
    } else {
        BIN1_RESET;
 80015ee:	2200      	movs	r2, #0
 80015f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f4:	480e      	ldr	r0, [pc, #56]	@ (8001630 <set_PWM+0xa4>)
 80015f6:	f001 fd7e 	bl	80030f6 <HAL_GPIO_WritePin>
        BIN2_SET;
 80015fa:	2201      	movs	r2, #1
 80015fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001600:	480b      	ldr	r0, [pc, #44]	@ (8001630 <set_PWM+0xa4>)
 8001602:	f001 fd78 	bl	80030f6 <HAL_GPIO_WritePin>
    }
    PWM_left = my_abs(PWM_left);
 8001606:	6878      	ldr	r0, [r7, #4]
 8001608:	f000 f816 	bl	8001638 <my_abs>
 800160c:	6078      	str	r0, [r7, #4]
    PWM_right = my_abs(PWM_right);
 800160e:	6838      	ldr	r0, [r7, #0]
 8001610:	f000 f812 	bl	8001638 <my_abs>
 8001614:	6038      	str	r0, [r7, #0]
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, PWM_left);
 8001616:	4b07      	ldr	r3, [pc, #28]	@ (8001634 <set_PWM+0xa8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, PWM_right);
 800161e:	4b05      	ldr	r3, [pc, #20]	@ (8001634 <set_PWM+0xa8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001626:	bf00      	nop
 8001628:	3708      	adds	r7, #8
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	40010c00 	.word	0x40010c00
 8001634:	20000260 	.word	0x20000260

08001638 <my_abs>:

int my_abs(int x) {
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    return x > 0 ? x : -x;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	bfb8      	it	lt
 8001646:	425b      	neglt	r3, r3
}
 8001648:	4618      	mov	r0, r3
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <PWM_limit>:

int PWM_limit(int IN, int max, int min) {
 8001652:	b480      	push	{r7}
 8001654:	b087      	sub	sp, #28
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
    int OUT = IN;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	617b      	str	r3, [r7, #20]
    if (IN > max) {
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	429a      	cmp	r2, r3
 8001668:	dd02      	ble.n	8001670 <PWM_limit+0x1e>
        OUT = max;
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	e005      	b.n	800167c <PWM_limit+0x2a>
    } else if (IN < min) {
 8001670:	68fa      	ldr	r2, [r7, #12]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	429a      	cmp	r2, r3
 8001676:	da01      	bge.n	800167c <PWM_limit+0x2a>
        OUT = min;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	617b      	str	r3, [r7, #20]
    }
    return OUT;
 800167c:	697b      	ldr	r3, [r7, #20]
}
 800167e:	4618      	mov	r0, r3
 8001680:	371c      	adds	r7, #28
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <balance>:

int balance(float angle, float gyro) {
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
    float angle_bias, gyro_bias;
    int balance;
    angle_bias = middle_angle - angle;
 8001692:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <balance+0x70>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fb00 	bl	8000c9c <__aeabi_i2f>
 800169c:	4603      	mov	r3, r0
 800169e:	6879      	ldr	r1, [r7, #4]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fa45 	bl	8000b30 <__aeabi_fsub>
 80016a6:	4603      	mov	r3, r0
 80016a8:	617b      	str	r3, [r7, #20]
    gyro_bias = 0 - gyro;
 80016aa:	6839      	ldr	r1, [r7, #0]
 80016ac:	f04f 0000 	mov.w	r0, #0
 80016b0:	f7ff fa3e 	bl	8000b30 <__aeabi_fsub>
 80016b4:	4603      	mov	r3, r0
 80016b6:	613b      	str	r3, [r7, #16]
    balance = -balance_Kp * angle_bias - balance_Kd * gyro_bias;
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <balance+0x74>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80016c0:	6979      	ldr	r1, [r7, #20]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff fb3e 	bl	8000d44 <__aeabi_fmul>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461c      	mov	r4, r3
 80016cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <balance+0x78>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	6939      	ldr	r1, [r7, #16]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fb36 	bl	8000d44 <__aeabi_fmul>
 80016d8:	4603      	mov	r3, r0
 80016da:	4619      	mov	r1, r3
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff fa27 	bl	8000b30 <__aeabi_fsub>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff fcf3 	bl	80010d0 <__aeabi_f2iz>
 80016ea:	4603      	mov	r3, r0
 80016ec:	60fb      	str	r3, [r7, #12]
    return balance;
 80016ee:	68fb      	ldr	r3, [r7, #12]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	371c      	adds	r7, #28
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd90      	pop	{r4, r7, pc}
 80016f8:	20000220 	.word	0x20000220
 80016fc:	20000000 	.word	0x20000000
 8001700:	20000004 	.word	0x20000004
 8001704:	00000000 	.word	0x00000000

08001708 <velocity>:

int velocity(int encoder_left, int encoder_right) {
 8001708:	b5b0      	push	{r4, r5, r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
    static float velocity, encoder_least, encoder_bias, movement;
    static float encoder_integral, target_velocity;
    encoder_least = 0 - (encoder_left + encoder_right);
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	4413      	add	r3, r2
 8001718:	425b      	negs	r3, r3
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fabe 	bl	8000c9c <__aeabi_i2f>
 8001720:	4603      	mov	r3, r0
 8001722:	4a45      	ldr	r2, [pc, #276]	@ (8001838 <velocity+0x130>)
 8001724:	6013      	str	r3, [r2, #0]
    encoder_bias *= 0.86;
 8001726:	4b45      	ldr	r3, [pc, #276]	@ (800183c <velocity+0x134>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fe7c 	bl	8000428 <__aeabi_f2d>
 8001730:	a33d      	add	r3, pc, #244	@ (adr r3, 8001828 <velocity+0x120>)
 8001732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001736:	f7fe fecf 	bl	80004d8 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4610      	mov	r0, r2
 8001740:	4619      	mov	r1, r3
 8001742:	f7ff f9a1 	bl	8000a88 <__aeabi_d2f>
 8001746:	4603      	mov	r3, r0
 8001748:	4a3c      	ldr	r2, [pc, #240]	@ (800183c <velocity+0x134>)
 800174a:	6013      	str	r3, [r2, #0]
    encoder_bias += encoder_least * 0.14;
 800174c:	4b3b      	ldr	r3, [pc, #236]	@ (800183c <velocity+0x134>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe fe69 	bl	8000428 <__aeabi_f2d>
 8001756:	4604      	mov	r4, r0
 8001758:	460d      	mov	r5, r1
 800175a:	4b37      	ldr	r3, [pc, #220]	@ (8001838 <velocity+0x130>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f7fe fe62 	bl	8000428 <__aeabi_f2d>
 8001764:	a332      	add	r3, pc, #200	@ (adr r3, 8001830 <velocity+0x128>)
 8001766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176a:	f7fe feb5 	bl	80004d8 <__aeabi_dmul>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4620      	mov	r0, r4
 8001774:	4629      	mov	r1, r5
 8001776:	f7fe fcf9 	bl	800016c <__adddf3>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	4610      	mov	r0, r2
 8001780:	4619      	mov	r1, r3
 8001782:	f7ff f981 	bl	8000a88 <__aeabi_d2f>
 8001786:	4603      	mov	r3, r0
 8001788:	4a2c      	ldr	r2, [pc, #176]	@ (800183c <velocity+0x134>)
 800178a:	6013      	str	r3, [r2, #0]
    encoder_integral += encoder_bias;
 800178c:	4b2c      	ldr	r3, [pc, #176]	@ (8001840 <velocity+0x138>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a2a      	ldr	r2, [pc, #168]	@ (800183c <velocity+0x134>)
 8001792:	6812      	ldr	r2, [r2, #0]
 8001794:	4611      	mov	r1, r2
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff f9cc 	bl	8000b34 <__addsf3>
 800179c:	4603      	mov	r3, r0
 800179e:	461a      	mov	r2, r3
 80017a0:	4b27      	ldr	r3, [pc, #156]	@ (8001840 <velocity+0x138>)
 80017a2:	601a      	str	r2, [r3, #0]
    if (encoder_integral > 10000) encoder_integral = 10000;
 80017a4:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <velocity+0x138>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4926      	ldr	r1, [pc, #152]	@ (8001844 <velocity+0x13c>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7ff fc86 	bl	80010bc <__aeabi_fcmpgt>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d002      	beq.n	80017bc <velocity+0xb4>
 80017b6:	4b22      	ldr	r3, [pc, #136]	@ (8001840 <velocity+0x138>)
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <velocity+0x13c>)
 80017ba:	601a      	str	r2, [r3, #0]
    if (encoder_integral < -10000) encoder_integral = -10000;
 80017bc:	4b20      	ldr	r3, [pc, #128]	@ (8001840 <velocity+0x138>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4921      	ldr	r1, [pc, #132]	@ (8001848 <velocity+0x140>)
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff fc5c 	bl	8001080 <__aeabi_fcmplt>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d002      	beq.n	80017d4 <velocity+0xcc>
 80017ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001840 <velocity+0x138>)
 80017d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001848 <velocity+0x140>)
 80017d2:	601a      	str	r2, [r3, #0]
    velocity = -encoder_bias * velocity_Kp - encoder_integral * velocity_Ki;
 80017d4:	4b19      	ldr	r3, [pc, #100]	@ (800183c <velocity+0x134>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80017dc:	4a1b      	ldr	r2, [pc, #108]	@ (800184c <velocity+0x144>)
 80017de:	6812      	ldr	r2, [r2, #0]
 80017e0:	4611      	mov	r1, r2
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff faae 	bl	8000d44 <__aeabi_fmul>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461c      	mov	r4, r3
 80017ec:	4b14      	ldr	r3, [pc, #80]	@ (8001840 <velocity+0x138>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a17      	ldr	r2, [pc, #92]	@ (8001850 <velocity+0x148>)
 80017f2:	6812      	ldr	r2, [r2, #0]
 80017f4:	4611      	mov	r1, r2
 80017f6:	4618      	mov	r0, r3
 80017f8:	f7ff faa4 	bl	8000d44 <__aeabi_fmul>
 80017fc:	4603      	mov	r3, r0
 80017fe:	4619      	mov	r1, r3
 8001800:	4620      	mov	r0, r4
 8001802:	f7ff f995 	bl	8000b30 <__aeabi_fsub>
 8001806:	4603      	mov	r3, r0
 8001808:	461a      	mov	r2, r3
 800180a:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <velocity+0x14c>)
 800180c:	601a      	str	r2, [r3, #0]
    return velocity;
 800180e:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <velocity+0x14c>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fc5c 	bl	80010d0 <__aeabi_f2iz>
 8001818:	4603      	mov	r3, r0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bdb0      	pop	{r4, r5, r7, pc}
 8001822:	bf00      	nop
 8001824:	f3af 8000 	nop.w
 8001828:	b851eb85 	.word	0xb851eb85
 800182c:	3feb851e 	.word	0x3feb851e
 8001830:	1eb851ec 	.word	0x1eb851ec
 8001834:	3fc1eb85 	.word	0x3fc1eb85
 8001838:	20000240 	.word	0x20000240
 800183c:	20000244 	.word	0x20000244
 8001840:	20000248 	.word	0x20000248
 8001844:	461c4000 	.word	0x461c4000
 8001848:	c61c4000 	.word	0xc61c4000
 800184c:	20000008 	.word	0x20000008
 8001850:	2000000c 	.word	0x2000000c
 8001854:	2000024c 	.word	0x2000024c

08001858 <turn>:

int turn(float gyro) {
 8001858:	b590      	push	{r4, r7, lr}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
    static float turn_target, turn, turn_amplitude = 54;
    float Kp = turn_Kp, Kd;
 8001860:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <turn+0x4c>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	60fb      	str	r3, [r7, #12]
    turn = turn_target * Kp + gyro * Kd;
 8001866:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <turn+0x50>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68f9      	ldr	r1, [r7, #12]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fa69 	bl	8000d44 <__aeabi_fmul>
 8001872:	4603      	mov	r3, r0
 8001874:	461c      	mov	r4, r3
 8001876:	68b9      	ldr	r1, [r7, #8]
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff fa63 	bl	8000d44 <__aeabi_fmul>
 800187e:	4603      	mov	r3, r0
 8001880:	4619      	mov	r1, r3
 8001882:	4620      	mov	r0, r4
 8001884:	f7ff f956 	bl	8000b34 <__addsf3>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <turn+0x54>)
 800188e:	601a      	str	r2, [r3, #0]
    return turn;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <turn+0x54>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fc1b 	bl	80010d0 <__aeabi_f2iz>
 800189a:	4603      	mov	r3, r0
}
 800189c:	4618      	mov	r0, r3
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd90      	pop	{r4, r7, pc}
 80018a4:	20000010 	.word	0x20000010
 80018a8:	20000250 	.word	0x20000250
 80018ac:	20000254 	.word	0x20000254

080018b0 <HAL_InitTick>:
//DWT
uint32_t dwt_us;

//HAL_InitTick()
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
	//1.DWTDGBCortex-M3
	DEM_CR |= 1<<24;
 80018b8:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <HAL_InitTick+0x44>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <HAL_InitTick+0x44>)
 80018be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80018c2:	6013      	str	r3, [r2, #0]

	//2.CYCCNTCYCCNT32
	DWT_CYCCNT = (uint32_t)0u;
 80018c4:	4b0c      	ldr	r3, [pc, #48]	@ (80018f8 <HAL_InitTick+0x48>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]

	//3.CYCCNT
	DWT_CTRL |= 1<<0;
 80018ca:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <HAL_InitTick+0x4c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a0b      	ldr	r2, [pc, #44]	@ (80018fc <HAL_InitTick+0x4c>)
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6013      	str	r3, [r2, #0]

	//4.DWT
	dwt_us = HAL_RCC_GetSysClockFreq()/1000000;
 80018d6:	f001 ff93 	bl	8003800 <HAL_RCC_GetSysClockFreq>
 80018da:	4603      	mov	r3, r0
 80018dc:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <HAL_InitTick+0x50>)
 80018de:	fba2 2303 	umull	r2, r3, r2, r3
 80018e2:	0c9b      	lsrs	r3, r3, #18
 80018e4:	4a07      	ldr	r2, [pc, #28]	@ (8001904 <HAL_InitTick+0x54>)
 80018e6:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 80018e8:	2300      	movs	r3, #0
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	e000edfc 	.word	0xe000edfc
 80018f8:	e0001004 	.word	0xe0001004
 80018fc:	e0001000 	.word	0xe0001000
 8001900:	431bde83 	.word	0x431bde83
 8001904:	20000258 	.word	0x20000258

08001908 <HAL_GetTick>:

//HAL_GetTick()
uint32_t HAL_GetTick(void)
{
 8001908:	b598      	push	{r3, r4, r7, lr}
 800190a:	af00      	add	r7, sp, #0
	//100011
	//C8T6721172MHz
	// 2^32 - 1 / 72000 = 59652  ()
	return ((uint32_t)DWT_CYCCNT/(HAL_RCC_GetSysClockFreq()/1000));
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <HAL_GetTick+0x20>)
 800190e:	681c      	ldr	r4, [r3, #0]
 8001910:	f001 ff76 	bl	8003800 <HAL_RCC_GetSysClockFreq>
 8001914:	4603      	mov	r3, r0
 8001916:	4a05      	ldr	r2, [pc, #20]	@ (800192c <HAL_GetTick+0x24>)
 8001918:	fba2 2303 	umull	r2, r3, r2, r3
 800191c:	099b      	lsrs	r3, r3, #6
 800191e:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8001922:	4618      	mov	r0, r3
 8001924:	bd98      	pop	{r3, r4, r7, pc}
 8001926:	bf00      	nop
 8001928:	e0001004 	.word	0xe0001004
 800192c:	10624dd3 	.word	0x10624dd3

08001930 <delay_us>:
}

// i_us * us  2^24 -1 = 16777215
// 72MHzF103C8T6i_us = 9 , us = 0~1,864,135
void delay_us(u32 us)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
//	do{
//		temp = SysTick -> CTRL; 		  			//CTRL0
//	}while((temp&0x01)&&!(temp&(1<<16))); //
//	SysTick->CTRL &= ~(1<<0);  			  		//
//	SysTick -> VAL = 0 ;       		      	//
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
	...

08001944 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194a:	f107 0310 	add.w	r3, r7, #16
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001958:	4b2e      	ldr	r3, [pc, #184]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 800195e:	f043 0310 	orr.w	r3, r3, #16
 8001962:	6193      	str	r3, [r2, #24]
 8001964:	4b2b      	ldr	r3, [pc, #172]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 8001966:	699b      	ldr	r3, [r3, #24]
 8001968:	f003 0310 	and.w	r3, r3, #16
 800196c:	60fb      	str	r3, [r7, #12]
 800196e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001970:	4b28      	ldr	r3, [pc, #160]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 8001972:	699b      	ldr	r3, [r3, #24]
 8001974:	4a27      	ldr	r2, [pc, #156]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 8001976:	f043 0320 	orr.w	r3, r3, #32
 800197a:	6193      	str	r3, [r2, #24]
 800197c:	4b25      	ldr	r3, [pc, #148]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0320 	and.w	r3, r3, #32
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	4b22      	ldr	r3, [pc, #136]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	4a21      	ldr	r2, [pc, #132]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	6193      	str	r3, [r2, #24]
 8001994:	4b1f      	ldr	r3, [pc, #124]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 80019a6:	f043 0308 	orr.w	r3, r3, #8
 80019aa:	6193      	str	r3, [r2, #24]
 80019ac:	4b19      	ldr	r3, [pc, #100]	@ (8001a14 <MX_GPIO_Init+0xd0>)
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	f003 0308 	and.w	r3, r3, #8
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80019b8:	2200      	movs	r2, #0
 80019ba:	f44f 4173 	mov.w	r1, #62208	@ 0xf300
 80019be:	4816      	ldr	r0, [pc, #88]	@ (8001a18 <MX_GPIO_Init+0xd4>)
 80019c0:	f001 fb99 	bl	80030f6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80019c4:	2200      	movs	r2, #0
 80019c6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80019ca:	4814      	ldr	r0, [pc, #80]	@ (8001a1c <MX_GPIO_Init+0xd8>)
 80019cc:	f001 fb93 	bl	80030f6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80019d0:	f44f 4373 	mov.w	r3, #62208	@ 0xf300
 80019d4:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d6:	2301      	movs	r3, #1
 80019d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019de:	2302      	movs	r3, #2
 80019e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e2:	f107 0310 	add.w	r3, r7, #16
 80019e6:	4619      	mov	r1, r3
 80019e8:	480b      	ldr	r0, [pc, #44]	@ (8001a18 <MX_GPIO_Init+0xd4>)
 80019ea:	f001 f9e9 	bl	8002dc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA12 PA13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80019ee:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80019f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f4:	2301      	movs	r3, #1
 80019f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 0310 	add.w	r3, r7, #16
 8001a04:	4619      	mov	r1, r3
 8001a06:	4805      	ldr	r0, [pc, #20]	@ (8001a1c <MX_GPIO_Init+0xd8>)
 8001a08:	f001 f9da 	bl	8002dc0 <HAL_GPIO_Init>

}
 8001a0c:	bf00      	nop
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40010c00 	.word	0x40010c00
 8001a1c:	40010800 	.word	0x40010800

08001a20 <IIC_Start>:
IIC

  1
**************************************************************************/
int IIC_Start(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	SDA_OUT();     //sda
 8001a24:	4b20      	ldr	r3, [pc, #128]	@ (8001aa8 <IIC_Start+0x88>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa8 <IIC_Start+0x88>)
 8001a2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001a2e:	6053      	str	r3, [r2, #4]
 8001a30:	4b1d      	ldr	r3, [pc, #116]	@ (8001aa8 <IIC_Start+0x88>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa8 <IIC_Start+0x88>)
 8001a36:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001a3a:	6053      	str	r3, [r2, #4]
	IIC_SDA_SET;
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a42:	4819      	ldr	r0, [pc, #100]	@ (8001aa8 <IIC_Start+0x88>)
 8001a44:	f001 fb57 	bl	80030f6 <HAL_GPIO_WritePin>
	if(!READ_SDA)return 0;
 8001a48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a4c:	4816      	ldr	r0, [pc, #88]	@ (8001aa8 <IIC_Start+0x88>)
 8001a4e:	f001 fb3b 	bl	80030c8 <HAL_GPIO_ReadPin>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d101      	bne.n	8001a5c <IIC_Start+0x3c>
 8001a58:	2300      	movs	r3, #0
 8001a5a:	e022      	b.n	8001aa2 <IIC_Start+0x82>
	IIC_SCL_SET;
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a62:	4811      	ldr	r0, [pc, #68]	@ (8001aa8 <IIC_Start+0x88>)
 8001a64:	f001 fb47 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001a68:	2001      	movs	r0, #1
 8001a6a:	f7ff ff61 	bl	8001930 <delay_us>
 	IIC_SDA_RESET; //START:when CLK is high,DATA change form high to low
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a74:	480c      	ldr	r0, [pc, #48]	@ (8001aa8 <IIC_Start+0x88>)
 8001a76:	f001 fb3e 	bl	80030f6 <HAL_GPIO_WritePin>
	if(READ_SDA)return 0;
 8001a7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a7e:	480a      	ldr	r0, [pc, #40]	@ (8001aa8 <IIC_Start+0x88>)
 8001a80:	f001 fb22 	bl	80030c8 <HAL_GPIO_ReadPin>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <IIC_Start+0x6e>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	e009      	b.n	8001aa2 <IIC_Start+0x82>
	delay_us(1);
 8001a8e:	2001      	movs	r0, #1
 8001a90:	f7ff ff4e 	bl	8001930 <delay_us>
	IIC_SCL_RESET;//I2C
 8001a94:	2200      	movs	r2, #0
 8001a96:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a9a:	4803      	ldr	r0, [pc, #12]	@ (8001aa8 <IIC_Start+0x88>)
 8001a9c:	f001 fb2b 	bl	80030f6 <HAL_GPIO_WritePin>
	return 1;
 8001aa0:	2301      	movs	r3, #1
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40010c00 	.word	0x40010c00

08001aac <IIC_Stop>:
IIC

  
**************************************************************************/
void IIC_Stop(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
	SDA_OUT();//sda
 8001ab0:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <IIC_Stop+0x5c>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	4a14      	ldr	r2, [pc, #80]	@ (8001b08 <IIC_Stop+0x5c>)
 8001ab6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001aba:	6053      	str	r3, [r2, #4]
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <IIC_Stop+0x5c>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	4a11      	ldr	r2, [pc, #68]	@ (8001b08 <IIC_Stop+0x5c>)
 8001ac2:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001ac6:	6053      	str	r3, [r2, #4]
	IIC_SCL_RESET;
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ace:	480e      	ldr	r0, [pc, #56]	@ (8001b08 <IIC_Stop+0x5c>)
 8001ad0:	f001 fb11 	bl	80030f6 <HAL_GPIO_WritePin>
	IIC_SDA_RESET;//STOP:when CLK is high DATA change form low to high
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ada:	480b      	ldr	r0, [pc, #44]	@ (8001b08 <IIC_Stop+0x5c>)
 8001adc:	f001 fb0b 	bl	80030f6 <HAL_GPIO_WritePin>
 	delay_us(1);
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	f7ff ff25 	bl	8001930 <delay_us>
	IIC_SCL_SET;
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aec:	4806      	ldr	r0, [pc, #24]	@ (8001b08 <IIC_Stop+0x5c>)
 8001aee:	f001 fb02 	bl	80030f6 <HAL_GPIO_WritePin>
	IIC_SDA_SET;//I2C
 8001af2:	2201      	movs	r2, #1
 8001af4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001af8:	4803      	ldr	r0, [pc, #12]	@ (8001b08 <IIC_Stop+0x5c>)
 8001afa:	f001 fafc 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001afe:	2001      	movs	r0, #1
 8001b00:	f7ff ff16 	bl	8001930 <delay_us>
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40010c00 	.word	0x40010c00

08001b0c <IIC_Wait_Ack>:
IIC

  01
**************************************************************************/
int IIC_Wait_Ack(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA
 8001b16:	4b1f      	ldr	r3, [pc, #124]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b20:	6053      	str	r3, [r2, #4]
 8001b22:	4b1c      	ldr	r3, [pc, #112]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4a1b      	ldr	r2, [pc, #108]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b2c:	6053      	str	r3, [r2, #4]
	IIC_SDA_SET;
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b34:	4817      	ldr	r0, [pc, #92]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b36:	f001 fade 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001b3a:	2001      	movs	r0, #1
 8001b3c:	f7ff fef8 	bl	8001930 <delay_us>
	IIC_SCL_SET;
 8001b40:	2201      	movs	r2, #1
 8001b42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b46:	4813      	ldr	r0, [pc, #76]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b48:	f001 fad5 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f7ff feef 	bl	8001930 <delay_us>
	while(READ_SDA)
 8001b52:	e00c      	b.n	8001b6e <IIC_Wait_Ack+0x62>
	{
		ucErrTime++;
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	3301      	adds	r3, #1
 8001b58:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>50)
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	2b32      	cmp	r3, #50	@ 0x32
 8001b5e:	d903      	bls.n	8001b68 <IIC_Wait_Ack+0x5c>
		{
			IIC_Stop();
 8001b60:	f7ff ffa4 	bl	8001aac <IIC_Stop>
			return 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	e011      	b.n	8001b8c <IIC_Wait_Ack+0x80>
		}
	  delay_us(1);
 8001b68:	2001      	movs	r0, #1
 8001b6a:	f7ff fee1 	bl	8001930 <delay_us>
	while(READ_SDA)
 8001b6e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b72:	4808      	ldr	r0, [pc, #32]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b74:	f001 faa8 	bl	80030c8 <HAL_GPIO_ReadPin>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1ea      	bne.n	8001b54 <IIC_Wait_Ack+0x48>
	}
	IIC_SCL_RESET;//0
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b84:	4803      	ldr	r0, [pc, #12]	@ (8001b94 <IIC_Wait_Ack+0x88>)
 8001b86:	f001 fab6 	bl	80030f6 <HAL_GPIO_WritePin>
	return 1;
 8001b8a:	2301      	movs	r3, #1
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3708      	adds	r7, #8
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40010c00 	.word	0x40010c00

08001b98 <IIC_Ack>:
IIC

  
**************************************************************************/
void IIC_Ack(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	IIC_SCL_RESET;
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ba2:	4814      	ldr	r0, [pc, #80]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001ba4:	f001 faa7 	bl	80030f6 <HAL_GPIO_WritePin>
	SDA_OUT();
 8001ba8:	4b12      	ldr	r3, [pc, #72]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4a11      	ldr	r2, [pc, #68]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bb2:	6053      	str	r3, [r2, #4]
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	4a0e      	ldr	r2, [pc, #56]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bba:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001bbe:	6053      	str	r3, [r2, #4]
	IIC_SDA_RESET;
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bc6:	480b      	ldr	r0, [pc, #44]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bc8:	f001 fa95 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001bcc:	2001      	movs	r0, #1
 8001bce:	f7ff feaf 	bl	8001930 <delay_us>
	IIC_SCL_SET;
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bd8:	4806      	ldr	r0, [pc, #24]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bda:	f001 fa8c 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001bde:	2001      	movs	r0, #1
 8001be0:	f7ff fea6 	bl	8001930 <delay_us>
	IIC_SCL_RESET;
 8001be4:	2200      	movs	r2, #0
 8001be6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bea:	4802      	ldr	r0, [pc, #8]	@ (8001bf4 <IIC_Ack+0x5c>)
 8001bec:	f001 fa83 	bl	80030f6 <HAL_GPIO_WritePin>
}
 8001bf0:	bf00      	nop
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40010c00 	.word	0x40010c00

08001bf8 <IIC_NAck>:
IIC

  
**************************************************************************/
void IIC_NAck(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
	IIC_SCL_RESET;
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c02:	4814      	ldr	r0, [pc, #80]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c04:	f001 fa77 	bl	80030f6 <HAL_GPIO_WritePin>
	SDA_OUT();
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a11      	ldr	r2, [pc, #68]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c12:	6053      	str	r3, [r2, #4]
 8001c14:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	4a0e      	ldr	r2, [pc, #56]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c1a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001c1e:	6053      	str	r3, [r2, #4]
	IIC_SDA_SET;
 8001c20:	2201      	movs	r2, #1
 8001c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c26:	480b      	ldr	r0, [pc, #44]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c28:	f001 fa65 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f7ff fe7f 	bl	8001930 <delay_us>
	IIC_SCL_SET;
 8001c32:	2201      	movs	r2, #1
 8001c34:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c38:	4806      	ldr	r0, [pc, #24]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c3a:	f001 fa5c 	bl	80030f6 <HAL_GPIO_WritePin>
	delay_us(1);
 8001c3e:	2001      	movs	r0, #1
 8001c40:	f7ff fe76 	bl	8001930 <delay_us>
	IIC_SCL_RESET;
 8001c44:	2200      	movs	r2, #0
 8001c46:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c4a:	4802      	ldr	r0, [pc, #8]	@ (8001c54 <IIC_NAck+0x5c>)
 8001c4c:	f001 fa53 	bl	80030f6 <HAL_GPIO_WritePin>
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40010c00 	.word	0x40010c00

08001c58 <IIC_Send_Byte>:
IIC
txd
  
**************************************************************************/
void IIC_Send_Byte(u8 txd)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	4603      	mov	r3, r0
 8001c60:	71fb      	strb	r3, [r7, #7]
    u8 t;
    SDA_OUT();
 8001c62:	4b24      	ldr	r3, [pc, #144]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	4a23      	ldr	r2, [pc, #140]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c68:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c6c:	6053      	str	r3, [r2, #4]
 8001c6e:	4b21      	ldr	r3, [pc, #132]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	4a20      	ldr	r2, [pc, #128]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c74:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001c78:	6053      	str	r3, [r2, #4]
    IIC_SCL_RESET;//
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c80:	481c      	ldr	r0, [pc, #112]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c82:	f001 fa38 	bl	80030f6 <HAL_GPIO_WritePin>
    for(t=0;t<8;t++)
 8001c86:	2300      	movs	r3, #0
 8001c88:	73fb      	strb	r3, [r7, #15]
 8001c8a:	e02b      	b.n	8001ce4 <IIC_Send_Byte+0x8c>
    {
    	if((txd&0x80)>>7) IIC_SDA_SET;
 8001c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	da06      	bge.n	8001ca2 <IIC_Send_Byte+0x4a>
 8001c94:	2201      	movs	r2, #1
 8001c96:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c9a:	4816      	ldr	r0, [pc, #88]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001c9c:	f001 fa2b 	bl	80030f6 <HAL_GPIO_WritePin>
 8001ca0:	e005      	b.n	8001cae <IIC_Send_Byte+0x56>
    	else			IIC_SDA_RESET;
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ca8:	4812      	ldr	r0, [pc, #72]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001caa:	f001 fa24 	bl	80030f6 <HAL_GPIO_WritePin>
		txd<<=1;
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	71fb      	strb	r3, [r7, #7]
		delay_us(1);
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f7ff fe3b 	bl	8001930 <delay_us>
		IIC_SCL_SET;
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cc0:	480c      	ldr	r0, [pc, #48]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001cc2:	f001 fa18 	bl	80030f6 <HAL_GPIO_WritePin>
		delay_us(1);
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	f7ff fe32 	bl	8001930 <delay_us>
		IIC_SCL_RESET;
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cd2:	4808      	ldr	r0, [pc, #32]	@ (8001cf4 <IIC_Send_Byte+0x9c>)
 8001cd4:	f001 fa0f 	bl	80030f6 <HAL_GPIO_WritePin>
		delay_us(1);
 8001cd8:	2001      	movs	r0, #1
 8001cda:	f7ff fe29 	bl	8001930 <delay_us>
    for(t=0;t<8;t++)
 8001cde:	7bfb      	ldrb	r3, [r7, #15]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	73fb      	strb	r3, [r7, #15]
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
 8001ce6:	2b07      	cmp	r3, #7
 8001ce8:	d9d0      	bls.n	8001c8c <IIC_Send_Byte+0x34>
    }
}
 8001cea:	bf00      	nop
 8001cec:	bf00      	nop
 8001cee:	3710      	adds	r7, #16
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40010c00 	.word	0x40010c00

08001cf8 <IIC_Read_Byte>:
IIC
ack10
  receive
**************************************************************************/
u8 IIC_Read_Byte(unsigned char ack)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	4603      	mov	r3, r0
 8001d00:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA
 8001d06:	4b21      	ldr	r3, [pc, #132]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	4a20      	ldr	r2, [pc, #128]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d0c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d10:	6053      	str	r3, [r2, #4]
 8001d12:	4b1e      	ldr	r3, [pc, #120]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	4a1d      	ldr	r2, [pc, #116]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d1c:	6053      	str	r3, [r2, #4]
    for(i=0;i<8;i++ )
 8001d1e:	2300      	movs	r3, #0
 8001d20:	73fb      	strb	r3, [r7, #15]
 8001d22:	e022      	b.n	8001d6a <IIC_Read_Byte+0x72>
	 {
			IIC_SCL_RESET;
 8001d24:	2200      	movs	r2, #0
 8001d26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d2a:	4818      	ldr	r0, [pc, #96]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d2c:	f001 f9e3 	bl	80030f6 <HAL_GPIO_WritePin>
			delay_us(2);
 8001d30:	2002      	movs	r0, #2
 8001d32:	f7ff fdfd 	bl	8001930 <delay_us>
			IIC_SCL_SET;
 8001d36:	2201      	movs	r2, #1
 8001d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d3c:	4813      	ldr	r0, [pc, #76]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d3e:	f001 f9da 	bl	80030f6 <HAL_GPIO_WritePin>
			receive<<=1;
 8001d42:	7bbb      	ldrb	r3, [r7, #14]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	73bb      	strb	r3, [r7, #14]
			if(READ_SDA)receive++;
 8001d48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d4c:	480f      	ldr	r0, [pc, #60]	@ (8001d8c <IIC_Read_Byte+0x94>)
 8001d4e:	f001 f9bb 	bl	80030c8 <HAL_GPIO_ReadPin>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d002      	beq.n	8001d5e <IIC_Read_Byte+0x66>
 8001d58:	7bbb      	ldrb	r3, [r7, #14]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	73bb      	strb	r3, [r7, #14]
			delay_us(2);
 8001d5e:	2002      	movs	r0, #2
 8001d60:	f7ff fde6 	bl	8001930 <delay_us>
    for(i=0;i<8;i++ )
 8001d64:	7bfb      	ldrb	r3, [r7, #15]
 8001d66:	3301      	adds	r3, #1
 8001d68:	73fb      	strb	r3, [r7, #15]
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
 8001d6c:	2b07      	cmp	r3, #7
 8001d6e:	d9d9      	bls.n	8001d24 <IIC_Read_Byte+0x2c>
    }
    if (ack)
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d002      	beq.n	8001d7c <IIC_Read_Byte+0x84>
        IIC_Ack(); //ACK
 8001d76:	f7ff ff0f 	bl	8001b98 <IIC_Ack>
 8001d7a:	e001      	b.n	8001d80 <IIC_Read_Byte+0x88>
    else
        IIC_NAck();//nACK
 8001d7c:	f7ff ff3c 	bl	8001bf8 <IIC_NAck>
    return receive;
 8001d80:	7bbb      	ldrb	r3, [r7, #14]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40010c00 	.word	0x40010c00

08001d90 <I2C_ReadOneByte>:

I2C_AddrIICaddr:
  res
**************************************************************************/
unsigned char I2C_ReadOneByte(unsigned char I2C_Addr,unsigned char addr)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	460a      	mov	r2, r1
 8001d9a:	71fb      	strb	r3, [r7, #7]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	71bb      	strb	r3, [r7, #6]
	unsigned char res=0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	73fb      	strb	r3, [r7, #15]

	IIC_Start();
 8001da4:	f7ff fe3c 	bl	8001a20 <IIC_Start>
	IIC_Send_Byte(I2C_Addr);	   //
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7ff ff54 	bl	8001c58 <IIC_Send_Byte>
	res++;
 8001db0:	7bfb      	ldrb	r3, [r7, #15]
 8001db2:	3301      	adds	r3, #1
 8001db4:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8001db6:	f7ff fea9 	bl	8001b0c <IIC_Wait_Ack>
	IIC_Send_Byte(addr); res++;  //
 8001dba:	79bb      	ldrb	r3, [r7, #6]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff4b 	bl	8001c58 <IIC_Send_Byte>
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8001dc8:	f7ff fea0 	bl	8001b0c <IIC_Wait_Ack>
	//IIC_Stop();//
	IIC_Start();
 8001dcc:	f7ff fe28 	bl	8001a20 <IIC_Start>
	IIC_Send_Byte(I2C_Addr+1); res++;          //
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ff3e 	bl	8001c58 <IIC_Send_Byte>
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
 8001dde:	3301      	adds	r3, #1
 8001de0:	73fb      	strb	r3, [r7, #15]
	IIC_Wait_Ack();
 8001de2:	f7ff fe93 	bl	8001b0c <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);
 8001de6:	2000      	movs	r0, #0
 8001de8:	f7ff ff86 	bl	8001cf8 <IIC_Read_Byte>
 8001dec:	4603      	mov	r3, r0
 8001dee:	73fb      	strb	r3, [r7, #15]
  IIC_Stop();//
 8001df0:	f7ff fe5c 	bl	8001aac <IIC_Stop>

	return res;
 8001df4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <IICwriteBytes>:

devreglength
					*data
  1
**************************************************************************/
u8 IICwriteBytes(u8 dev, u8 reg, u8 length, u8* data){
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b084      	sub	sp, #16
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	603b      	str	r3, [r7, #0]
 8001e06:	4603      	mov	r3, r0
 8001e08:	71fb      	strb	r3, [r7, #7]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	71bb      	strb	r3, [r7, #6]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	717b      	strb	r3, [r7, #5]

 	u8 count = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	73fb      	strb	r3, [r7, #15]
	IIC_Start();
 8001e16:	f7ff fe03 	bl	8001a20 <IIC_Start>
	IIC_Send_Byte(dev);	   //
 8001e1a:	79fb      	ldrb	r3, [r7, #7]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f7ff ff1b 	bl	8001c58 <IIC_Send_Byte>
	IIC_Wait_Ack();
 8001e22:	f7ff fe73 	bl	8001b0c <IIC_Wait_Ack>
	IIC_Send_Byte(reg);   //
 8001e26:	79bb      	ldrb	r3, [r7, #6]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f7ff ff15 	bl	8001c58 <IIC_Send_Byte>
  IIC_Wait_Ack();
 8001e2e:	f7ff fe6d 	bl	8001b0c <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 8001e32:	2300      	movs	r3, #0
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	e00b      	b.n	8001e50 <IICwriteBytes+0x52>
		IIC_Send_Byte(data[count]);
 8001e38:	7bfb      	ldrb	r3, [r7, #15]
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff09 	bl	8001c58 <IIC_Send_Byte>
		IIC_Wait_Ack();
 8001e46:	f7ff fe61 	bl	8001b0c <IIC_Wait_Ack>
	for(count=0;count<length;count++){
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
 8001e50:	7bfa      	ldrb	r2, [r7, #15]
 8001e52:	797b      	ldrb	r3, [r7, #5]
 8001e54:	429a      	cmp	r2, r3
 8001e56:	d3ef      	bcc.n	8001e38 <IICwriteBytes+0x3a>
	 }
	IIC_Stop();//
 8001e58:	f7ff fe28 	bl	8001aac <IIC_Stop>

    return 1; //status == 0;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}

08001e66 <IICreadByte>:
Output  : 1

devreg*data
  1
**************************************************************************/
u8 IICreadByte(u8 dev, u8 reg, u8 *data){
 8001e66:	b580      	push	{r7, lr}
 8001e68:	b082      	sub	sp, #8
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	603a      	str	r2, [r7, #0]
 8001e70:	71fb      	strb	r3, [r7, #7]
 8001e72:	460b      	mov	r3, r1
 8001e74:	71bb      	strb	r3, [r7, #6]
	*data=I2C_ReadOneByte(dev, reg);
 8001e76:	79ba      	ldrb	r2, [r7, #6]
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff87 	bl	8001d90 <I2C_ReadOneByte>
 8001e82:	4603      	mov	r3, r0
 8001e84:	461a      	mov	r2, r3
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	701a      	strb	r2, [r3, #0]
    return 1;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <IICwriteByte>:
Output  : 1

devregdata
  1
**************************************************************************/
unsigned char IICwriteByte(unsigned char dev, unsigned char reg, unsigned char data){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b082      	sub	sp, #8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]
 8001e9e:	460b      	mov	r3, r1
 8001ea0:	71bb      	strb	r3, [r7, #6]
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	717b      	strb	r3, [r7, #5]
    return IICwriteBytes(dev, reg, 1, &data);
 8001ea6:	1d7b      	adds	r3, r7, #5
 8001ea8:	79b9      	ldrb	r1, [r7, #6]
 8001eaa:	79f8      	ldrb	r0, [r7, #7]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f7ff ffa6 	bl	8001dfe <IICwriteBytes>
 8001eb2:	4603      	mov	r3, r0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <IICwriteBits>:
devregbitStart
					data
  10
**************************************************************************/
u8 IICwriteBits(u8 dev,u8 reg,u8 bitStart,u8 length,u8 data)
{
 8001ebc:	b590      	push	{r4, r7, lr}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4604      	mov	r4, r0
 8001ec4:	4608      	mov	r0, r1
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4623      	mov	r3, r4
 8001ecc:	71fb      	strb	r3, [r7, #7]
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71bb      	strb	r3, [r7, #6]
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	717b      	strb	r3, [r7, #5]
 8001ed6:	4613      	mov	r3, r2
 8001ed8:	713b      	strb	r3, [r7, #4]

    u8 b;
    if (IICreadByte(dev, reg, &b) != 0) {
 8001eda:	f107 020e 	add.w	r2, r7, #14
 8001ede:	79b9      	ldrb	r1, [r7, #6]
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff ffbf 	bl	8001e66 <IICreadByte>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d037      	beq.n	8001f5e <IICwriteBits+0xa2>
        u8 mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
 8001eee:	797b      	ldrb	r3, [r7, #5]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	22ff      	movs	r2, #255	@ 0xff
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	b25a      	sxtb	r2, r3
 8001efa:	797b      	ldrb	r3, [r7, #5]
 8001efc:	f1c3 0108 	rsb	r1, r3, #8
 8001f00:	793b      	ldrb	r3, [r7, #4]
 8001f02:	440b      	add	r3, r1
 8001f04:	3b01      	subs	r3, #1
 8001f06:	21ff      	movs	r1, #255	@ 0xff
 8001f08:	fa41 f303 	asr.w	r3, r1, r3
 8001f0c:	b25b      	sxtb	r3, r3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b25b      	sxtb	r3, r3
 8001f12:	73fb      	strb	r3, [r7, #15]
        data <<= (8 - length);
 8001f14:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f18:	793b      	ldrb	r3, [r7, #4]
 8001f1a:	f1c3 0308 	rsb	r3, r3, #8
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	f887 3020 	strb.w	r3, [r7, #32]
        data >>= (7 - bitStart);
 8001f26:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f2a:	797b      	ldrb	r3, [r7, #5]
 8001f2c:	f1c3 0307 	rsb	r3, r3, #7
 8001f30:	fa42 f303 	asr.w	r3, r2, r3
 8001f34:	f887 3020 	strb.w	r3, [r7, #32]
        b &= mask;
 8001f38:	7bba      	ldrb	r2, [r7, #14]
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	73bb      	strb	r3, [r7, #14]
        b |= data;
 8001f42:	7bba      	ldrb	r2, [r7, #14]
 8001f44:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	73bb      	strb	r3, [r7, #14]
        return IICwriteByte(dev, reg, b);
 8001f4e:	7bba      	ldrb	r2, [r7, #14]
 8001f50:	79b9      	ldrb	r1, [r7, #6]
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff ff9d 	bl	8001e94 <IICwriteByte>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	e000      	b.n	8001f60 <IICwriteBits+0xa4>
    } else {
        return 0;
 8001f5e:	2300      	movs	r3, #0
    }
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd90      	pop	{r4, r7, pc}

08001f68 <IICwriteBit>:
     1
devregbitNumbitNum
					data0
  10
**************************************************************************/
u8 IICwriteBit(u8 dev, u8 reg, u8 bitNum, u8 data){
 8001f68:	b590      	push	{r4, r7, lr}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4604      	mov	r4, r0
 8001f70:	4608      	mov	r0, r1
 8001f72:	4611      	mov	r1, r2
 8001f74:	461a      	mov	r2, r3
 8001f76:	4623      	mov	r3, r4
 8001f78:	71fb      	strb	r3, [r7, #7]
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71bb      	strb	r3, [r7, #6]
 8001f7e:	460b      	mov	r3, r1
 8001f80:	717b      	strb	r3, [r7, #5]
 8001f82:	4613      	mov	r3, r2
 8001f84:	713b      	strb	r3, [r7, #4]
    u8 b;
    IICreadByte(dev, reg, &b);
 8001f86:	f107 020f 	add.w	r2, r7, #15
 8001f8a:	79b9      	ldrb	r1, [r7, #6]
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ff69 	bl	8001e66 <IICreadByte>
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8001f94:	793b      	ldrb	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00a      	beq.n	8001fb0 <IICwriteBit+0x48>
 8001f9a:	797b      	ldrb	r3, [r7, #5]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	b25b      	sxtb	r3, r3
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	e00b      	b.n	8001fc8 <IICwriteBit+0x60>
 8001fb0:	797b      	ldrb	r3, [r7, #5]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	b25b      	sxtb	r3, r3
 8001fba:	43db      	mvns	r3, r3
 8001fbc:	b25a      	sxtb	r2, r3
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	b25b      	sxtb	r3, r3
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	b25b      	sxtb	r3, r3
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	73fb      	strb	r3, [r7, #15]
    return IICwriteByte(dev, reg, b);
 8001fca:	7bfa      	ldrb	r2, [r7, #15]
 8001fcc:	79b9      	ldrb	r1, [r7, #6]
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff5f 	bl	8001e94 <IICwriteByte>
 8001fd6:	4603      	mov	r3, r0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3714      	adds	r7, #20
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd90      	pop	{r4, r7, pc}

08001fe0 <__io_putchar>:
#define PUTCHAR_PROTOTYPE    \
  int fputc(int ch, FILE *f) \
  
#endif
PUTCHAR_PROTOTYPE
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001fe8:	1d39      	adds	r1, r7, #4
 8001fea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4803      	ldr	r0, [pc, #12]	@ (8002000 <__io_putchar+0x20>)
 8001ff2:	f002 fdcc 	bl	8004b8e <HAL_UART_Transmit>
  return ch;
 8001ff6:	687b      	ldr	r3, [r7, #4]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20000380 	.word	0x20000380

08002004 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002004:	b5b0      	push	{r4, r5, r7, lr}
 8002006:	b082      	sub	sp, #8
 8002008:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800200a:	f000 fd1f 	bl	8002a4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800200e:	f000 f845 	bl	800209c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002012:	f7ff fc97 	bl	8001944 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002016:	f000 f9ef 	bl	80023f8 <MX_TIM1_Init>
  MX_TIM3_Init();
 800201a:	f000 fac9 	bl	80025b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 800201e:	f000 fb1b 	bl	8002658 <MX_TIM4_Init>
  MX_TIM2_Init();
 8002022:	f000 fa79 	bl	8002518 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8002026:	f000 fc6d 	bl	8002904 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 800202a:	4815      	ldr	r0, [pc, #84]	@ (8002080 <main+0x7c>)
 800202c:	f001 fcdc 	bl	80039e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002030:	213c      	movs	r1, #60	@ 0x3c
 8002032:	4814      	ldr	r0, [pc, #80]	@ (8002084 <main+0x80>)
 8002034:	f001 febe 	bl	8003db4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002038:	213c      	movs	r1, #60	@ 0x3c
 800203a:	4813      	ldr	r0, [pc, #76]	@ (8002088 <main+0x84>)
 800203c:	f001 feba 	bl	8003db4 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002040:	2100      	movs	r1, #0
 8002042:	4812      	ldr	r0, [pc, #72]	@ (800208c <main+0x88>)
 8002044:	f001 fd72 	bl	8003b2c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002048:	210c      	movs	r1, #12
 800204a:	4810      	ldr	r0, [pc, #64]	@ (800208c <main+0x88>)
 800204c:	f001 fd6e 	bl	8003b2c <HAL_TIM_PWM_Start>
  MPU6050_initialize();
 8002050:	f003 fe39 	bl	8005cc6 <MPU6050_initialize>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//    printf("Hello\n");
	  // HAL_UART_Transmit(&huart1, "Hello\n", 6, 0xFFFF);
    printf("pitch, roll: %f, %f\n", pitch, roll);
 8002054:	4b0e      	ldr	r3, [pc, #56]	@ (8002090 <main+0x8c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe f9e5 	bl	8000428 <__aeabi_f2d>
 800205e:	4604      	mov	r4, r0
 8002060:	460d      	mov	r5, r1
 8002062:	4b0c      	ldr	r3, [pc, #48]	@ (8002094 <main+0x90>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4618      	mov	r0, r3
 8002068:	f7fe f9de 	bl	8000428 <__aeabi_f2d>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	e9cd 2300 	strd	r2, r3, [sp]
 8002074:	4622      	mov	r2, r4
 8002076:	462b      	mov	r3, r5
 8002078:	4807      	ldr	r0, [pc, #28]	@ (8002098 <main+0x94>)
 800207a:	f004 fb59 	bl	8006730 <iprintf>
 800207e:	e7e9      	b.n	8002054 <main+0x50>
 8002080:	200002a8 	.word	0x200002a8
 8002084:	200002f0 	.word	0x200002f0
 8002088:	20000338 	.word	0x20000338
 800208c:	20000260 	.word	0x20000260
 8002090:	20000224 	.word	0x20000224
 8002094:	20000228 	.word	0x20000228
 8002098:	08008b20 	.word	0x08008b20

0800209c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b090      	sub	sp, #64	@ 0x40
 80020a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020a2:	f107 0318 	add.w	r3, r7, #24
 80020a6:	2228      	movs	r2, #40	@ 0x28
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f004 fc2a 	bl	8006904 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020b0:	1d3b      	adds	r3, r7, #4
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	60da      	str	r2, [r3, #12]
 80020bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020be:	2301      	movs	r3, #1
 80020c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80020c8:	2300      	movs	r3, #0
 80020ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020cc:	2301      	movs	r3, #1
 80020ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020d0:	2302      	movs	r3, #2
 80020d2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80020da:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80020de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e0:	f107 0318 	add.w	r3, r7, #24
 80020e4:	4618      	mov	r0, r3
 80020e6:	f001 f81f 	bl	8003128 <HAL_RCC_OscConfig>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80020f0:	f000 f819 	bl	8002126 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020f4:	230f      	movs	r3, #15
 80020f6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020f8:	2302      	movs	r3, #2
 80020fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002100:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002104:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002106:	2300      	movs	r3, #0
 8002108:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800210a:	1d3b      	adds	r3, r7, #4
 800210c:	2102      	movs	r1, #2
 800210e:	4618      	mov	r0, r3
 8002110:	f001 fa8c 	bl	800362c <HAL_RCC_ClockConfig>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800211a:	f000 f804 	bl	8002126 <Error_Handler>
  }
}
 800211e:	bf00      	nop
 8002120:	3740      	adds	r7, #64	@ 0x40
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002126:	b480      	push	{r7}
 8002128:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800212a:	b672      	cpsid	i
}
 800212c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800212e:	bf00      	nop
 8002130:	e7fd      	b.n	800212e <Error_Handler+0x8>
	...

08002134 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800213a:	4b15      	ldr	r3, [pc, #84]	@ (8002190 <HAL_MspInit+0x5c>)
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	4a14      	ldr	r2, [pc, #80]	@ (8002190 <HAL_MspInit+0x5c>)
 8002140:	f043 0301 	orr.w	r3, r3, #1
 8002144:	6193      	str	r3, [r2, #24]
 8002146:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_MspInit+0x5c>)
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	f003 0301 	and.w	r3, r3, #1
 800214e:	60bb      	str	r3, [r7, #8]
 8002150:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	4b0f      	ldr	r3, [pc, #60]	@ (8002190 <HAL_MspInit+0x5c>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	4a0e      	ldr	r2, [pc, #56]	@ (8002190 <HAL_MspInit+0x5c>)
 8002158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215c:	61d3      	str	r3, [r2, #28]
 800215e:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <HAL_MspInit+0x5c>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800216a:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <HAL_MspInit+0x60>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	4a04      	ldr	r2, [pc, #16]	@ (8002194 <HAL_MspInit+0x60>)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002186:	bf00      	nop
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	40021000 	.word	0x40021000
 8002194:	40010000 	.word	0x40010000

08002198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <NMI_Handler+0x4>

080021a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <HardFault_Handler+0x4>

080021a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <MemManage_Handler+0x4>

080021b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <BusFault_Handler+0x4>

080021b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <UsageFault_Handler+0x4>

080021c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr

080021d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	bc80      	pop	{r7}
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e8:	f000 fc46 	bl	8002a78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <TIM1_BRK_IRQHandler+0x10>)
 80021f6:	f001 fe6b 	bl	8003ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000260 	.word	0x20000260

08002204 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002208:	4802      	ldr	r0, [pc, #8]	@ (8002214 <TIM1_UP_IRQHandler+0x10>)
 800220a:	f001 fe61 	bl	8003ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000260 	.word	0x20000260

08002218 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800221c:	4802      	ldr	r0, [pc, #8]	@ (8002228 <TIM1_TRG_COM_IRQHandler+0x10>)
 800221e:	f001 fe57 	bl	8003ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000260 	.word	0x20000260

0800222c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002230:	4802      	ldr	r0, [pc, #8]	@ (800223c <TIM1_CC_IRQHandler+0x10>)
 8002232:	f001 fe4d 	bl	8003ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000260 	.word	0x20000260

08002240 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM2_IRQHandler+0x10>)
 8002246:	f001 fe43 	bl	8003ed0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200002a8 	.word	0x200002a8

08002254 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <USART1_IRQHandler+0x10>)
 800225a:	f002 fd23 	bl	8004ca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000380 	.word	0x20000380

08002268 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  return 1;
 800226c:	2301      	movs	r3, #1
}
 800226e:	4618      	mov	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	bc80      	pop	{r7}
 8002274:	4770      	bx	lr

08002276 <_kill>:

int _kill(int pid, int sig)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
 800227e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002280:	f004 fb92 	bl	80069a8 <__errno>
 8002284:	4603      	mov	r3, r0
 8002286:	2216      	movs	r2, #22
 8002288:	601a      	str	r2, [r3, #0]
  return -1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800228e:	4618      	mov	r0, r3
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_exit>:

void _exit (int status)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b082      	sub	sp, #8
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800229e:	f04f 31ff 	mov.w	r1, #4294967295
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff ffe7 	bl	8002276 <_kill>
  while (1) {}    /* Make sure we hang here */
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <_exit+0x12>

080022ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	60f8      	str	r0, [r7, #12]
 80022b4:	60b9      	str	r1, [r7, #8]
 80022b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	e00a      	b.n	80022d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022be:	f3af 8000 	nop.w
 80022c2:	4601      	mov	r1, r0
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	60ba      	str	r2, [r7, #8]
 80022ca:	b2ca      	uxtb	r2, r1
 80022cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	3301      	adds	r3, #1
 80022d2:	617b      	str	r3, [r7, #20]
 80022d4:	697a      	ldr	r2, [r7, #20]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	429a      	cmp	r2, r3
 80022da:	dbf0      	blt.n	80022be <_read+0x12>
  }

  return len;
 80022dc:	687b      	ldr	r3, [r7, #4]
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3718      	adds	r7, #24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b086      	sub	sp, #24
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f2:	2300      	movs	r3, #0
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	e009      	b.n	800230c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	1c5a      	adds	r2, r3, #1
 80022fc:	60ba      	str	r2, [r7, #8]
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fe6d 	bl	8001fe0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	3301      	adds	r3, #1
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	429a      	cmp	r2, r3
 8002312:	dbf1      	blt.n	80022f8 <_write+0x12>
  }
  return len;
 8002314:	687b      	ldr	r3, [r7, #4]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3718      	adds	r7, #24
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <_close>:

int _close(int file)
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002326:	f04f 33ff 	mov.w	r3, #4294967295
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002344:	605a      	str	r2, [r3, #4]
  return 0;
 8002346:	2300      	movs	r3, #0
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr

08002352 <_isatty>:

int _isatty(int file)
{
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002366:	b480      	push	{r7}
 8002368:	b085      	sub	sp, #20
 800236a:	af00      	add	r7, sp, #0
 800236c:	60f8      	str	r0, [r7, #12]
 800236e:	60b9      	str	r1, [r7, #8]
 8002370:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr
	...

08002380 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b086      	sub	sp, #24
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002388:	4a14      	ldr	r2, [pc, #80]	@ (80023dc <_sbrk+0x5c>)
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <_sbrk+0x60>)
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <_sbrk+0x64>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d102      	bne.n	80023a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800239c:	4b11      	ldr	r3, [pc, #68]	@ (80023e4 <_sbrk+0x64>)
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <_sbrk+0x68>)
 80023a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023a2:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <_sbrk+0x64>)
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4413      	add	r3, r2
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d207      	bcs.n	80023c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023b0:	f004 fafa 	bl	80069a8 <__errno>
 80023b4:	4603      	mov	r3, r0
 80023b6:	220c      	movs	r2, #12
 80023b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023ba:	f04f 33ff 	mov.w	r3, #4294967295
 80023be:	e009      	b.n	80023d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <_sbrk+0x64>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023c6:	4b07      	ldr	r3, [pc, #28]	@ (80023e4 <_sbrk+0x64>)
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4413      	add	r3, r2
 80023ce:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <_sbrk+0x64>)
 80023d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023d2:	68fb      	ldr	r3, [r7, #12]
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20005000 	.word	0x20005000
 80023e0:	00000400 	.word	0x00000400
 80023e4:	2000025c 	.word	0x2000025c
 80023e8:	20000540 	.word	0x20000540

080023ec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr

080023f8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b092      	sub	sp, #72	@ 0x48
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023fe:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800240c:	2200      	movs	r2, #0
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	605a      	str	r2, [r3, #4]
 8002412:	609a      	str	r2, [r3, #8]
 8002414:	60da      	str	r2, [r3, #12]
 8002416:	611a      	str	r2, [r3, #16]
 8002418:	615a      	str	r2, [r3, #20]
 800241a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800241c:	1d3b      	adds	r3, r7, #4
 800241e:	2220      	movs	r2, #32
 8002420:	2100      	movs	r1, #0
 8002422:	4618      	mov	r0, r3
 8002424:	f004 fa6e 	bl	8006904 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002428:	4b39      	ldr	r3, [pc, #228]	@ (8002510 <MX_TIM1_Init+0x118>)
 800242a:	4a3a      	ldr	r2, [pc, #232]	@ (8002514 <MX_TIM1_Init+0x11c>)
 800242c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800242e:	4b38      	ldr	r3, [pc, #224]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002430:	2200      	movs	r2, #0
 8002432:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002434:	4b36      	ldr	r3, [pc, #216]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 800243a:	4b35      	ldr	r3, [pc, #212]	@ (8002510 <MX_TIM1_Init+0x118>)
 800243c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002440:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002442:	4b33      	ldr	r3, [pc, #204]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002444:	2200      	movs	r2, #0
 8002446:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002448:	4b31      	ldr	r3, [pc, #196]	@ (8002510 <MX_TIM1_Init+0x118>)
 800244a:	2200      	movs	r2, #0
 800244c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244e:	4b30      	ldr	r3, [pc, #192]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002450:	2200      	movs	r2, #0
 8002452:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002454:	482e      	ldr	r0, [pc, #184]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002456:	f001 fb19 	bl	8003a8c <HAL_TIM_PWM_Init>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002460:	f7ff fe61 	bl	8002126 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002464:	2300      	movs	r3, #0
 8002466:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002468:	2300      	movs	r3, #0
 800246a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800246c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002470:	4619      	mov	r1, r3
 8002472:	4827      	ldr	r0, [pc, #156]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002474:	f002 fa7a 	bl	800496c <HAL_TIMEx_MasterConfigSynchronization>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800247e:	f7ff fe52 	bl	8002126 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002482:	2360      	movs	r3, #96	@ 0x60
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800248a:	2300      	movs	r3, #0
 800248c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800248e:	2300      	movs	r3, #0
 8002490:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002492:	2300      	movs	r3, #0
 8002494:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002496:	2300      	movs	r3, #0
 8002498:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800249e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024a2:	2200      	movs	r2, #0
 80024a4:	4619      	mov	r1, r3
 80024a6:	481a      	ldr	r0, [pc, #104]	@ (8002510 <MX_TIM1_Init+0x118>)
 80024a8:	f001 fe02 	bl	80040b0 <HAL_TIM_PWM_ConfigChannel>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80024b2:	f7ff fe38 	bl	8002126 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80024b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024ba:	220c      	movs	r2, #12
 80024bc:	4619      	mov	r1, r3
 80024be:	4814      	ldr	r0, [pc, #80]	@ (8002510 <MX_TIM1_Init+0x118>)
 80024c0:	f001 fdf6 	bl	80040b0 <HAL_TIM_PWM_ConfigChannel>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80024ca:	f7ff fe2c 	bl	8002126 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024e8:	2300      	movs	r3, #0
 80024ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024ec:	1d3b      	adds	r3, r7, #4
 80024ee:	4619      	mov	r1, r3
 80024f0:	4807      	ldr	r0, [pc, #28]	@ (8002510 <MX_TIM1_Init+0x118>)
 80024f2:	f002 fa99 	bl	8004a28 <HAL_TIMEx_ConfigBreakDeadTime>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d001      	beq.n	8002500 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80024fc:	f7ff fe13 	bl	8002126 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002500:	4803      	ldr	r0, [pc, #12]	@ (8002510 <MX_TIM1_Init+0x118>)
 8002502:	f000 f9cb 	bl	800289c <HAL_TIM_MspPostInit>

}
 8002506:	bf00      	nop
 8002508:	3748      	adds	r7, #72	@ 0x48
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000260 	.word	0x20000260
 8002514:	40012c00 	.word	0x40012c00

08002518 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800251e:	f107 0308 	add.w	r3, r7, #8
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	605a      	str	r2, [r3, #4]
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800252c:	463b      	mov	r3, r7
 800252e:	2200      	movs	r2, #0
 8002530:	601a      	str	r2, [r3, #0]
 8002532:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002534:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <MX_TIM2_Init+0x94>)
 8002536:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800253a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 800253c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ac <MX_TIM2_Init+0x94>)
 800253e:	2248      	movs	r2, #72	@ 0x48
 8002540:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <MX_TIM2_Init+0x94>)
 8002544:	2200      	movs	r2, #0
 8002546:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8002548:	4b18      	ldr	r3, [pc, #96]	@ (80025ac <MX_TIM2_Init+0x94>)
 800254a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800254e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <MX_TIM2_Init+0x94>)
 8002552:	2200      	movs	r2, #0
 8002554:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <MX_TIM2_Init+0x94>)
 8002558:	2200      	movs	r2, #0
 800255a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800255c:	4813      	ldr	r0, [pc, #76]	@ (80025ac <MX_TIM2_Init+0x94>)
 800255e:	f001 f9f3 	bl	8003948 <HAL_TIM_Base_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002568:	f7ff fddd 	bl	8002126 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800256c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002570:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	4619      	mov	r1, r3
 8002578:	480c      	ldr	r0, [pc, #48]	@ (80025ac <MX_TIM2_Init+0x94>)
 800257a:	f001 fe5b 	bl	8004234 <HAL_TIM_ConfigClockSource>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002584:	f7ff fdcf 	bl	8002126 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002588:	2300      	movs	r3, #0
 800258a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800258c:	2300      	movs	r3, #0
 800258e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002590:	463b      	mov	r3, r7
 8002592:	4619      	mov	r1, r3
 8002594:	4805      	ldr	r0, [pc, #20]	@ (80025ac <MX_TIM2_Init+0x94>)
 8002596:	f002 f9e9 	bl	800496c <HAL_TIMEx_MasterConfigSynchronization>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025a0:	f7ff fdc1 	bl	8002126 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025a4:	bf00      	nop
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	200002a8 	.word	0x200002a8

080025b0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b08c      	sub	sp, #48	@ 0x30
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80025b6:	f107 030c 	add.w	r3, r7, #12
 80025ba:	2224      	movs	r2, #36	@ 0x24
 80025bc:	2100      	movs	r1, #0
 80025be:	4618      	mov	r0, r3
 80025c0:	f004 f9a0 	bl	8006904 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c4:	1d3b      	adds	r3, r7, #4
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025cc:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025ce:	4a21      	ldr	r2, [pc, #132]	@ (8002654 <MX_TIM3_Init+0xa4>)
 80025d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025d2:	4b1f      	ldr	r3, [pc, #124]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80025de:	4b1c      	ldr	r3, [pc, #112]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ec:	4b18      	ldr	r3, [pc, #96]	@ (8002650 <MX_TIM3_Init+0xa0>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025f2:	2303      	movs	r3, #3
 80025f4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025fa:	2301      	movs	r3, #1
 80025fc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025fe:	2300      	movs	r3, #0
 8002600:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002602:	230a      	movs	r3, #10
 8002604:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002606:	2300      	movs	r3, #0
 8002608:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800260a:	2301      	movs	r3, #1
 800260c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800260e:	2300      	movs	r3, #0
 8002610:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8002612:	230a      	movs	r3, #10
 8002614:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002616:	f107 030c 	add.w	r3, r7, #12
 800261a:	4619      	mov	r1, r3
 800261c:	480c      	ldr	r0, [pc, #48]	@ (8002650 <MX_TIM3_Init+0xa0>)
 800261e:	f001 fb27 	bl	8003c70 <HAL_TIM_Encoder_Init>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002628:	f7ff fd7d 	bl	8002126 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800262c:	2300      	movs	r3, #0
 800262e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002630:	2300      	movs	r3, #0
 8002632:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002634:	1d3b      	adds	r3, r7, #4
 8002636:	4619      	mov	r1, r3
 8002638:	4805      	ldr	r0, [pc, #20]	@ (8002650 <MX_TIM3_Init+0xa0>)
 800263a:	f002 f997 	bl	800496c <HAL_TIMEx_MasterConfigSynchronization>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002644:	f7ff fd6f 	bl	8002126 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002648:	bf00      	nop
 800264a:	3730      	adds	r7, #48	@ 0x30
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	200002f0 	.word	0x200002f0
 8002654:	40000400 	.word	0x40000400

08002658 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b08c      	sub	sp, #48	@ 0x30
 800265c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800265e:	f107 030c 	add.w	r3, r7, #12
 8002662:	2224      	movs	r2, #36	@ 0x24
 8002664:	2100      	movs	r1, #0
 8002666:	4618      	mov	r0, r3
 8002668:	f004 f94c 	bl	8006904 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800266c:	1d3b      	adds	r3, r7, #4
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]
 8002672:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002674:	4b20      	ldr	r3, [pc, #128]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002676:	4a21      	ldr	r2, [pc, #132]	@ (80026fc <MX_TIM4_Init+0xa4>)
 8002678:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800267a:	4b1f      	ldr	r3, [pc, #124]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 800267c:	2200      	movs	r2, #0
 800267e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002680:	4b1d      	ldr	r3, [pc, #116]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002682:	2200      	movs	r2, #0
 8002684:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002686:	4b1c      	ldr	r3, [pc, #112]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002688:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800268c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800268e:	4b1a      	ldr	r3, [pc, #104]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002690:	2200      	movs	r2, #0
 8002692:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 8002696:	2200      	movs	r2, #0
 8002698:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800269a:	2303      	movs	r3, #3
 800269c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026a2:	2301      	movs	r3, #1
 80026a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026a6:	2300      	movs	r3, #0
 80026a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80026aa:	230a      	movs	r3, #10
 80026ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026ae:	2300      	movs	r3, #0
 80026b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026b2:	2301      	movs	r3, #1
 80026b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026b6:	2300      	movs	r3, #0
 80026b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80026ba:	230a      	movs	r3, #10
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80026be:	f107 030c 	add.w	r3, r7, #12
 80026c2:	4619      	mov	r1, r3
 80026c4:	480c      	ldr	r0, [pc, #48]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 80026c6:	f001 fad3 	bl	8003c70 <HAL_TIM_Encoder_Init>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80026d0:	f7ff fd29 	bl	8002126 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026d4:	2300      	movs	r3, #0
 80026d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026d8:	2300      	movs	r3, #0
 80026da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026dc:	1d3b      	adds	r3, r7, #4
 80026de:	4619      	mov	r1, r3
 80026e0:	4805      	ldr	r0, [pc, #20]	@ (80026f8 <MX_TIM4_Init+0xa0>)
 80026e2:	f002 f943 	bl	800496c <HAL_TIMEx_MasterConfigSynchronization>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d001      	beq.n	80026f0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80026ec:	f7ff fd1b 	bl	8002126 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026f0:	bf00      	nop
 80026f2:	3730      	adds	r7, #48	@ 0x30
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	20000338 	.word	0x20000338
 80026fc:	40000800 	.word	0x40000800

08002700 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a19      	ldr	r2, [pc, #100]	@ (8002774 <HAL_TIM_PWM_MspInit+0x74>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d12b      	bne.n	800276a <HAL_TIM_PWM_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002712:	4b19      	ldr	r3, [pc, #100]	@ (8002778 <HAL_TIM_PWM_MspInit+0x78>)
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	4a18      	ldr	r2, [pc, #96]	@ (8002778 <HAL_TIM_PWM_MspInit+0x78>)
 8002718:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800271c:	6193      	str	r3, [r2, #24]
 800271e:	4b16      	ldr	r3, [pc, #88]	@ (8002778 <HAL_TIM_PWM_MspInit+0x78>)
 8002720:	699b      	ldr	r3, [r3, #24]
 8002722:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002726:	60fb      	str	r3, [r7, #12]
 8002728:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800272a:	2200      	movs	r2, #0
 800272c:	2100      	movs	r1, #0
 800272e:	2018      	movs	r0, #24
 8002730:	f000 fa69 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002734:	2018      	movs	r0, #24
 8002736:	f000 fa82 	bl	8002c3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800273a:	2200      	movs	r2, #0
 800273c:	2100      	movs	r1, #0
 800273e:	2019      	movs	r0, #25
 8002740:	f000 fa61 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002744:	2019      	movs	r0, #25
 8002746:	f000 fa7a 	bl	8002c3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	2100      	movs	r1, #0
 800274e:	201a      	movs	r0, #26
 8002750:	f000 fa59 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8002754:	201a      	movs	r0, #26
 8002756:	f000 fa72 	bl	8002c3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	2100      	movs	r1, #0
 800275e:	201b      	movs	r0, #27
 8002760:	f000 fa51 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002764:	201b      	movs	r0, #27
 8002766:	f000 fa6a 	bl	8002c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40012c00 	.word	0x40012c00
 8002778:	40021000 	.word	0x40021000

0800277c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800278c:	d113      	bne.n	80027b6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800278e:	4b0c      	ldr	r3, [pc, #48]	@ (80027c0 <HAL_TIM_Base_MspInit+0x44>)
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	4a0b      	ldr	r2, [pc, #44]	@ (80027c0 <HAL_TIM_Base_MspInit+0x44>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	61d3      	str	r3, [r2, #28]
 800279a:	4b09      	ldr	r3, [pc, #36]	@ (80027c0 <HAL_TIM_Base_MspInit+0x44>)
 800279c:	69db      	ldr	r3, [r3, #28]
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	201c      	movs	r0, #28
 80027ac:	f000 fa2b 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027b0:	201c      	movs	r0, #28
 80027b2:	f000 fa44 	bl	8002c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80027b6:	bf00      	nop
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000

080027c4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b08a      	sub	sp, #40	@ 0x28
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027cc:	f107 0318 	add.w	r3, r7, #24
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a2a      	ldr	r2, [pc, #168]	@ (8002888 <HAL_TIM_Encoder_MspInit+0xc4>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d124      	bne.n	800282e <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e4:	4b29      	ldr	r3, [pc, #164]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 80027e6:	69db      	ldr	r3, [r3, #28]
 80027e8:	4a28      	ldr	r2, [pc, #160]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 80027ea:	f043 0302 	orr.w	r3, r3, #2
 80027ee:	61d3      	str	r3, [r2, #28]
 80027f0:	4b26      	ldr	r3, [pc, #152]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 80027f2:	69db      	ldr	r3, [r3, #28]
 80027f4:	f003 0302 	and.w	r3, r3, #2
 80027f8:	617b      	str	r3, [r7, #20]
 80027fa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fc:	4b23      	ldr	r3, [pc, #140]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 80027fe:	699b      	ldr	r3, [r3, #24]
 8002800:	4a22      	ldr	r2, [pc, #136]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 8002802:	f043 0304 	orr.w	r3, r3, #4
 8002806:	6193      	str	r3, [r2, #24]
 8002808:	4b20      	ldr	r3, [pc, #128]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0304 	and.w	r3, r3, #4
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002814:	23c0      	movs	r3, #192	@ 0xc0
 8002816:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002818:	2300      	movs	r3, #0
 800281a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	2300      	movs	r3, #0
 800281e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002820:	f107 0318 	add.w	r3, r7, #24
 8002824:	4619      	mov	r1, r3
 8002826:	481a      	ldr	r0, [pc, #104]	@ (8002890 <HAL_TIM_Encoder_MspInit+0xcc>)
 8002828:	f000 faca 	bl	8002dc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800282c:	e028      	b.n	8002880 <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a18      	ldr	r2, [pc, #96]	@ (8002894 <HAL_TIM_Encoder_MspInit+0xd0>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d123      	bne.n	8002880 <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002838:	4b14      	ldr	r3, [pc, #80]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	4a13      	ldr	r2, [pc, #76]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 800283e:	f043 0304 	orr.w	r3, r3, #4
 8002842:	61d3      	str	r3, [r2, #28]
 8002844:	4b11      	ldr	r3, [pc, #68]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	f003 0304 	and.w	r3, r3, #4
 800284c:	60fb      	str	r3, [r7, #12]
 800284e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002850:	4b0e      	ldr	r3, [pc, #56]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4a0d      	ldr	r2, [pc, #52]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 8002856:	f043 0308 	orr.w	r3, r3, #8
 800285a:	6193      	str	r3, [r2, #24]
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_TIM_Encoder_MspInit+0xc8>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0308 	and.w	r3, r3, #8
 8002864:	60bb      	str	r3, [r7, #8]
 8002866:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002868:	23c0      	movs	r3, #192	@ 0xc0
 800286a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800286c:	2300      	movs	r3, #0
 800286e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002874:	f107 0318 	add.w	r3, r7, #24
 8002878:	4619      	mov	r1, r3
 800287a:	4807      	ldr	r0, [pc, #28]	@ (8002898 <HAL_TIM_Encoder_MspInit+0xd4>)
 800287c:	f000 faa0 	bl	8002dc0 <HAL_GPIO_Init>
}
 8002880:	bf00      	nop
 8002882:	3728      	adds	r7, #40	@ 0x28
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40000400 	.word	0x40000400
 800288c:	40021000 	.word	0x40021000
 8002890:	40010800 	.word	0x40010800
 8002894:	40000800 	.word	0x40000800
 8002898:	40010c00 	.word	0x40010c00

0800289c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	f107 0310 	add.w	r3, r7, #16
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a10      	ldr	r2, [pc, #64]	@ (80028f8 <HAL_TIM_MspPostInit+0x5c>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d118      	bne.n	80028ee <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028bc:	4b0f      	ldr	r3, [pc, #60]	@ (80028fc <HAL_TIM_MspPostInit+0x60>)
 80028be:	699b      	ldr	r3, [r3, #24]
 80028c0:	4a0e      	ldr	r2, [pc, #56]	@ (80028fc <HAL_TIM_MspPostInit+0x60>)
 80028c2:	f043 0304 	orr.w	r3, r3, #4
 80028c6:	6193      	str	r3, [r2, #24]
 80028c8:	4b0c      	ldr	r3, [pc, #48]	@ (80028fc <HAL_TIM_MspPostInit+0x60>)
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	60fb      	str	r3, [r7, #12]
 80028d2:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 80028d4:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80028d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028da:	2302      	movs	r3, #2
 80028dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028de:	2302      	movs	r3, #2
 80028e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e2:	f107 0310 	add.w	r3, r7, #16
 80028e6:	4619      	mov	r1, r3
 80028e8:	4805      	ldr	r0, [pc, #20]	@ (8002900 <HAL_TIM_MspPostInit+0x64>)
 80028ea:	f000 fa69 	bl	8002dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80028ee:	bf00      	nop
 80028f0:	3720      	adds	r7, #32
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40012c00 	.word	0x40012c00
 80028fc:	40021000 	.word	0x40021000
 8002900:	40010800 	.word	0x40010800

08002904 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002908:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 800290a:	4a12      	ldr	r2, [pc, #72]	@ (8002954 <MX_USART1_UART_Init+0x50>)
 800290c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800290e:	4b10      	ldr	r3, [pc, #64]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 8002910:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002914:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800291c:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002922:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 8002924:	2200      	movs	r2, #0
 8002926:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002928:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 800292a:	220c      	movs	r2, #12
 800292c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800292e:	4b08      	ldr	r3, [pc, #32]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002934:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 8002936:	2200      	movs	r2, #0
 8002938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800293a:	4805      	ldr	r0, [pc, #20]	@ (8002950 <MX_USART1_UART_Init+0x4c>)
 800293c:	f002 f8d7 	bl	8004aee <HAL_UART_Init>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002946:	f7ff fbee 	bl	8002126 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20000380 	.word	0x20000380
 8002954:	40013800 	.word	0x40013800

08002958 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b088      	sub	sp, #32
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0310 	add.w	r3, r7, #16
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a20      	ldr	r2, [pc, #128]	@ (80029f4 <HAL_UART_MspInit+0x9c>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d139      	bne.n	80029ec <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002978:	4b1f      	ldr	r3, [pc, #124]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	4a1e      	ldr	r2, [pc, #120]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 800297e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002982:	6193      	str	r3, [r2, #24]
 8002984:	4b1c      	ldr	r3, [pc, #112]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002990:	4b19      	ldr	r3, [pc, #100]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	4a18      	ldr	r2, [pc, #96]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 8002996:	f043 0304 	orr.w	r3, r3, #4
 800299a:	6193      	str	r3, [r2, #24]
 800299c:	4b16      	ldr	r3, [pc, #88]	@ (80029f8 <HAL_UART_MspInit+0xa0>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	60bb      	str	r3, [r7, #8]
 80029a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029b2:	2303      	movs	r3, #3
 80029b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b6:	f107 0310 	add.w	r3, r7, #16
 80029ba:	4619      	mov	r1, r3
 80029bc:	480f      	ldr	r0, [pc, #60]	@ (80029fc <HAL_UART_MspInit+0xa4>)
 80029be:	f000 f9ff 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d0:	f107 0310 	add.w	r3, r7, #16
 80029d4:	4619      	mov	r1, r3
 80029d6:	4809      	ldr	r0, [pc, #36]	@ (80029fc <HAL_UART_MspInit+0xa4>)
 80029d8:	f000 f9f2 	bl	8002dc0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80029dc:	2200      	movs	r2, #0
 80029de:	2100      	movs	r1, #0
 80029e0:	2025      	movs	r0, #37	@ 0x25
 80029e2:	f000 f910 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029e6:	2025      	movs	r0, #37	@ 0x25
 80029e8:	f000 f929 	bl	8002c3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80029ec:	bf00      	nop
 80029ee:	3720      	adds	r7, #32
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40013800 	.word	0x40013800
 80029f8:	40021000 	.word	0x40021000
 80029fc:	40010800 	.word	0x40010800

08002a00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002a00:	f7ff fcf4 	bl	80023ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a04:	480b      	ldr	r0, [pc, #44]	@ (8002a34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002a06:	490c      	ldr	r1, [pc, #48]	@ (8002a38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002a08:	4a0c      	ldr	r2, [pc, #48]	@ (8002a3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a0c:	e002      	b.n	8002a14 <LoopCopyDataInit>

08002a0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a12:	3304      	adds	r3, #4

08002a14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a18:	d3f9      	bcc.n	8002a0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a1a:	4a09      	ldr	r2, [pc, #36]	@ (8002a40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002a1c:	4c09      	ldr	r4, [pc, #36]	@ (8002a44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a20:	e001      	b.n	8002a26 <LoopFillZerobss>

08002a22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a24:	3204      	adds	r2, #4

08002a26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a28:	d3fb      	bcc.n	8002a22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002a2a:	f003 ffc3 	bl	80069b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a2e:	f7ff fae9 	bl	8002004 <main>
  bx lr
 8002a32:	4770      	bx	lr
  ldr r0, =_sdata
 8002a34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a38:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002a3c:	08008f78 	.word	0x08008f78
  ldr r2, =_sbss
 8002a40:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002a44:	20000540 	.word	0x20000540

08002a48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a48:	e7fe      	b.n	8002a48 <ADC1_2_IRQHandler>
	...

08002a4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a50:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <HAL_Init+0x28>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <HAL_Init+0x28>)
 8002a56:	f043 0310 	orr.w	r3, r3, #16
 8002a5a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a5c:	2003      	movs	r0, #3
 8002a5e:	f000 f8c7 	bl	8002bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a62:	200f      	movs	r0, #15
 8002a64:	f7fe ff24 	bl	80018b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a68:	f7ff fb64 	bl	8002134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40022000 	.word	0x40022000

08002a78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a7c:	4b05      	ldr	r3, [pc, #20]	@ (8002a94 <HAL_IncTick+0x1c>)
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <HAL_IncTick+0x20>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4413      	add	r3, r2
 8002a88:	4a03      	ldr	r2, [pc, #12]	@ (8002a98 <HAL_IncTick+0x20>)
 8002a8a:	6013      	str	r3, [r2, #0]
}
 8002a8c:	bf00      	nop
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr
 8002a94:	2000001c 	.word	0x2000001c
 8002a98:	200003c8 	.word	0x200003c8

08002a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab8:	4013      	ands	r3, r2
 8002aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ac8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ace:	4a04      	ldr	r2, [pc, #16]	@ (8002ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	60d3      	str	r3, [r2, #12]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bc80      	pop	{r7}
 8002adc:	4770      	bx	lr
 8002ade:	bf00      	nop
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae8:	4b04      	ldr	r3, [pc, #16]	@ (8002afc <__NVIC_GetPriorityGrouping+0x18>)
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	f003 0307 	and.w	r3, r3, #7
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	db0b      	blt.n	8002b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	f003 021f 	and.w	r2, r3, #31
 8002b18:	4906      	ldr	r1, [pc, #24]	@ (8002b34 <__NVIC_EnableIRQ+0x34>)
 8002b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1e:	095b      	lsrs	r3, r3, #5
 8002b20:	2001      	movs	r0, #1
 8002b22:	fa00 f202 	lsl.w	r2, r0, r2
 8002b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	370c      	adds	r7, #12
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bc80      	pop	{r7}
 8002b32:	4770      	bx	lr
 8002b34:	e000e100 	.word	0xe000e100

08002b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	db0a      	blt.n	8002b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	490c      	ldr	r1, [pc, #48]	@ (8002b84 <__NVIC_SetPriority+0x4c>)
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	0112      	lsls	r2, r2, #4
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b60:	e00a      	b.n	8002b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4908      	ldr	r1, [pc, #32]	@ (8002b88 <__NVIC_SetPriority+0x50>)
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	3b04      	subs	r3, #4
 8002b70:	0112      	lsls	r2, r2, #4
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	440b      	add	r3, r1
 8002b76:	761a      	strb	r2, [r3, #24]
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bc80      	pop	{r7}
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	e000e100 	.word	0xe000e100
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b089      	sub	sp, #36	@ 0x24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f1c3 0307 	rsb	r3, r3, #7
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	bf28      	it	cs
 8002baa:	2304      	movcs	r3, #4
 8002bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	2b06      	cmp	r3, #6
 8002bb4:	d902      	bls.n	8002bbc <NVIC_EncodePriority+0x30>
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3b03      	subs	r3, #3
 8002bba:	e000      	b.n	8002bbe <NVIC_EncodePriority+0x32>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	401a      	ands	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43d9      	mvns	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	4313      	orrs	r3, r2
         );
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3724      	adds	r7, #36	@ 0x24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bc80      	pop	{r7}
 8002bee:	4770      	bx	lr

08002bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7ff ff4f 	bl	8002a9c <__NVIC_SetPriorityGrouping>
}
 8002bfe:	bf00      	nop
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b086      	sub	sp, #24
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c18:	f7ff ff64 	bl	8002ae4 <__NVIC_GetPriorityGrouping>
 8002c1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	6978      	ldr	r0, [r7, #20]
 8002c24:	f7ff ffb2 	bl	8002b8c <NVIC_EncodePriority>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff81 	bl	8002b38 <__NVIC_SetPriority>
}
 8002c36:	bf00      	nop
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	4603      	mov	r3, r0
 8002c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff57 	bl	8002b00 <__NVIC_EnableIRQ>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b085      	sub	sp, #20
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c62:	2300      	movs	r3, #0
 8002c64:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d008      	beq.n	8002c84 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2204      	movs	r2, #4
 8002c76:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e020      	b.n	8002cc6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 020e 	bic.w	r2, r2, #14
 8002c92:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f022 0201 	bic.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	2101      	movs	r1, #1
 8002cae:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002ce2:	b2db      	uxtb	r3, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d005      	beq.n	8002cf4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2204      	movs	r2, #4
 8002cec:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
 8002cf2:	e051      	b.n	8002d98 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f022 020e 	bic.w	r2, r2, #14
 8002d02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 0201 	bic.w	r2, r2, #1
 8002d12:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a22      	ldr	r2, [pc, #136]	@ (8002da4 <HAL_DMA_Abort_IT+0xd4>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d029      	beq.n	8002d72 <HAL_DMA_Abort_IT+0xa2>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a21      	ldr	r2, [pc, #132]	@ (8002da8 <HAL_DMA_Abort_IT+0xd8>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d022      	beq.n	8002d6e <HAL_DMA_Abort_IT+0x9e>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002dac <HAL_DMA_Abort_IT+0xdc>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d01a      	beq.n	8002d68 <HAL_DMA_Abort_IT+0x98>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1e      	ldr	r2, [pc, #120]	@ (8002db0 <HAL_DMA_Abort_IT+0xe0>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d012      	beq.n	8002d62 <HAL_DMA_Abort_IT+0x92>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a1c      	ldr	r2, [pc, #112]	@ (8002db4 <HAL_DMA_Abort_IT+0xe4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d00a      	beq.n	8002d5c <HAL_DMA_Abort_IT+0x8c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8002db8 <HAL_DMA_Abort_IT+0xe8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d102      	bne.n	8002d56 <HAL_DMA_Abort_IT+0x86>
 8002d50:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002d54:	e00e      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d5a:	e00b      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002d60:	e008      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d66:	e005      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d6c:	e002      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d6e:	2310      	movs	r3, #16
 8002d70:	e000      	b.n	8002d74 <HAL_DMA_Abort_IT+0xa4>
 8002d72:	2301      	movs	r3, #1
 8002d74:	4a11      	ldr	r2, [pc, #68]	@ (8002dbc <HAL_DMA_Abort_IT+0xec>)
 8002d76:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d003      	beq.n	8002d98 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d94:	6878      	ldr	r0, [r7, #4]
 8002d96:	4798      	blx	r3
    } 
  }
  return status;
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40020008 	.word	0x40020008
 8002da8:	4002001c 	.word	0x4002001c
 8002dac:	40020030 	.word	0x40020030
 8002db0:	40020044 	.word	0x40020044
 8002db4:	40020058 	.word	0x40020058
 8002db8:	4002006c 	.word	0x4002006c
 8002dbc:	40020000 	.word	0x40020000

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b08b      	sub	sp, #44	@ 0x2c
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	e169      	b.n	80030a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	4013      	ands	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	f040 8158 	bne.w	80030a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4a9a      	ldr	r2, [pc, #616]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d05e      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002dfc:	4a98      	ldr	r2, [pc, #608]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d875      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e02:	4a98      	ldr	r2, [pc, #608]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d058      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e08:	4a96      	ldr	r2, [pc, #600]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d86f      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e0e:	4a96      	ldr	r2, [pc, #600]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d052      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e14:	4a94      	ldr	r2, [pc, #592]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d869      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e1a:	4a94      	ldr	r2, [pc, #592]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d04c      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e20:	4a92      	ldr	r2, [pc, #584]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d863      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e26:	4a92      	ldr	r2, [pc, #584]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d046      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e2c:	4a90      	ldr	r2, [pc, #576]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d85d      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e32:	2b12      	cmp	r3, #18
 8002e34:	d82a      	bhi.n	8002e8c <HAL_GPIO_Init+0xcc>
 8002e36:	2b12      	cmp	r3, #18
 8002e38:	d859      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e40 <HAL_GPIO_Init+0x80>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002ebb 	.word	0x08002ebb
 8002e44:	08002e95 	.word	0x08002e95
 8002e48:	08002ea7 	.word	0x08002ea7
 8002e4c:	08002ee9 	.word	0x08002ee9
 8002e50:	08002eef 	.word	0x08002eef
 8002e54:	08002eef 	.word	0x08002eef
 8002e58:	08002eef 	.word	0x08002eef
 8002e5c:	08002eef 	.word	0x08002eef
 8002e60:	08002eef 	.word	0x08002eef
 8002e64:	08002eef 	.word	0x08002eef
 8002e68:	08002eef 	.word	0x08002eef
 8002e6c:	08002eef 	.word	0x08002eef
 8002e70:	08002eef 	.word	0x08002eef
 8002e74:	08002eef 	.word	0x08002eef
 8002e78:	08002eef 	.word	0x08002eef
 8002e7c:	08002eef 	.word	0x08002eef
 8002e80:	08002eef 	.word	0x08002eef
 8002e84:	08002e9d 	.word	0x08002e9d
 8002e88:	08002eb1 	.word	0x08002eb1
 8002e8c:	4a79      	ldr	r2, [pc, #484]	@ (8003074 <HAL_GPIO_Init+0x2b4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e92:	e02c      	b.n	8002eee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	623b      	str	r3, [r7, #32]
          break;
 8002e9a:	e029      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	623b      	str	r3, [r7, #32]
          break;
 8002ea4:	e024      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	3308      	adds	r3, #8
 8002eac:	623b      	str	r3, [r7, #32]
          break;
 8002eae:	e01f      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	623b      	str	r3, [r7, #32]
          break;
 8002eb8:	e01a      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	623b      	str	r3, [r7, #32]
          break;
 8002ec6:	e013      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d105      	bne.n	8002edc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	611a      	str	r2, [r3, #16]
          break;
 8002eda:	e009      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002edc:	2308      	movs	r3, #8
 8002ede:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	615a      	str	r2, [r3, #20]
          break;
 8002ee6:	e003      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
          break;
 8002eec:	e000      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          break;
 8002eee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2bff      	cmp	r3, #255	@ 0xff
 8002ef4:	d801      	bhi.n	8002efa <HAL_GPIO_Init+0x13a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_Init+0x13e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2bff      	cmp	r3, #255	@ 0xff
 8002f04:	d802      	bhi.n	8002f0c <HAL_GPIO_Init+0x14c>
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	e002      	b.n	8002f12 <HAL_GPIO_Init+0x152>
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	3b08      	subs	r3, #8
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	210f      	movs	r1, #15
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	401a      	ands	r2, r3
 8002f24:	6a39      	ldr	r1, [r7, #32]
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 80b1 	beq.w	80030a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f40:	4b4d      	ldr	r3, [pc, #308]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	4a4c      	ldr	r2, [pc, #304]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	6193      	str	r3, [r2, #24]
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f58:	4a48      	ldr	r2, [pc, #288]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a40      	ldr	r2, [pc, #256]	@ (8003080 <HAL_GPIO_Init+0x2c0>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d013      	beq.n	8002fac <HAL_GPIO_Init+0x1ec>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a3f      	ldr	r2, [pc, #252]	@ (8003084 <HAL_GPIO_Init+0x2c4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_GPIO_Init+0x1e8>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003088 <HAL_GPIO_Init+0x2c8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d007      	beq.n	8002fa4 <HAL_GPIO_Init+0x1e4>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a3d      	ldr	r2, [pc, #244]	@ (800308c <HAL_GPIO_Init+0x2cc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d101      	bne.n	8002fa0 <HAL_GPIO_Init+0x1e0>
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e006      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	e004      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fac:	2300      	movs	r3, #0
 8002fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb0:	f002 0203 	and.w	r2, r2, #3
 8002fb4:	0092      	lsls	r2, r2, #2
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fbe:	492f      	ldr	r1, [pc, #188]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d006      	beq.n	8002fe6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	492c      	ldr	r1, [pc, #176]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	608b      	str	r3, [r1, #8]
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	4928      	ldr	r1, [pc, #160]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003000:	4b23      	ldr	r3, [pc, #140]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	4922      	ldr	r1, [pc, #136]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	60cb      	str	r3, [r1, #12]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800300e:	4b20      	ldr	r3, [pc, #128]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	491e      	ldr	r1, [pc, #120]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003028:	4b19      	ldr	r3, [pc, #100]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4918      	ldr	r1, [pc, #96]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	604b      	str	r3, [r1, #4]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003036:	4b16      	ldr	r3, [pc, #88]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	4914      	ldr	r1, [pc, #80]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d021      	beq.n	8003094 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003050:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	490e      	ldr	r1, [pc, #56]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
 800305c:	e021      	b.n	80030a2 <HAL_GPIO_Init+0x2e2>
 800305e:	bf00      	nop
 8003060:	10320000 	.word	0x10320000
 8003064:	10310000 	.word	0x10310000
 8003068:	10220000 	.word	0x10220000
 800306c:	10210000 	.word	0x10210000
 8003070:	10120000 	.word	0x10120000
 8003074:	10110000 	.word	0x10110000
 8003078:	40021000 	.word	0x40021000
 800307c:	40010000 	.word	0x40010000
 8003080:	40010800 	.word	0x40010800
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40011000 	.word	0x40011000
 800308c:	40011400 	.word	0x40011400
 8003090:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	43db      	mvns	r3, r3
 800309c:	4909      	ldr	r1, [pc, #36]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 800309e:	4013      	ands	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	3301      	adds	r3, #1
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f47f ae8e 	bne.w	8002dd4 <HAL_GPIO_Init+0x14>
  }
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	372c      	adds	r7, #44	@ 0x2c
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr
 80030c4:	40010400 	.word	0x40010400

080030c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	460b      	mov	r3, r1
 80030d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689a      	ldr	r2, [r3, #8]
 80030d8:	887b      	ldrh	r3, [r7, #2]
 80030da:	4013      	ands	r3, r2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d002      	beq.n	80030e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80030e0:	2301      	movs	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	e001      	b.n	80030ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3714      	adds	r7, #20
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bc80      	pop	{r7}
 80030f4:	4770      	bx	lr

080030f6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b083      	sub	sp, #12
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]
 8003102:	4613      	mov	r3, r2
 8003104:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003106:	787b      	ldrb	r3, [r7, #1]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800310c:	887a      	ldrh	r2, [r7, #2]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003112:	e003      	b.n	800311c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003114:	887b      	ldrh	r3, [r7, #2]
 8003116:	041a      	lsls	r2, r3, #16
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	611a      	str	r2, [r3, #16]
}
 800311c:	bf00      	nop
 800311e:	370c      	adds	r7, #12
 8003120:	46bd      	mov	sp, r7
 8003122:	bc80      	pop	{r7}
 8003124:	4770      	bx	lr
	...

08003128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d101      	bne.n	800313a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e272      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b00      	cmp	r3, #0
 8003144:	f000 8087 	beq.w	8003256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003148:	4b92      	ldr	r3, [pc, #584]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 030c 	and.w	r3, r3, #12
 8003150:	2b04      	cmp	r3, #4
 8003152:	d00c      	beq.n	800316e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003154:	4b8f      	ldr	r3, [pc, #572]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 030c 	and.w	r3, r3, #12
 800315c:	2b08      	cmp	r3, #8
 800315e:	d112      	bne.n	8003186 <HAL_RCC_OscConfig+0x5e>
 8003160:	4b8c      	ldr	r3, [pc, #560]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800316c:	d10b      	bne.n	8003186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316e:	4b89      	ldr	r3, [pc, #548]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d06c      	beq.n	8003254 <HAL_RCC_OscConfig+0x12c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d168      	bne.n	8003254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e24c      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800318e:	d106      	bne.n	800319e <HAL_RCC_OscConfig+0x76>
 8003190:	4b80      	ldr	r3, [pc, #512]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a7f      	ldr	r2, [pc, #508]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003196:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	e02e      	b.n	80031fc <HAL_RCC_OscConfig+0xd4>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10c      	bne.n	80031c0 <HAL_RCC_OscConfig+0x98>
 80031a6:	4b7b      	ldr	r3, [pc, #492]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a7a      	ldr	r2, [pc, #488]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	4b78      	ldr	r3, [pc, #480]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a77      	ldr	r2, [pc, #476]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	e01d      	b.n	80031fc <HAL_RCC_OscConfig+0xd4>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031c8:	d10c      	bne.n	80031e4 <HAL_RCC_OscConfig+0xbc>
 80031ca:	4b72      	ldr	r3, [pc, #456]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a71      	ldr	r2, [pc, #452]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a6e      	ldr	r2, [pc, #440]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031e0:	6013      	str	r3, [r2, #0]
 80031e2:	e00b      	b.n	80031fc <HAL_RCC_OscConfig+0xd4>
 80031e4:	4b6b      	ldr	r3, [pc, #428]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a6a      	ldr	r2, [pc, #424]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	4b68      	ldr	r3, [pc, #416]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a67      	ldr	r2, [pc, #412]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80031f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d013      	beq.n	800322c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003204:	f7fe fb80 	bl	8001908 <HAL_GetTick>
 8003208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320a:	e008      	b.n	800321e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800320c:	f7fe fb7c 	bl	8001908 <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b64      	cmp	r3, #100	@ 0x64
 8003218:	d901      	bls.n	800321e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e200      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321e:	4b5d      	ldr	r3, [pc, #372]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d0f0      	beq.n	800320c <HAL_RCC_OscConfig+0xe4>
 800322a:	e014      	b.n	8003256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322c:	f7fe fb6c 	bl	8001908 <HAL_GetTick>
 8003230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003232:	e008      	b.n	8003246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003234:	f7fe fb68 	bl	8001908 <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	2b64      	cmp	r3, #100	@ 0x64
 8003240:	d901      	bls.n	8003246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e1ec      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003246:	4b53      	ldr	r3, [pc, #332]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1f0      	bne.n	8003234 <HAL_RCC_OscConfig+0x10c>
 8003252:	e000      	b.n	8003256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d063      	beq.n	800332a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003262:	4b4c      	ldr	r3, [pc, #304]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00b      	beq.n	8003286 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800326e:	4b49      	ldr	r3, [pc, #292]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f003 030c 	and.w	r3, r3, #12
 8003276:	2b08      	cmp	r3, #8
 8003278:	d11c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x18c>
 800327a:	4b46      	ldr	r3, [pc, #280]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d116      	bne.n	80032b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003286:	4b43      	ldr	r3, [pc, #268]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d005      	beq.n	800329e <HAL_RCC_OscConfig+0x176>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d001      	beq.n	800329e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e1c0      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800329e:	4b3d      	ldr	r3, [pc, #244]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	4939      	ldr	r1, [pc, #228]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032b2:	e03a      	b.n	800332a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d020      	beq.n	80032fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032bc:	4b36      	ldr	r3, [pc, #216]	@ (8003398 <HAL_RCC_OscConfig+0x270>)
 80032be:	2201      	movs	r2, #1
 80032c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c2:	f7fe fb21 	bl	8001908 <HAL_GetTick>
 80032c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c8:	e008      	b.n	80032dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ca:	f7fe fb1d 	bl	8001908 <HAL_GetTick>
 80032ce:	4602      	mov	r2, r0
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	1ad3      	subs	r3, r2, r3
 80032d4:	2b02      	cmp	r3, #2
 80032d6:	d901      	bls.n	80032dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032d8:	2303      	movs	r3, #3
 80032da:	e1a1      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0302 	and.w	r3, r3, #2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d0f0      	beq.n	80032ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	00db      	lsls	r3, r3, #3
 80032f6:	4927      	ldr	r1, [pc, #156]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	600b      	str	r3, [r1, #0]
 80032fc:	e015      	b.n	800332a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032fe:	4b26      	ldr	r3, [pc, #152]	@ (8003398 <HAL_RCC_OscConfig+0x270>)
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003304:	f7fe fb00 	bl	8001908 <HAL_GetTick>
 8003308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330a:	e008      	b.n	800331e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800330c:	f7fe fafc 	bl	8001908 <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b02      	cmp	r3, #2
 8003318:	d901      	bls.n	800331e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e180      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331e:	4b1d      	ldr	r3, [pc, #116]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f0      	bne.n	800330c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0308 	and.w	r3, r3, #8
 8003332:	2b00      	cmp	r3, #0
 8003334:	d03a      	beq.n	80033ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d019      	beq.n	8003372 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800333e:	4b17      	ldr	r3, [pc, #92]	@ (800339c <HAL_RCC_OscConfig+0x274>)
 8003340:	2201      	movs	r2, #1
 8003342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003344:	f7fe fae0 	bl	8001908 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800334c:	f7fe fadc 	bl	8001908 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b02      	cmp	r3, #2
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e160      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335e:	4b0d      	ldr	r3, [pc, #52]	@ (8003394 <HAL_RCC_OscConfig+0x26c>)
 8003360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0f0      	beq.n	800334c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800336a:	2001      	movs	r0, #1
 800336c:	f000 face 	bl	800390c <RCC_Delay>
 8003370:	e01c      	b.n	80033ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <HAL_RCC_OscConfig+0x274>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003378:	f7fe fac6 	bl	8001908 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800337e:	e00f      	b.n	80033a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003380:	f7fe fac2 	bl	8001908 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d908      	bls.n	80033a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e146      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
 8003392:	bf00      	nop
 8003394:	40021000 	.word	0x40021000
 8003398:	42420000 	.word	0x42420000
 800339c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a0:	4b92      	ldr	r3, [pc, #584]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1e9      	bne.n	8003380 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f000 80a6 	beq.w	8003506 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ba:	2300      	movs	r3, #0
 80033bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033be:	4b8b      	ldr	r3, [pc, #556]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	69db      	ldr	r3, [r3, #28]
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10d      	bne.n	80033e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ca:	4b88      	ldr	r3, [pc, #544]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	4a87      	ldr	r2, [pc, #540]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80033d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033d4:	61d3      	str	r3, [r2, #28]
 80033d6:	4b85      	ldr	r3, [pc, #532]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033de:	60bb      	str	r3, [r7, #8]
 80033e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033e2:	2301      	movs	r3, #1
 80033e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e6:	4b82      	ldr	r3, [pc, #520]	@ (80035f0 <HAL_RCC_OscConfig+0x4c8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d118      	bne.n	8003424 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033f2:	4b7f      	ldr	r3, [pc, #508]	@ (80035f0 <HAL_RCC_OscConfig+0x4c8>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a7e      	ldr	r2, [pc, #504]	@ (80035f0 <HAL_RCC_OscConfig+0x4c8>)
 80033f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033fe:	f7fe fa83 	bl	8001908 <HAL_GetTick>
 8003402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003404:	e008      	b.n	8003418 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003406:	f7fe fa7f 	bl	8001908 <HAL_GetTick>
 800340a:	4602      	mov	r2, r0
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b64      	cmp	r3, #100	@ 0x64
 8003412:	d901      	bls.n	8003418 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e103      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003418:	4b75      	ldr	r3, [pc, #468]	@ (80035f0 <HAL_RCC_OscConfig+0x4c8>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d0f0      	beq.n	8003406 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d106      	bne.n	800343a <HAL_RCC_OscConfig+0x312>
 800342c:	4b6f      	ldr	r3, [pc, #444]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	4a6e      	ldr	r2, [pc, #440]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003432:	f043 0301 	orr.w	r3, r3, #1
 8003436:	6213      	str	r3, [r2, #32]
 8003438:	e02d      	b.n	8003496 <HAL_RCC_OscConfig+0x36e>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68db      	ldr	r3, [r3, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10c      	bne.n	800345c <HAL_RCC_OscConfig+0x334>
 8003442:	4b6a      	ldr	r3, [pc, #424]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003444:	6a1b      	ldr	r3, [r3, #32]
 8003446:	4a69      	ldr	r2, [pc, #420]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003448:	f023 0301 	bic.w	r3, r3, #1
 800344c:	6213      	str	r3, [r2, #32]
 800344e:	4b67      	ldr	r3, [pc, #412]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003450:	6a1b      	ldr	r3, [r3, #32]
 8003452:	4a66      	ldr	r2, [pc, #408]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003454:	f023 0304 	bic.w	r3, r3, #4
 8003458:	6213      	str	r3, [r2, #32]
 800345a:	e01c      	b.n	8003496 <HAL_RCC_OscConfig+0x36e>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	2b05      	cmp	r3, #5
 8003462:	d10c      	bne.n	800347e <HAL_RCC_OscConfig+0x356>
 8003464:	4b61      	ldr	r3, [pc, #388]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	4a60      	ldr	r2, [pc, #384]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 800346a:	f043 0304 	orr.w	r3, r3, #4
 800346e:	6213      	str	r3, [r2, #32]
 8003470:	4b5e      	ldr	r3, [pc, #376]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003472:	6a1b      	ldr	r3, [r3, #32]
 8003474:	4a5d      	ldr	r2, [pc, #372]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	6213      	str	r3, [r2, #32]
 800347c:	e00b      	b.n	8003496 <HAL_RCC_OscConfig+0x36e>
 800347e:	4b5b      	ldr	r3, [pc, #364]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	4a5a      	ldr	r2, [pc, #360]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003484:	f023 0301 	bic.w	r3, r3, #1
 8003488:	6213      	str	r3, [r2, #32]
 800348a:	4b58      	ldr	r3, [pc, #352]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	4a57      	ldr	r2, [pc, #348]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003490:	f023 0304 	bic.w	r3, r3, #4
 8003494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d015      	beq.n	80034ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800349e:	f7fe fa33 	bl	8001908 <HAL_GetTick>
 80034a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a4:	e00a      	b.n	80034bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a6:	f7fe fa2f 	bl	8001908 <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e0b1      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034bc:	4b4b      	ldr	r3, [pc, #300]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d0ee      	beq.n	80034a6 <HAL_RCC_OscConfig+0x37e>
 80034c8:	e014      	b.n	80034f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ca:	f7fe fa1d 	bl	8001908 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d0:	e00a      	b.n	80034e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034d2:	f7fe fa19 	bl	8001908 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e09b      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e8:	4b40      	ldr	r3, [pc, #256]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1ee      	bne.n	80034d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034f4:	7dfb      	ldrb	r3, [r7, #23]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d105      	bne.n	8003506 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034fa:	4b3c      	ldr	r3, [pc, #240]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80034fc:	69db      	ldr	r3, [r3, #28]
 80034fe:	4a3b      	ldr	r2, [pc, #236]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003500:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003504:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	69db      	ldr	r3, [r3, #28]
 800350a:	2b00      	cmp	r3, #0
 800350c:	f000 8087 	beq.w	800361e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003510:	4b36      	ldr	r3, [pc, #216]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f003 030c 	and.w	r3, r3, #12
 8003518:	2b08      	cmp	r3, #8
 800351a:	d061      	beq.n	80035e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	69db      	ldr	r3, [r3, #28]
 8003520:	2b02      	cmp	r3, #2
 8003522:	d146      	bne.n	80035b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003524:	4b33      	ldr	r3, [pc, #204]	@ (80035f4 <HAL_RCC_OscConfig+0x4cc>)
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fe f9ed 	bl	8001908 <HAL_GetTick>
 800352e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003532:	f7fe f9e9 	bl	8001908 <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e06d      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003544:	4b29      	ldr	r3, [pc, #164]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1f0      	bne.n	8003532 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a1b      	ldr	r3, [r3, #32]
 8003554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003558:	d108      	bne.n	800356c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800355a:	4b24      	ldr	r3, [pc, #144]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	4921      	ldr	r1, [pc, #132]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003568:	4313      	orrs	r3, r2
 800356a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800356c:	4b1f      	ldr	r3, [pc, #124]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a19      	ldr	r1, [r3, #32]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	430b      	orrs	r3, r1
 800357e:	491b      	ldr	r1, [pc, #108]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003584:	4b1b      	ldr	r3, [pc, #108]	@ (80035f4 <HAL_RCC_OscConfig+0x4cc>)
 8003586:	2201      	movs	r2, #1
 8003588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358a:	f7fe f9bd 	bl	8001908 <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003590:	e008      	b.n	80035a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003592:	f7fe f9b9 	bl	8001908 <HAL_GetTick>
 8003596:	4602      	mov	r2, r0
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d901      	bls.n	80035a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80035a0:	2303      	movs	r3, #3
 80035a2:	e03d      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80035a4:	4b11      	ldr	r3, [pc, #68]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d0f0      	beq.n	8003592 <HAL_RCC_OscConfig+0x46a>
 80035b0:	e035      	b.n	800361e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035b2:	4b10      	ldr	r3, [pc, #64]	@ (80035f4 <HAL_RCC_OscConfig+0x4cc>)
 80035b4:	2200      	movs	r2, #0
 80035b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b8:	f7fe f9a6 	bl	8001908 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035be:	e008      	b.n	80035d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035c0:	f7fe f9a2 	bl	8001908 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d901      	bls.n	80035d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	e026      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035d2:	4b06      	ldr	r3, [pc, #24]	@ (80035ec <HAL_RCC_OscConfig+0x4c4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d1f0      	bne.n	80035c0 <HAL_RCC_OscConfig+0x498>
 80035de:	e01e      	b.n	800361e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	2b01      	cmp	r3, #1
 80035e6:	d107      	bne.n	80035f8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e019      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
 80035ec:	40021000 	.word	0x40021000
 80035f0:	40007000 	.word	0x40007000
 80035f4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003628 <HAL_RCC_OscConfig+0x500>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	429a      	cmp	r2, r3
 800360a:	d106      	bne.n	800361a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003616:	429a      	cmp	r2, r3
 8003618:	d001      	beq.n	800361e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e000      	b.n	8003620 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800361e:	2300      	movs	r3, #0
}
 8003620:	4618      	mov	r0, r3
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40021000 	.word	0x40021000

0800362c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e0d0      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003640:	4b6a      	ldr	r3, [pc, #424]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0307 	and.w	r3, r3, #7
 8003648:	683a      	ldr	r2, [r7, #0]
 800364a:	429a      	cmp	r2, r3
 800364c:	d910      	bls.n	8003670 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800364e:	4b67      	ldr	r3, [pc, #412]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f023 0207 	bic.w	r2, r3, #7
 8003656:	4965      	ldr	r1, [pc, #404]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	4313      	orrs	r3, r2
 800365c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800365e:	4b63      	ldr	r3, [pc, #396]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	683a      	ldr	r2, [r7, #0]
 8003668:	429a      	cmp	r2, r3
 800366a:	d001      	beq.n	8003670 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e0b8      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d020      	beq.n	80036be <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b00      	cmp	r3, #0
 8003686:	d005      	beq.n	8003694 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003688:	4b59      	ldr	r3, [pc, #356]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	4a58      	ldr	r2, [pc, #352]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 800368e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003692:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036a0:	4b53      	ldr	r3, [pc, #332]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	4a52      	ldr	r2, [pc, #328]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036a6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80036aa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036ac:	4b50      	ldr	r3, [pc, #320]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	494d      	ldr	r1, [pc, #308]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0301 	and.w	r3, r3, #1
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d040      	beq.n	800374c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d107      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d2:	4b47      	ldr	r3, [pc, #284]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d115      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e07f      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d107      	bne.n	80036fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ea:	4b41      	ldr	r3, [pc, #260]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e073      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036fa:	4b3d      	ldr	r3, [pc, #244]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d101      	bne.n	800370a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e06b      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800370a:	4b39      	ldr	r3, [pc, #228]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	f023 0203 	bic.w	r2, r3, #3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4936      	ldr	r1, [pc, #216]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003718:	4313      	orrs	r3, r2
 800371a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800371c:	f7fe f8f4 	bl	8001908 <HAL_GetTick>
 8003720:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003722:	e00a      	b.n	800373a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003724:	f7fe f8f0 	bl	8001908 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003732:	4293      	cmp	r3, r2
 8003734:	d901      	bls.n	800373a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e053      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800373a:	4b2d      	ldr	r3, [pc, #180]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f003 020c 	and.w	r2, r3, #12
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	009b      	lsls	r3, r3, #2
 8003748:	429a      	cmp	r2, r3
 800374a:	d1eb      	bne.n	8003724 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0307 	and.w	r3, r3, #7
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	429a      	cmp	r2, r3
 8003758:	d210      	bcs.n	800377c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800375a:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 0207 	bic.w	r2, r3, #7
 8003762:	4922      	ldr	r1, [pc, #136]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	4313      	orrs	r3, r2
 8003768:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800376a:	4b20      	ldr	r3, [pc, #128]	@ (80037ec <HAL_RCC_ClockConfig+0x1c0>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0307 	and.w	r3, r3, #7
 8003772:	683a      	ldr	r2, [r7, #0]
 8003774:	429a      	cmp	r2, r3
 8003776:	d001      	beq.n	800377c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e032      	b.n	80037e2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b00      	cmp	r3, #0
 8003786:	d008      	beq.n	800379a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003788:	4b19      	ldr	r3, [pc, #100]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	4916      	ldr	r1, [pc, #88]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	4313      	orrs	r3, r2
 8003798:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0308 	and.w	r3, r3, #8
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80037a6:	4b12      	ldr	r3, [pc, #72]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	490e      	ldr	r1, [pc, #56]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037ba:	f000 f821 	bl	8003800 <HAL_RCC_GetSysClockFreq>
 80037be:	4602      	mov	r2, r0
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <HAL_RCC_ClockConfig+0x1c4>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	091b      	lsrs	r3, r3, #4
 80037c6:	f003 030f 	and.w	r3, r3, #15
 80037ca:	490a      	ldr	r1, [pc, #40]	@ (80037f4 <HAL_RCC_ClockConfig+0x1c8>)
 80037cc:	5ccb      	ldrb	r3, [r1, r3]
 80037ce:	fa22 f303 	lsr.w	r3, r2, r3
 80037d2:	4a09      	ldr	r2, [pc, #36]	@ (80037f8 <HAL_RCC_ClockConfig+0x1cc>)
 80037d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037d6:	4b09      	ldr	r3, [pc, #36]	@ (80037fc <HAL_RCC_ClockConfig+0x1d0>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7fe f868 	bl	80018b0 <HAL_InitTick>

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40022000 	.word	0x40022000
 80037f0:	40021000 	.word	0x40021000
 80037f4:	08008b48 	.word	0x08008b48
 80037f8:	20000014 	.word	0x20000014
 80037fc:	20000018 	.word	0x20000018

08003800 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	2300      	movs	r3, #0
 800380c:	60bb      	str	r3, [r7, #8]
 800380e:	2300      	movs	r3, #0
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	2300      	movs	r3, #0
 8003814:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003816:	2300      	movs	r3, #0
 8003818:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800381a:	4b1e      	ldr	r3, [pc, #120]	@ (8003894 <HAL_RCC_GetSysClockFreq+0x94>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 030c 	and.w	r3, r3, #12
 8003826:	2b04      	cmp	r3, #4
 8003828:	d002      	beq.n	8003830 <HAL_RCC_GetSysClockFreq+0x30>
 800382a:	2b08      	cmp	r3, #8
 800382c:	d003      	beq.n	8003836 <HAL_RCC_GetSysClockFreq+0x36>
 800382e:	e027      	b.n	8003880 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003830:	4b19      	ldr	r3, [pc, #100]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x98>)
 8003832:	613b      	str	r3, [r7, #16]
      break;
 8003834:	e027      	b.n	8003886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	0c9b      	lsrs	r3, r3, #18
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	4a17      	ldr	r2, [pc, #92]	@ (800389c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003840:	5cd3      	ldrb	r3, [r2, r3]
 8003842:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d010      	beq.n	8003870 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800384e:	4b11      	ldr	r3, [pc, #68]	@ (8003894 <HAL_RCC_GetSysClockFreq+0x94>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	0c5b      	lsrs	r3, r3, #17
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	4a11      	ldr	r2, [pc, #68]	@ (80038a0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800385a:	5cd3      	ldrb	r3, [r2, r3]
 800385c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a0d      	ldr	r2, [pc, #52]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x98>)
 8003862:	fb03 f202 	mul.w	r2, r3, r2
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	fbb2 f3f3 	udiv	r3, r2, r3
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	e004      	b.n	800387a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a0c      	ldr	r2, [pc, #48]	@ (80038a4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003874:	fb02 f303 	mul.w	r3, r2, r3
 8003878:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	613b      	str	r3, [r7, #16]
      break;
 800387e:	e002      	b.n	8003886 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003880:	4b05      	ldr	r3, [pc, #20]	@ (8003898 <HAL_RCC_GetSysClockFreq+0x98>)
 8003882:	613b      	str	r3, [r7, #16]
      break;
 8003884:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003886:	693b      	ldr	r3, [r7, #16]
}
 8003888:	4618      	mov	r0, r3
 800388a:	371c      	adds	r7, #28
 800388c:	46bd      	mov	sp, r7
 800388e:	bc80      	pop	{r7}
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	40021000 	.word	0x40021000
 8003898:	007a1200 	.word	0x007a1200
 800389c:	08008b60 	.word	0x08008b60
 80038a0:	08008b70 	.word	0x08008b70
 80038a4:	003d0900 	.word	0x003d0900

080038a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038ac:	4b02      	ldr	r3, [pc, #8]	@ (80038b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80038ae:	681b      	ldr	r3, [r3, #0]
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr
 80038b8:	20000014 	.word	0x20000014

080038bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038c0:	f7ff fff2 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 80038c4:	4602      	mov	r2, r0
 80038c6:	4b05      	ldr	r3, [pc, #20]	@ (80038dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	0a1b      	lsrs	r3, r3, #8
 80038cc:	f003 0307 	and.w	r3, r3, #7
 80038d0:	4903      	ldr	r1, [pc, #12]	@ (80038e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038d2:	5ccb      	ldrb	r3, [r1, r3]
 80038d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038d8:	4618      	mov	r0, r3
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40021000 	.word	0x40021000
 80038e0:	08008b58 	.word	0x08008b58

080038e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038e8:	f7ff ffde 	bl	80038a8 <HAL_RCC_GetHCLKFreq>
 80038ec:	4602      	mov	r2, r0
 80038ee:	4b05      	ldr	r3, [pc, #20]	@ (8003904 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	0adb      	lsrs	r3, r3, #11
 80038f4:	f003 0307 	and.w	r3, r3, #7
 80038f8:	4903      	ldr	r1, [pc, #12]	@ (8003908 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038fa:	5ccb      	ldrb	r3, [r1, r3]
 80038fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003900:	4618      	mov	r0, r3
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40021000 	.word	0x40021000
 8003908:	08008b58 	.word	0x08008b58

0800390c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003914:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <RCC_Delay+0x34>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a0a      	ldr	r2, [pc, #40]	@ (8003944 <RCC_Delay+0x38>)
 800391a:	fba2 2303 	umull	r2, r3, r2, r3
 800391e:	0a5b      	lsrs	r3, r3, #9
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	fb02 f303 	mul.w	r3, r2, r3
 8003926:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003928:	bf00      	nop
  }
  while (Delay --);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	1e5a      	subs	r2, r3, #1
 800392e:	60fa      	str	r2, [r7, #12]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d1f9      	bne.n	8003928 <RCC_Delay+0x1c>
}
 8003934:	bf00      	nop
 8003936:	bf00      	nop
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	bc80      	pop	{r7}
 800393e:	4770      	bx	lr
 8003940:	20000014 	.word	0x20000014
 8003944:	10624dd3 	.word	0x10624dd3

08003948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e041      	b.n	80039de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7fe ff04 	bl	800277c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	3304      	adds	r3, #4
 8003984:	4619      	mov	r1, r3
 8003986:	4610      	mov	r0, r2
 8003988:	f000 fd40 	bl	800440c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2201      	movs	r2, #1
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2201      	movs	r2, #1
 80039d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2201      	movs	r2, #1
 80039d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039dc:	2300      	movs	r3, #0
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3708      	adds	r7, #8
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d001      	beq.n	8003a00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e03a      	b.n	8003a76 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2202      	movs	r2, #2
 8003a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f042 0201 	orr.w	r2, r2, #1
 8003a16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a18      	ldr	r2, [pc, #96]	@ (8003a80 <HAL_TIM_Base_Start_IT+0x98>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d00e      	beq.n	8003a40 <HAL_TIM_Base_Start_IT+0x58>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2a:	d009      	beq.n	8003a40 <HAL_TIM_Base_Start_IT+0x58>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a14      	ldr	r2, [pc, #80]	@ (8003a84 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d004      	beq.n	8003a40 <HAL_TIM_Base_Start_IT+0x58>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a13      	ldr	r2, [pc, #76]	@ (8003a88 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d111      	bne.n	8003a64 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2b06      	cmp	r3, #6
 8003a50:	d010      	beq.n	8003a74 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f042 0201 	orr.w	r2, r2, #1
 8003a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a62:	e007      	b.n	8003a74 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3714      	adds	r7, #20
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr
 8003a80:	40012c00 	.word	0x40012c00
 8003a84:	40000400 	.word	0x40000400
 8003a88:	40000800 	.word	0x40000800

08003a8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e041      	b.n	8003b22 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d106      	bne.n	8003ab8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7fe fe24 	bl	8002700 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2202      	movs	r2, #2
 8003abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4610      	mov	r0, r2
 8003acc:	f000 fc9e 	bl	800440c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d109      	bne.n	8003b50 <HAL_TIM_PWM_Start+0x24>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	bf14      	ite	ne
 8003b48:	2301      	movne	r3, #1
 8003b4a:	2300      	moveq	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	e022      	b.n	8003b96 <HAL_TIM_PWM_Start+0x6a>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	2b04      	cmp	r3, #4
 8003b54:	d109      	bne.n	8003b6a <HAL_TIM_PWM_Start+0x3e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	bf14      	ite	ne
 8003b62:	2301      	movne	r3, #1
 8003b64:	2300      	moveq	r3, #0
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	e015      	b.n	8003b96 <HAL_TIM_PWM_Start+0x6a>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d109      	bne.n	8003b84 <HAL_TIM_PWM_Start+0x58>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	bf14      	ite	ne
 8003b7c:	2301      	movne	r3, #1
 8003b7e:	2300      	moveq	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	e008      	b.n	8003b96 <HAL_TIM_PWM_Start+0x6a>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e05e      	b.n	8003c5c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_PWM_Start+0x82>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bac:	e013      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xaa>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_PWM_Start+0x92>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bbc:	e00b      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xaa>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_PWM_Start+0xa2>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bcc:	e003      	b.n	8003bd6 <HAL_TIM_PWM_Start+0xaa>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	6839      	ldr	r1, [r7, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 fea0 	bl	8004924 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a1e      	ldr	r2, [pc, #120]	@ (8003c64 <HAL_TIM_PWM_Start+0x138>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d107      	bne.n	8003bfe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bfc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a18      	ldr	r2, [pc, #96]	@ (8003c64 <HAL_TIM_PWM_Start+0x138>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d00e      	beq.n	8003c26 <HAL_TIM_PWM_Start+0xfa>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c10:	d009      	beq.n	8003c26 <HAL_TIM_PWM_Start+0xfa>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a14      	ldr	r2, [pc, #80]	@ (8003c68 <HAL_TIM_PWM_Start+0x13c>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <HAL_TIM_PWM_Start+0xfa>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a12      	ldr	r2, [pc, #72]	@ (8003c6c <HAL_TIM_PWM_Start+0x140>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d111      	bne.n	8003c4a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b06      	cmp	r3, #6
 8003c36:	d010      	beq.n	8003c5a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c48:	e007      	b.n	8003c5a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3710      	adds	r7, #16
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40012c00 	.word	0x40012c00
 8003c68:	40000400 	.word	0x40000400
 8003c6c:	40000800 	.word	0x40000800

08003c70 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d101      	bne.n	8003c84 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e093      	b.n	8003dac <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d106      	bne.n	8003c9e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f7fe fd93 	bl	80027c4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	6812      	ldr	r2, [r2, #0]
 8003cb0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cb4:	f023 0307 	bic.w	r3, r3, #7
 8003cb8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	f000 fba1 	bl	800440c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	699b      	ldr	r3, [r3, #24]
 8003cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
 8003ce0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	697a      	ldr	r2, [r7, #20]
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cf2:	f023 0303 	bic.w	r3, r3, #3
 8003cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	689a      	ldr	r2, [r3, #8]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	021b      	lsls	r3, r3, #8
 8003d02:	4313      	orrs	r3, r2
 8003d04:	693a      	ldr	r2, [r7, #16]
 8003d06:	4313      	orrs	r3, r2
 8003d08:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003d10:	f023 030c 	bic.w	r3, r3, #12
 8003d14:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	68da      	ldr	r2, [r3, #12]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	021b      	lsls	r3, r3, #8
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	4313      	orrs	r3, r2
 8003d32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	011a      	lsls	r2, r3, #4
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	031b      	lsls	r3, r3, #12
 8003d40:	4313      	orrs	r3, r2
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003d4e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	011b      	lsls	r3, r3, #4
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68fa      	ldr	r2, [r7, #12]
 8003d78:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003daa:	2300      	movs	r3, #0
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3718      	adds	r7, #24
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dc4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003dcc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dd4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ddc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d110      	bne.n	8003e06 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d102      	bne.n	8003df0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003dea:	7b7b      	ldrb	r3, [r7, #13]
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d001      	beq.n	8003df4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e069      	b.n	8003ec8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2202      	movs	r2, #2
 8003e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e04:	e031      	b.n	8003e6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d110      	bne.n	8003e2e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e0c:	7bbb      	ldrb	r3, [r7, #14]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d102      	bne.n	8003e18 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e12:	7b3b      	ldrb	r3, [r7, #12]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e055      	b.n	8003ec8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2202      	movs	r2, #2
 8003e28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e2c:	e01d      	b.n	8003e6a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e2e:	7bfb      	ldrb	r3, [r7, #15]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d108      	bne.n	8003e46 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e34:	7bbb      	ldrb	r3, [r7, #14]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d105      	bne.n	8003e46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e3a:	7b7b      	ldrb	r3, [r7, #13]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d102      	bne.n	8003e46 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e40:	7b3b      	ldrb	r3, [r7, #12]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d001      	beq.n	8003e4a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e03e      	b.n	8003ec8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2202      	movs	r2, #2
 8003e4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2202      	movs	r2, #2
 8003e56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2202      	movs	r2, #2
 8003e66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d003      	beq.n	8003e78 <HAL_TIM_Encoder_Start+0xc4>
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d008      	beq.n	8003e88 <HAL_TIM_Encoder_Start+0xd4>
 8003e76:	e00f      	b.n	8003e98 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	2100      	movs	r1, #0
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fd4f 	bl	8004924 <TIM_CCxChannelCmd>
      break;
 8003e86:	e016      	b.n	8003eb6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	2104      	movs	r1, #4
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 fd47 	bl	8004924 <TIM_CCxChannelCmd>
      break;
 8003e96:	e00e      	b.n	8003eb6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	f000 fd3f 	bl	8004924 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	2104      	movs	r1, #4
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f000 fd38 	bl	8004924 <TIM_CCxChannelCmd>
      break;
 8003eb4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f042 0201 	orr.w	r2, r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d020      	beq.n	8003f34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0202 	mvn.w	r2, #2
 8003f04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f000 fa5a 	bl	80043d4 <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 fa4d 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 fa5c 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f003 0304 	and.w	r3, r3, #4
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d020      	beq.n	8003f80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01b      	beq.n	8003f80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f06f 0204 	mvn.w	r2, #4
 8003f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2202      	movs	r2, #2
 8003f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 fa34 	bl	80043d4 <HAL_TIM_IC_CaptureCallback>
 8003f6c:	e005      	b.n	8003f7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 fa27 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 fa36 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d020      	beq.n	8003fcc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f003 0308 	and.w	r3, r3, #8
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d01b      	beq.n	8003fcc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f06f 0208 	mvn.w	r2, #8
 8003f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2204      	movs	r2, #4
 8003fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fa0e 	bl	80043d4 <HAL_TIM_IC_CaptureCallback>
 8003fb8:	e005      	b.n	8003fc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fa01 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 fa10 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f003 0310 	and.w	r3, r3, #16
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d020      	beq.n	8004018 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f003 0310 	and.w	r3, r3, #16
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d01b      	beq.n	8004018 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f06f 0210 	mvn.w	r2, #16
 8003fe8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2208      	movs	r2, #8
 8003fee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	69db      	ldr	r3, [r3, #28]
 8003ff6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f9e8 	bl	80043d4 <HAL_TIM_IC_CaptureCallback>
 8004004:	e005      	b.n	8004012 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f9db 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 f9ea 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	2b00      	cmp	r3, #0
 8004020:	d00c      	beq.n	800403c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b00      	cmp	r3, #0
 800402a:	d007      	beq.n	800403c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f06f 0201 	mvn.w	r2, #1
 8004034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7fd f870 	bl	800111c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00c      	beq.n	8004060 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800404c:	2b00      	cmp	r3, #0
 800404e:	d007      	beq.n	8004060 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 fd3e 	bl	8004adc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00c      	beq.n	8004084 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004070:	2b00      	cmp	r3, #0
 8004072:	d007      	beq.n	8004084 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800407c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 f9ba 	bl	80043f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	f003 0320 	and.w	r3, r3, #32
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00c      	beq.n	80040a8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f003 0320 	and.w	r3, r3, #32
 8004094:	2b00      	cmp	r3, #0
 8004096:	d007      	beq.n	80040a8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0220 	mvn.w	r2, #32
 80040a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	f000 fd11 	bl	8004aca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040a8:	bf00      	nop
 80040aa:	3710      	adds	r7, #16
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d101      	bne.n	80040ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e0ae      	b.n	800422c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b0c      	cmp	r3, #12
 80040da:	f200 809f 	bhi.w	800421c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80040de:	a201      	add	r2, pc, #4	@ (adr r2, 80040e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80040e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e4:	08004119 	.word	0x08004119
 80040e8:	0800421d 	.word	0x0800421d
 80040ec:	0800421d 	.word	0x0800421d
 80040f0:	0800421d 	.word	0x0800421d
 80040f4:	08004159 	.word	0x08004159
 80040f8:	0800421d 	.word	0x0800421d
 80040fc:	0800421d 	.word	0x0800421d
 8004100:	0800421d 	.word	0x0800421d
 8004104:	0800419b 	.word	0x0800419b
 8004108:	0800421d 	.word	0x0800421d
 800410c:	0800421d 	.word	0x0800421d
 8004110:	0800421d 	.word	0x0800421d
 8004114:	080041db 	.word	0x080041db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68b9      	ldr	r1, [r7, #8]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 f9e2 	bl	80044e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699a      	ldr	r2, [r3, #24]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f042 0208 	orr.w	r2, r2, #8
 8004132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	699a      	ldr	r2, [r3, #24]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0204 	bic.w	r2, r2, #4
 8004142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6999      	ldr	r1, [r3, #24]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	691a      	ldr	r2, [r3, #16]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	619a      	str	r2, [r3, #24]
      break;
 8004156:	e064      	b.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fa28 	bl	80045b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699a      	ldr	r2, [r3, #24]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004172:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699a      	ldr	r2, [r3, #24]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004182:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6999      	ldr	r1, [r3, #24]
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	021a      	lsls	r2, r3, #8
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	619a      	str	r2, [r3, #24]
      break;
 8004198:	e043      	b.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68b9      	ldr	r1, [r7, #8]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f000 fa71 	bl	8004688 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69da      	ldr	r2, [r3, #28]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f042 0208 	orr.w	r2, r2, #8
 80041b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	69da      	ldr	r2, [r3, #28]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0204 	bic.w	r2, r2, #4
 80041c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	69d9      	ldr	r1, [r3, #28]
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	691a      	ldr	r2, [r3, #16]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	61da      	str	r2, [r3, #28]
      break;
 80041d8:	e023      	b.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68b9      	ldr	r1, [r7, #8]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f000 fabb 	bl	800475c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	69da      	ldr	r2, [r3, #28]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	69da      	ldr	r2, [r3, #28]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004204:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69d9      	ldr	r1, [r3, #28]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	021a      	lsls	r2, r3, #8
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	430a      	orrs	r2, r1
 8004218:	61da      	str	r2, [r3, #28]
      break;
 800421a:	e002      	b.n	8004222 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	75fb      	strb	r3, [r7, #23]
      break;
 8004220:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800422a:	7dfb      	ldrb	r3, [r7, #23]
}
 800422c:	4618      	mov	r0, r3
 800422e:	3718      	adds	r7, #24
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800423e:	2300      	movs	r3, #0
 8004240:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004248:	2b01      	cmp	r3, #1
 800424a:	d101      	bne.n	8004250 <HAL_TIM_ConfigClockSource+0x1c>
 800424c:	2302      	movs	r3, #2
 800424e:	e0b4      	b.n	80043ba <HAL_TIM_ConfigClockSource+0x186>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800426e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004276:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004288:	d03e      	beq.n	8004308 <HAL_TIM_ConfigClockSource+0xd4>
 800428a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800428e:	f200 8087 	bhi.w	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004296:	f000 8086 	beq.w	80043a6 <HAL_TIM_ConfigClockSource+0x172>
 800429a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800429e:	d87f      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042a0:	2b70      	cmp	r3, #112	@ 0x70
 80042a2:	d01a      	beq.n	80042da <HAL_TIM_ConfigClockSource+0xa6>
 80042a4:	2b70      	cmp	r3, #112	@ 0x70
 80042a6:	d87b      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042a8:	2b60      	cmp	r3, #96	@ 0x60
 80042aa:	d050      	beq.n	800434e <HAL_TIM_ConfigClockSource+0x11a>
 80042ac:	2b60      	cmp	r3, #96	@ 0x60
 80042ae:	d877      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042b0:	2b50      	cmp	r3, #80	@ 0x50
 80042b2:	d03c      	beq.n	800432e <HAL_TIM_ConfigClockSource+0xfa>
 80042b4:	2b50      	cmp	r3, #80	@ 0x50
 80042b6:	d873      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042b8:	2b40      	cmp	r3, #64	@ 0x40
 80042ba:	d058      	beq.n	800436e <HAL_TIM_ConfigClockSource+0x13a>
 80042bc:	2b40      	cmp	r3, #64	@ 0x40
 80042be:	d86f      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042c0:	2b30      	cmp	r3, #48	@ 0x30
 80042c2:	d064      	beq.n	800438e <HAL_TIM_ConfigClockSource+0x15a>
 80042c4:	2b30      	cmp	r3, #48	@ 0x30
 80042c6:	d86b      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042c8:	2b20      	cmp	r3, #32
 80042ca:	d060      	beq.n	800438e <HAL_TIM_ConfigClockSource+0x15a>
 80042cc:	2b20      	cmp	r3, #32
 80042ce:	d867      	bhi.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d05c      	beq.n	800438e <HAL_TIM_ConfigClockSource+0x15a>
 80042d4:	2b10      	cmp	r3, #16
 80042d6:	d05a      	beq.n	800438e <HAL_TIM_ConfigClockSource+0x15a>
 80042d8:	e062      	b.n	80043a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042ea:	f000 fafc 	bl	80048e6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	609a      	str	r2, [r3, #8]
      break;
 8004306:	e04f      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004318:	f000 fae5 	bl	80048e6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800432a:	609a      	str	r2, [r3, #8]
      break;
 800432c:	e03c      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800433a:	461a      	mov	r2, r3
 800433c:	f000 fa5c 	bl	80047f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2150      	movs	r1, #80	@ 0x50
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fab3 	bl	80048b2 <TIM_ITRx_SetConfig>
      break;
 800434c:	e02c      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800435a:	461a      	mov	r2, r3
 800435c:	f000 fa7a 	bl	8004854 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2160      	movs	r1, #96	@ 0x60
 8004366:	4618      	mov	r0, r3
 8004368:	f000 faa3 	bl	80048b2 <TIM_ITRx_SetConfig>
      break;
 800436c:	e01c      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800437a:	461a      	mov	r2, r3
 800437c:	f000 fa3c 	bl	80047f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2140      	movs	r1, #64	@ 0x40
 8004386:	4618      	mov	r0, r3
 8004388:	f000 fa93 	bl	80048b2 <TIM_ITRx_SetConfig>
      break;
 800438c:	e00c      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4619      	mov	r1, r3
 8004398:	4610      	mov	r0, r2
 800439a:	f000 fa8a 	bl	80048b2 <TIM_ITRx_SetConfig>
      break;
 800439e:	e003      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
      break;
 80043a4:	e000      	b.n	80043a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr

080043d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bc80      	pop	{r7}
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr

080043f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	bc80      	pop	{r7}
 8004408:	4770      	bx	lr
	...

0800440c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800440c:	b480      	push	{r7}
 800440e:	b085      	sub	sp, #20
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a2f      	ldr	r2, [pc, #188]	@ (80044dc <TIM_Base_SetConfig+0xd0>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d00b      	beq.n	800443c <TIM_Base_SetConfig+0x30>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800442a:	d007      	beq.n	800443c <TIM_Base_SetConfig+0x30>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a2c      	ldr	r2, [pc, #176]	@ (80044e0 <TIM_Base_SetConfig+0xd4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d003      	beq.n	800443c <TIM_Base_SetConfig+0x30>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a2b      	ldr	r2, [pc, #172]	@ (80044e4 <TIM_Base_SetConfig+0xd8>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d108      	bne.n	800444e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004442:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a22      	ldr	r2, [pc, #136]	@ (80044dc <TIM_Base_SetConfig+0xd0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00b      	beq.n	800446e <TIM_Base_SetConfig+0x62>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800445c:	d007      	beq.n	800446e <TIM_Base_SetConfig+0x62>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a1f      	ldr	r2, [pc, #124]	@ (80044e0 <TIM_Base_SetConfig+0xd4>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d003      	beq.n	800446e <TIM_Base_SetConfig+0x62>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <TIM_Base_SetConfig+0xd8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d108      	bne.n	8004480 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	4313      	orrs	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	4313      	orrs	r3, r2
 800448c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a0d      	ldr	r2, [pc, #52]	@ (80044dc <TIM_Base_SetConfig+0xd0>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d103      	bne.n	80044b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	691a      	ldr	r2, [r3, #16]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d005      	beq.n	80044d2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	f023 0201 	bic.w	r2, r3, #1
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	611a      	str	r2, [r3, #16]
  }
}
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr
 80044dc:	40012c00 	.word	0x40012c00
 80044e0:	40000400 	.word	0x40000400
 80044e4:	40000800 	.word	0x40000800

080044e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b087      	sub	sp, #28
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a1b      	ldr	r3, [r3, #32]
 80044fc:	f023 0201 	bic.w	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f023 0303 	bic.w	r3, r3, #3
 800451e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f023 0302 	bic.w	r3, r3, #2
 8004530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	4313      	orrs	r3, r2
 800453a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a1c      	ldr	r2, [pc, #112]	@ (80045b0 <TIM_OC1_SetConfig+0xc8>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d10c      	bne.n	800455e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f023 0308 	bic.w	r3, r3, #8
 800454a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f023 0304 	bic.w	r3, r3, #4
 800455c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a13      	ldr	r2, [pc, #76]	@ (80045b0 <TIM_OC1_SetConfig+0xc8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d111      	bne.n	800458a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800456c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004574:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4313      	orrs	r3, r2
 800457e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	693a      	ldr	r2, [r7, #16]
 800458e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	685a      	ldr	r2, [r3, #4]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	621a      	str	r2, [r3, #32]
}
 80045a4:	bf00      	nop
 80045a6:	371c      	adds	r7, #28
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bc80      	pop	{r7}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40012c00 	.word	0x40012c00

080045b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b087      	sub	sp, #28
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	f023 0210 	bic.w	r2, r3, #16
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	021b      	lsls	r3, r3, #8
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	f023 0320 	bic.w	r3, r3, #32
 80045fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	4313      	orrs	r3, r2
 800460a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a1d      	ldr	r2, [pc, #116]	@ (8004684 <TIM_OC2_SetConfig+0xd0>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d10d      	bne.n	8004630 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800461a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	011b      	lsls	r3, r3, #4
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	4313      	orrs	r3, r2
 8004626:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800462e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <TIM_OC2_SetConfig+0xd0>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d113      	bne.n	8004660 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800463e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004646:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	695b      	ldr	r3, [r3, #20]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	693a      	ldr	r2, [r7, #16]
 8004650:	4313      	orrs	r3, r2
 8004652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	699b      	ldr	r3, [r3, #24]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	693a      	ldr	r2, [r7, #16]
 800465c:	4313      	orrs	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	693a      	ldr	r2, [r7, #16]
 8004664:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	68fa      	ldr	r2, [r7, #12]
 800466a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	621a      	str	r2, [r3, #32]
}
 800467a:	bf00      	nop
 800467c:	371c      	adds	r7, #28
 800467e:	46bd      	mov	sp, r7
 8004680:	bc80      	pop	{r7}
 8004682:	4770      	bx	lr
 8004684:	40012c00 	.word	0x40012c00

08004688 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004688:	b480      	push	{r7}
 800468a:	b087      	sub	sp, #28
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69db      	ldr	r3, [r3, #28]
 80046ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f023 0303 	bic.w	r3, r3, #3
 80046be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68fa      	ldr	r2, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80046d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	021b      	lsls	r3, r3, #8
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	4313      	orrs	r3, r2
 80046dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004758 <TIM_OC3_SetConfig+0xd0>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d10d      	bne.n	8004702 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	021b      	lsls	r3, r3, #8
 80046f4:	697a      	ldr	r2, [r7, #20]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004700:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a14      	ldr	r2, [pc, #80]	@ (8004758 <TIM_OC3_SetConfig+0xd0>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d113      	bne.n	8004732 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004710:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004718:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	695b      	ldr	r3, [r3, #20]
 800471e:	011b      	lsls	r3, r3, #4
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	4313      	orrs	r3, r2
 8004724:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	699b      	ldr	r3, [r3, #24]
 800472a:	011b      	lsls	r3, r3, #4
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	4313      	orrs	r3, r2
 8004730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	697a      	ldr	r2, [r7, #20]
 800474a:	621a      	str	r2, [r3, #32]
}
 800474c:	bf00      	nop
 800474e:	371c      	adds	r7, #28
 8004750:	46bd      	mov	sp, r7
 8004752:	bc80      	pop	{r7}
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	40012c00 	.word	0x40012c00

0800475c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	69db      	ldr	r3, [r3, #28]
 8004782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800478a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004792:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	021b      	lsls	r3, r3, #8
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	4313      	orrs	r3, r2
 800479e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	031b      	lsls	r3, r3, #12
 80047ae:	693a      	ldr	r2, [r7, #16]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a0f      	ldr	r2, [pc, #60]	@ (80047f4 <TIM_OC4_SetConfig+0x98>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d109      	bne.n	80047d0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	019b      	lsls	r3, r3, #6
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	621a      	str	r2, [r3, #32]
}
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	40012c00 	.word	0x40012c00

080047f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b087      	sub	sp, #28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a1b      	ldr	r3, [r3, #32]
 800480e:	f023 0201 	bic.w	r2, r3, #1
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	699b      	ldr	r3, [r3, #24]
 800481a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	f023 030a 	bic.w	r3, r3, #10
 8004834:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4313      	orrs	r3, r2
 800483c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	693a      	ldr	r2, [r7, #16]
 8004842:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	bf00      	nop
 800484c:	371c      	adds	r7, #28
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr

08004854 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004854:	b480      	push	{r7}
 8004856:	b087      	sub	sp, #28
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	f023 0210 	bic.w	r2, r3, #16
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800487e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	031b      	lsls	r3, r3, #12
 8004884:	693a      	ldr	r2, [r7, #16]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004890:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	4313      	orrs	r3, r2
 800489a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	621a      	str	r2, [r3, #32]
}
 80048a8:	bf00      	nop
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr

080048b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b085      	sub	sp, #20
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
 80048ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	f043 0307 	orr.w	r3, r3, #7
 80048d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	609a      	str	r2, [r3, #8]
}
 80048dc:	bf00      	nop
 80048de:	3714      	adds	r7, #20
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bc80      	pop	{r7}
 80048e4:	4770      	bx	lr

080048e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b087      	sub	sp, #28
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	60f8      	str	r0, [r7, #12]
 80048ee:	60b9      	str	r1, [r7, #8]
 80048f0:	607a      	str	r2, [r7, #4]
 80048f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004900:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	021a      	lsls	r2, r3, #8
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	431a      	orrs	r2, r3
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	4313      	orrs	r3, r2
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	4313      	orrs	r3, r2
 8004912:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	609a      	str	r2, [r3, #8]
}
 800491a:	bf00      	nop
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f003 031f 	and.w	r3, r3, #31
 8004936:	2201      	movs	r2, #1
 8004938:	fa02 f303 	lsl.w	r3, r2, r3
 800493c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6a1a      	ldr	r2, [r3, #32]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	43db      	mvns	r3, r3
 8004946:	401a      	ands	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6a1a      	ldr	r2, [r3, #32]
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 031f 	and.w	r3, r3, #31
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	fa01 f303 	lsl.w	r3, r1, r3
 800495c:	431a      	orrs	r2, r3
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	621a      	str	r2, [r3, #32]
}
 8004962:	bf00      	nop
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr

0800496c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800497c:	2b01      	cmp	r3, #1
 800497e:	d101      	bne.n	8004984 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004980:	2302      	movs	r3, #2
 8004982:	e046      	b.n	8004a12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2202      	movs	r2, #2
 8004990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a16      	ldr	r2, [pc, #88]	@ (8004a1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d00e      	beq.n	80049e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d0:	d009      	beq.n	80049e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a12      	ldr	r2, [pc, #72]	@ (8004a20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d004      	beq.n	80049e6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a10      	ldr	r2, [pc, #64]	@ (8004a24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d10c      	bne.n	8004a00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	68ba      	ldr	r2, [r7, #8]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3714      	adds	r7, #20
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr
 8004a1c:	40012c00 	.word	0x40012c00
 8004a20:	40000400 	.word	0x40000400
 8004a24:	40000800 	.word	0x40000800

08004a28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b085      	sub	sp, #20
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d101      	bne.n	8004a44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004a40:	2302      	movs	r3, #2
 8004a42:	e03d      	b.n	8004ac0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	69db      	ldr	r3, [r3, #28]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3714      	adds	r7, #20
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr

08004aca <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004aca:	b480      	push	{r7}
 8004acc:	b083      	sub	sp, #12
 8004ace:	af00      	add	r7, sp, #0
 8004ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bc80      	pop	{r7}
 8004ada:	4770      	bx	lr

08004adc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004adc:	b480      	push	{r7}
 8004ade:	b083      	sub	sp, #12
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr

08004aee <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aee:	b580      	push	{r7, lr}
 8004af0:	b082      	sub	sp, #8
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e042      	b.n	8004b86 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d106      	bne.n	8004b1a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f7fd ff1f 	bl	8002958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2224      	movs	r2, #36	@ 0x24
 8004b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b30:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f000 fd62 	bl	80055fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	691a      	ldr	r2, [r3, #16]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	695a      	ldr	r2, [r3, #20]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b56:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68da      	ldr	r2, [r3, #12]
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b66:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2220      	movs	r2, #32
 8004b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2220      	movs	r2, #32
 8004b7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b08a      	sub	sp, #40	@ 0x28
 8004b92:	af02      	add	r7, sp, #8
 8004b94:	60f8      	str	r0, [r7, #12]
 8004b96:	60b9      	str	r1, [r7, #8]
 8004b98:	603b      	str	r3, [r7, #0]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	2b20      	cmp	r3, #32
 8004bac:	d175      	bne.n	8004c9a <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <HAL_UART_Transmit+0x2c>
 8004bb4:	88fb      	ldrh	r3, [r7, #6]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e06e      	b.n	8004c9c <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2221      	movs	r2, #33	@ 0x21
 8004bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bcc:	f7fc fe9c 	bl	8001908 <HAL_GetTick>
 8004bd0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	88fa      	ldrh	r2, [r7, #6]
 8004bd6:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	88fa      	ldrh	r2, [r7, #6]
 8004bdc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004be6:	d108      	bne.n	8004bfa <HAL_UART_Transmit+0x6c>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d104      	bne.n	8004bfa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	61bb      	str	r3, [r7, #24]
 8004bf8:	e003      	b.n	8004c02 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c02:	e02e      	b.n	8004c62 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2180      	movs	r1, #128	@ 0x80
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f000 fb00 	bl	8005214 <UART_WaitOnFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d005      	beq.n	8004c26 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e03a      	b.n	8004c9c <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10b      	bne.n	8004c44 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	881b      	ldrh	r3, [r3, #0]
 8004c30:	461a      	mov	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c3a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	3302      	adds	r3, #2
 8004c40:	61bb      	str	r3, [r7, #24]
 8004c42:	e007      	b.n	8004c54 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	781a      	ldrb	r2, [r3, #0]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004c4e:	69fb      	ldr	r3, [r7, #28]
 8004c50:	3301      	adds	r3, #1
 8004c52:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1cb      	bne.n	8004c04 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	2200      	movs	r2, #0
 8004c74:	2140      	movs	r1, #64	@ 0x40
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 facc 	bl	8005214 <UART_WaitOnFlagUntilTimeout>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d005      	beq.n	8004c8e <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e006      	b.n	8004c9c <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2220      	movs	r2, #32
 8004c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	e000      	b.n	8004c9c <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c9a:	2302      	movs	r3, #2
  }
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3720      	adds	r7, #32
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b0ba      	sub	sp, #232	@ 0xe8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68db      	ldr	r3, [r3, #12]
 8004cbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004ce2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10f      	bne.n	8004d0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cee:	f003 0320 	and.w	r3, r3, #32
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d009      	beq.n	8004d0a <HAL_UART_IRQHandler+0x66>
 8004cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cfa:	f003 0320 	and.w	r3, r3, #32
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 fbbc 	bl	8005480 <UART_Receive_IT>
      return;
 8004d08:	e25b      	b.n	80051c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004d0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f000 80de 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x22c>
 8004d14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d106      	bne.n	8004d2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 80d1 	beq.w	8004ed0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00b      	beq.n	8004d52 <HAL_UART_IRQHandler+0xae>
 8004d3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d005      	beq.n	8004d52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f043 0201 	orr.w	r2, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d56:	f003 0304 	and.w	r3, r3, #4
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00b      	beq.n	8004d76 <HAL_UART_IRQHandler+0xd2>
 8004d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d005      	beq.n	8004d76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	f043 0202 	orr.w	r2, r3, #2
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00b      	beq.n	8004d9a <HAL_UART_IRQHandler+0xf6>
 8004d82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d005      	beq.n	8004d9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d92:	f043 0204 	orr.w	r2, r3, #4
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d9e:	f003 0308 	and.w	r3, r3, #8
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d011      	beq.n	8004dca <HAL_UART_IRQHandler+0x126>
 8004da6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d105      	bne.n	8004dbe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d005      	beq.n	8004dca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc2:	f043 0208 	orr.w	r2, r3, #8
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f000 81f2 	beq.w	80051b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dd8:	f003 0320 	and.w	r3, r3, #32
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d008      	beq.n	8004df2 <HAL_UART_IRQHandler+0x14e>
 8004de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de4:	f003 0320 	and.w	r3, r3, #32
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d002      	beq.n	8004df2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fb47 	bl	8005480 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	695b      	ldr	r3, [r3, #20]
 8004df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	bf14      	ite	ne
 8004e00:	2301      	movne	r3, #1
 8004e02:	2300      	moveq	r3, #0
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0e:	f003 0308 	and.w	r3, r3, #8
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d103      	bne.n	8004e1e <HAL_UART_IRQHandler+0x17a>
 8004e16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d04f      	beq.n	8004ebe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fa51 	bl	80052c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d041      	beq.n	8004eb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	3314      	adds	r3, #20
 8004e38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e40:	e853 3f00 	ldrex	r3, [r3]
 8004e44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	3314      	adds	r3, #20
 8004e5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004e5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004e62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004e6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004e6e:	e841 2300 	strex	r3, r2, [r1]
 8004e72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004e76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d1d9      	bne.n	8004e32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d013      	beq.n	8004eae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e8a:	4a7e      	ldr	r2, [pc, #504]	@ (8005084 <HAL_UART_IRQHandler+0x3e0>)
 8004e8c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fd ff1c 	bl	8002cd0 <HAL_DMA_Abort_IT>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d016      	beq.n	8004ecc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ea8:	4610      	mov	r0, r2
 8004eaa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eac:	e00e      	b.n	8004ecc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 f99c 	bl	80051ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eb4:	e00a      	b.n	8004ecc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f000 f998 	bl	80051ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ebc:	e006      	b.n	8004ecc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f000 f994 	bl	80051ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004eca:	e175      	b.n	80051b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ecc:	bf00      	nop
    return;
 8004ece:	e173      	b.n	80051b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	f040 814f 	bne.w	8005178 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ede:	f003 0310 	and.w	r3, r3, #16
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 8148 	beq.w	8005178 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8141 	beq.w	8005178 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	60bb      	str	r3, [r7, #8]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	60bb      	str	r3, [r7, #8]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	60bb      	str	r3, [r7, #8]
 8004f0a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	f000 80b6 	beq.w	8005088 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f28:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 8145 	beq.w	80051bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	f080 813e 	bcs.w	80051bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f46:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b20      	cmp	r3, #32
 8004f50:	f000 8088 	beq.w	8005064 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	330c      	adds	r3, #12
 8004f5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f62:	e853 3f00 	ldrex	r3, [r3]
 8004f66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004f6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004f80:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f88:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f8c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f90:	e841 2300 	strex	r3, r2, [r1]
 8004f94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1d9      	bne.n	8004f54 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3314      	adds	r3, #20
 8004fa6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fa8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004faa:	e853 3f00 	ldrex	r3, [r3]
 8004fae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004fb0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3314      	adds	r3, #20
 8004fc0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004fc4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004fc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004fcc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004fd0:	e841 2300 	strex	r3, r2, [r1]
 8004fd4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004fd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d1e1      	bne.n	8004fa0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	3314      	adds	r3, #20
 8004fe2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fe6:	e853 3f00 	ldrex	r3, [r3]
 8004fea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004fec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ff2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	3314      	adds	r3, #20
 8004ffc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005000:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005002:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005004:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005006:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005008:	e841 2300 	strex	r3, r2, [r1]
 800500c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800500e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1e3      	bne.n	8004fdc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2220      	movs	r2, #32
 8005018:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	330c      	adds	r3, #12
 8005028:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800502a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800502c:	e853 3f00 	ldrex	r3, [r3]
 8005030:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005034:	f023 0310 	bic.w	r3, r3, #16
 8005038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	330c      	adds	r3, #12
 8005042:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005046:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005048:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800504a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800504c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800504e:	e841 2300 	strex	r3, r2, [r1]
 8005052:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005054:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005056:	2b00      	cmp	r3, #0
 8005058:	d1e3      	bne.n	8005022 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800505e:	4618      	mov	r0, r3
 8005060:	f7fd fdfb 	bl	8002c5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005072:	b29b      	uxth	r3, r3
 8005074:	1ad3      	subs	r3, r2, r3
 8005076:	b29b      	uxth	r3, r3
 8005078:	4619      	mov	r1, r3
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f8bf 	bl	80051fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005080:	e09c      	b.n	80051bc <HAL_UART_IRQHandler+0x518>
 8005082:	bf00      	nop
 8005084:	0800538b 	.word	0x0800538b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005090:	b29b      	uxth	r3, r3
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 808e 	beq.w	80051c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80050a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 8089 	beq.w	80051c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	330c      	adds	r3, #12
 80050b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80050be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	330c      	adds	r3, #12
 80050ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80050d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80050d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050da:	e841 2300 	strex	r3, r2, [r1]
 80050de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1e3      	bne.n	80050ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3314      	adds	r3, #20
 80050ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	623b      	str	r3, [r7, #32]
   return(result);
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	f023 0301 	bic.w	r3, r3, #1
 80050fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	3314      	adds	r3, #20
 8005106:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800510a:	633a      	str	r2, [r7, #48]	@ 0x30
 800510c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005110:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005112:	e841 2300 	strex	r3, r2, [r1]
 8005116:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511a:	2b00      	cmp	r3, #0
 800511c:	d1e3      	bne.n	80050e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2220      	movs	r2, #32
 8005122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	330c      	adds	r3, #12
 8005132:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	60fb      	str	r3, [r7, #12]
   return(result);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0310 	bic.w	r3, r3, #16
 8005142:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	330c      	adds	r3, #12
 800514c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005150:	61fa      	str	r2, [r7, #28]
 8005152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	617b      	str	r3, [r7, #20]
   return(result);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e3      	bne.n	800512c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2202      	movs	r2, #2
 8005168:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800516a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800516e:	4619      	mov	r1, r3
 8005170:	6878      	ldr	r0, [r7, #4]
 8005172:	f000 f844 	bl	80051fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005176:	e023      	b.n	80051c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800517c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005180:	2b00      	cmp	r3, #0
 8005182:	d009      	beq.n	8005198 <HAL_UART_IRQHandler+0x4f4>
 8005184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800518c:	2b00      	cmp	r3, #0
 800518e:	d003      	beq.n	8005198 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005190:	6878      	ldr	r0, [r7, #4]
 8005192:	f000 f90e 	bl	80053b2 <UART_Transmit_IT>
    return;
 8005196:	e014      	b.n	80051c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800519c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00e      	beq.n	80051c2 <HAL_UART_IRQHandler+0x51e>
 80051a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80051a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f000 f94d 	bl	8005450 <UART_EndTransmit_IT>
    return;
 80051b6:	e004      	b.n	80051c2 <HAL_UART_IRQHandler+0x51e>
    return;
 80051b8:	bf00      	nop
 80051ba:	e002      	b.n	80051c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80051bc:	bf00      	nop
 80051be:	e000      	b.n	80051c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80051c0:	bf00      	nop
  }
}
 80051c2:	37e8      	adds	r7, #232	@ 0xe8
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bc80      	pop	{r7}
 80051d8:	4770      	bx	lr

080051da <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80051da:	b480      	push	{r7}
 80051dc:	b083      	sub	sp, #12
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80051e2:	bf00      	nop
 80051e4:	370c      	adds	r7, #12
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bc80      	pop	{r7}
 80051ea:	4770      	bx	lr

080051ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051f4:	bf00      	nop
 80051f6:	370c      	adds	r7, #12
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bc80      	pop	{r7}
 80051fc:	4770      	bx	lr

080051fe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
 8005206:	460b      	mov	r3, r1
 8005208:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800520a:	bf00      	nop
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	bc80      	pop	{r7}
 8005212:	4770      	bx	lr

08005214 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	60f8      	str	r0, [r7, #12]
 800521c:	60b9      	str	r1, [r7, #8]
 800521e:	603b      	str	r3, [r7, #0]
 8005220:	4613      	mov	r3, r2
 8005222:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005224:	e03b      	b.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005226:	6a3b      	ldr	r3, [r7, #32]
 8005228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800522c:	d037      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522e:	f7fc fb6b 	bl	8001908 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	6a3a      	ldr	r2, [r7, #32]
 800523a:	429a      	cmp	r2, r3
 800523c:	d302      	bcc.n	8005244 <UART_WaitOnFlagUntilTimeout+0x30>
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e03a      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	f003 0304 	and.w	r3, r3, #4
 8005252:	2b00      	cmp	r3, #0
 8005254:	d023      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	2b80      	cmp	r3, #128	@ 0x80
 800525a:	d020      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2b40      	cmp	r3, #64	@ 0x40
 8005260:	d01d      	beq.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	2b08      	cmp	r3, #8
 800526e:	d116      	bne.n	800529e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005270:	2300      	movs	r3, #0
 8005272:	617b      	str	r3, [r7, #20]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f81d 	bl	80052c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2208      	movs	r2, #8
 8005290:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e00f      	b.n	80052be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	4013      	ands	r3, r2
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	bf0c      	ite	eq
 80052ae:	2301      	moveq	r3, #1
 80052b0:	2300      	movne	r3, #0
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	461a      	mov	r2, r3
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d0b4      	beq.n	8005226 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b095      	sub	sp, #84	@ 0x54
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	330c      	adds	r3, #12
 80052d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052d8:	e853 3f00 	ldrex	r3, [r3]
 80052dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	330c      	adds	r3, #12
 80052ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80052f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052f6:	e841 2300 	strex	r3, r2, [r1]
 80052fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1e5      	bne.n	80052ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	3314      	adds	r3, #20
 8005308:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	e853 3f00 	ldrex	r3, [r3]
 8005310:	61fb      	str	r3, [r7, #28]
   return(result);
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	f023 0301 	bic.w	r3, r3, #1
 8005318:	64bb      	str	r3, [r7, #72]	@ 0x48
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	3314      	adds	r3, #20
 8005320:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005322:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005324:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005326:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800532a:	e841 2300 	strex	r3, r2, [r1]
 800532e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1e5      	bne.n	8005302 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533a:	2b01      	cmp	r3, #1
 800533c:	d119      	bne.n	8005372 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	330c      	adds	r3, #12
 8005344:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	e853 3f00 	ldrex	r3, [r3]
 800534c:	60bb      	str	r3, [r7, #8]
   return(result);
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f023 0310 	bic.w	r3, r3, #16
 8005354:	647b      	str	r3, [r7, #68]	@ 0x44
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	330c      	adds	r3, #12
 800535c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800535e:	61ba      	str	r2, [r7, #24]
 8005360:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005362:	6979      	ldr	r1, [r7, #20]
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	e841 2300 	strex	r3, r2, [r1]
 800536a:	613b      	str	r3, [r7, #16]
   return(result);
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1e5      	bne.n	800533e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005380:	bf00      	nop
 8005382:	3754      	adds	r7, #84	@ 0x54
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr

0800538a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800538a:	b580      	push	{r7, lr}
 800538c:	b084      	sub	sp, #16
 800538e:	af00      	add	r7, sp, #0
 8005390:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2200      	movs	r2, #0
 800539c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053a4:	68f8      	ldr	r0, [r7, #12]
 80053a6:	f7ff ff21 	bl	80051ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053aa:	bf00      	nop
 80053ac:	3710      	adds	r7, #16
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b085      	sub	sp, #20
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	2b21      	cmp	r3, #33	@ 0x21
 80053c4:	d13e      	bne.n	8005444 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053ce:	d114      	bne.n	80053fa <UART_Transmit_IT+0x48>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d110      	bne.n	80053fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	881b      	ldrh	r3, [r3, #0]
 80053e2:	461a      	mov	r2, r3
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	1c9a      	adds	r2, r3, #2
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	621a      	str	r2, [r3, #32]
 80053f8:	e008      	b.n	800540c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a1b      	ldr	r3, [r3, #32]
 80053fe:	1c59      	adds	r1, r3, #1
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6211      	str	r1, [r2, #32]
 8005404:	781a      	ldrb	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b01      	subs	r3, #1
 8005414:	b29b      	uxth	r3, r3
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	4619      	mov	r1, r3
 800541a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10f      	bne.n	8005440 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68da      	ldr	r2, [r3, #12]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800542e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68da      	ldr	r2, [r3, #12]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800543e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005440:	2300      	movs	r3, #0
 8005442:	e000      	b.n	8005446 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005444:	2302      	movs	r3, #2
  }
}
 8005446:	4618      	mov	r0, r3
 8005448:	3714      	adds	r7, #20
 800544a:	46bd      	mov	sp, r7
 800544c:	bc80      	pop	{r7}
 800544e:	4770      	bx	lr

08005450 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	68da      	ldr	r2, [r3, #12]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005466:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	f7ff fea9 	bl	80051c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3708      	adds	r7, #8
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08c      	sub	sp, #48	@ 0x30
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b22      	cmp	r3, #34	@ 0x22
 8005492:	f040 80ae 	bne.w	80055f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800549e:	d117      	bne.n	80054d0 <UART_Receive_IT+0x50>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	691b      	ldr	r3, [r3, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d113      	bne.n	80054d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80054a8:	2300      	movs	r3, #0
 80054aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054be:	b29a      	uxth	r2, r3
 80054c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c8:	1c9a      	adds	r2, r3, #2
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80054ce:	e026      	b.n	800551e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e2:	d007      	beq.n	80054f4 <UART_Receive_IT+0x74>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10a      	bne.n	8005502 <UART_Receive_IT+0x82>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	691b      	ldr	r3, [r3, #16]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d106      	bne.n	8005502 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	b2da      	uxtb	r2, r3
 80054fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054fe:	701a      	strb	r2, [r3, #0]
 8005500:	e008      	b.n	8005514 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	b2db      	uxtb	r3, r3
 800550a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800550e:	b2da      	uxtb	r2, r3
 8005510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005512:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005522:	b29b      	uxth	r3, r3
 8005524:	3b01      	subs	r3, #1
 8005526:	b29b      	uxth	r3, r3
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	4619      	mov	r1, r3
 800552c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800552e:	2b00      	cmp	r3, #0
 8005530:	d15d      	bne.n	80055ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68da      	ldr	r2, [r3, #12]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f022 0220 	bic.w	r2, r2, #32
 8005540:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	68da      	ldr	r2, [r3, #12]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005550:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695a      	ldr	r2, [r3, #20]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 0201 	bic.w	r2, r2, #1
 8005560:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2220      	movs	r2, #32
 8005566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	2200      	movs	r2, #0
 800556e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005574:	2b01      	cmp	r3, #1
 8005576:	d135      	bne.n	80055e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	330c      	adds	r3, #12
 8005584:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	e853 3f00 	ldrex	r3, [r3]
 800558c:	613b      	str	r3, [r7, #16]
   return(result);
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f023 0310 	bic.w	r3, r3, #16
 8005594:	627b      	str	r3, [r7, #36]	@ 0x24
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	330c      	adds	r3, #12
 800559c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800559e:	623a      	str	r2, [r7, #32]
 80055a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a2:	69f9      	ldr	r1, [r7, #28]
 80055a4:	6a3a      	ldr	r2, [r7, #32]
 80055a6:	e841 2300 	strex	r3, r2, [r1]
 80055aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1e5      	bne.n	800557e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0310 	and.w	r3, r3, #16
 80055bc:	2b10      	cmp	r3, #16
 80055be:	d10a      	bne.n	80055d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055c0:	2300      	movs	r3, #0
 80055c2:	60fb      	str	r3, [r7, #12]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	60fb      	str	r3, [r7, #12]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	60fb      	str	r3, [r7, #12]
 80055d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055da:	4619      	mov	r1, r3
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f7ff fe0e 	bl	80051fe <HAL_UARTEx_RxEventCallback>
 80055e2:	e002      	b.n	80055ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f7ff fdf8 	bl	80051da <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80055ea:	2300      	movs	r3, #0
 80055ec:	e002      	b.n	80055f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80055ee:	2300      	movs	r3, #0
 80055f0:	e000      	b.n	80055f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80055f2:	2302      	movs	r3, #2
  }
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3730      	adds	r7, #48	@ 0x30
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b084      	sub	sp, #16
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68da      	ldr	r2, [r3, #12]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	689a      	ldr	r2, [r3, #8]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	4313      	orrs	r3, r2
 800562a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005636:	f023 030c 	bic.w	r3, r3, #12
 800563a:	687a      	ldr	r2, [r7, #4]
 800563c:	6812      	ldr	r2, [r2, #0]
 800563e:	68b9      	ldr	r1, [r7, #8]
 8005640:	430b      	orrs	r3, r1
 8005642:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a2c      	ldr	r2, [pc, #176]	@ (8005710 <UART_SetConfig+0x114>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d103      	bne.n	800566c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005664:	f7fe f93e 	bl	80038e4 <HAL_RCC_GetPCLK2Freq>
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	e002      	b.n	8005672 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800566c:	f7fe f926 	bl	80038bc <HAL_RCC_GetPCLK1Freq>
 8005670:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4613      	mov	r3, r2
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	009a      	lsls	r2, r3, #2
 800567c:	441a      	add	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	fbb2 f3f3 	udiv	r3, r2, r3
 8005688:	4a22      	ldr	r2, [pc, #136]	@ (8005714 <UART_SetConfig+0x118>)
 800568a:	fba2 2303 	umull	r2, r3, r2, r3
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	0119      	lsls	r1, r3, #4
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	4613      	mov	r3, r2
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4413      	add	r3, r2
 800569a:	009a      	lsls	r2, r3, #2
 800569c:	441a      	add	r2, r3
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80056a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005714 <UART_SetConfig+0x118>)
 80056aa:	fba3 0302 	umull	r0, r3, r3, r2
 80056ae:	095b      	lsrs	r3, r3, #5
 80056b0:	2064      	movs	r0, #100	@ 0x64
 80056b2:	fb00 f303 	mul.w	r3, r0, r3
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	011b      	lsls	r3, r3, #4
 80056ba:	3332      	adds	r3, #50	@ 0x32
 80056bc:	4a15      	ldr	r2, [pc, #84]	@ (8005714 <UART_SetConfig+0x118>)
 80056be:	fba2 2303 	umull	r2, r3, r2, r3
 80056c2:	095b      	lsrs	r3, r3, #5
 80056c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056c8:	4419      	add	r1, r3
 80056ca:	68fa      	ldr	r2, [r7, #12]
 80056cc:	4613      	mov	r3, r2
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	4413      	add	r3, r2
 80056d2:	009a      	lsls	r2, r3, #2
 80056d4:	441a      	add	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80056e0:	4b0c      	ldr	r3, [pc, #48]	@ (8005714 <UART_SetConfig+0x118>)
 80056e2:	fba3 0302 	umull	r0, r3, r3, r2
 80056e6:	095b      	lsrs	r3, r3, #5
 80056e8:	2064      	movs	r0, #100	@ 0x64
 80056ea:	fb00 f303 	mul.w	r3, r0, r3
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	011b      	lsls	r3, r3, #4
 80056f2:	3332      	adds	r3, #50	@ 0x32
 80056f4:	4a07      	ldr	r2, [pc, #28]	@ (8005714 <UART_SetConfig+0x118>)
 80056f6:	fba2 2303 	umull	r2, r3, r2, r3
 80056fa:	095b      	lsrs	r3, r3, #5
 80056fc:	f003 020f 	and.w	r2, r3, #15
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	440a      	add	r2, r1
 8005706:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005708:	bf00      	nop
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40013800 	.word	0x40013800
 8005714:	51eb851f 	.word	0x51eb851f

08005718 <KF_X>:
#include "KF.h"

// Kalman Filter for X-axis orientation estimation
float KF_X(float acce_Y, float acce_Z, float gyro_X) 
{
 8005718:	b5b0      	push	{r4, r5, r7, lr}
 800571a:	b0ae      	sub	sp, #184	@ 0xb8
 800571c:	af04      	add	r7, sp, #16
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	60b9      	str	r1, [r7, #8]
 8005722:	607a      	str	r2, [r7, #4]
    // Predicted state covariance
    static float p_hat_minus[2][2] = {0};
    // Kalman gain
    static float K[2][1] = {0};
    // Sampling time
    const float Ts = 0.005; 
 8005724:	4bb6      	ldr	r3, [pc, #728]	@ (8005a00 <KF_X+0x2e8>)
 8005726:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    // Identity matrix
    const float I[2][2] = {{1, 0}, {0, 1}};
    // Control input
    float u[1][1] = {{gyro_X}};
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    // State transition matrix
    float A[2][2] = {{1, -Ts}, {0, 1}};
 8005730:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005734:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005738:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800573c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005740:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005744:	f04f 0300 	mov.w	r3, #0
 8005748:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800574c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    // Control input matrix
    float B[2][1] = {{Ts}, {0}};
 8005754:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800575c:	f04f 0300 	mov.w	r3, #0
 8005760:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    // Output matrix
    float C[1][2] = {{1, 0}};
 8005764:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005768:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800576a:	f04f 0300 	mov.w	r3, #0
 800576e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    // Process noise covariance
    float Q[2][2] = {{1e-10, 0}, {0, 1e-10}};
 8005772:	4ba4      	ldr	r3, [pc, #656]	@ (8005a04 <KF_X+0x2ec>)
 8005774:	f107 046c 	add.w	r4, r7, #108	@ 0x6c
 8005778:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800577a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    // Measurement noise covariance
    float R[1][1] = {{1e-4}};
 800577e:	4ba2      	ldr	r3, [pc, #648]	@ (8005a08 <KF_X+0x2f0>)
 8005780:	66bb      	str	r3, [r7, #104]	@ 0x68
    // Transpose of A
    float A_T[2][2] = {{1, 0}, {-Ts, 1}};
 8005782:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8005786:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005788:	f04f 0300 	mov.w	r3, #0
 800578c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800578e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005792:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8005796:	663b      	str	r3, [r7, #96]	@ 0x60
 8005798:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800579c:	667b      	str	r3, [r7, #100]	@ 0x64
    // Transpose of C
    float C_T[2][1] = {{1}, {0}};
 800579e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80057a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80057a4:	f04f 0300 	mov.w	r3, #0
 80057a8:	657b      	str	r3, [r7, #84]	@ 0x54
    // Temporary variables for matrix operations
    float temp_1[2][1] = {0};
 80057aa:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80057ae:	2200      	movs	r2, #0
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	605a      	str	r2, [r3, #4]
    float temp_2[2][1] = {0};
 80057b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]
 80057bc:	605a      	str	r2, [r3, #4]
    float temp_3[2][2] = {0};
 80057be:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
 80057c6:	605a      	str	r2, [r3, #4]
 80057c8:	609a      	str	r2, [r3, #8]
 80057ca:	60da      	str	r2, [r3, #12]
    float temp_4[2][2] = {0};
 80057cc:	f107 0320 	add.w	r3, r7, #32
 80057d0:	2200      	movs	r2, #0
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	605a      	str	r2, [r3, #4]
 80057d6:	609a      	str	r2, [r3, #8]
 80057d8:	60da      	str	r2, [r3, #12]
    float temp_5[1][2] = {0};
 80057da:	f107 0318 	add.w	r3, r7, #24
 80057de:	2200      	movs	r2, #0
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	605a      	str	r2, [r3, #4]
    float temp_6[1][1] = {0};
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]
    // Measurement
    float y = atan2(-acce_Y, acce_Z);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7fa fe19 	bl	8000428 <__aeabi_f2d>
 80057f6:	4604      	mov	r4, r0
 80057f8:	460d      	mov	r5, r1
 80057fa:	68b8      	ldr	r0, [r7, #8]
 80057fc:	f7fa fe14 	bl	8000428 <__aeabi_f2d>
 8005800:	4602      	mov	r2, r0
 8005802:	460b      	mov	r3, r1
 8005804:	4620      	mov	r0, r4
 8005806:	4629      	mov	r1, r5
 8005808:	f002 ff12 	bl	8008630 <atan2>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4610      	mov	r0, r2
 8005812:	4619      	mov	r1, r3
 8005814:	f7fb f938 	bl	8000a88 <__aeabi_d2f>
 8005818:	4603      	mov	r3, r0
 800581a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    
    // Predict step
    mul(2, 2, 2, 1, A, x_hat, temp_1);
 800581e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005822:	9302      	str	r3, [sp, #8]
 8005824:	4b79      	ldr	r3, [pc, #484]	@ (8005a0c <KF_X+0x2f4>)
 8005826:	9301      	str	r3, [sp, #4]
 8005828:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	2301      	movs	r3, #1
 8005830:	2202      	movs	r2, #2
 8005832:	2102      	movs	r1, #2
 8005834:	2002      	movs	r0, #2
 8005836:	f000 f949 	bl	8005acc <mul>
    mul(2, 1, 1, 1, B, u, temp_2);
 800583a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800583e:	9302      	str	r3, [sp, #8]
 8005840:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8005844:	9301      	str	r3, [sp, #4]
 8005846:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800584a:	9300      	str	r3, [sp, #0]
 800584c:	2301      	movs	r3, #1
 800584e:	2201      	movs	r2, #1
 8005850:	2101      	movs	r1, #1
 8005852:	2002      	movs	r0, #2
 8005854:	f000 f93a 	bl	8005acc <mul>
    x_hat_minus[0][0] = temp_1[0][0] + temp_2[0][0];
 8005858:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800585a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800585c:	4611      	mov	r1, r2
 800585e:	4618      	mov	r0, r3
 8005860:	f7fb f968 	bl	8000b34 <__addsf3>
 8005864:	4603      	mov	r3, r0
 8005866:	461a      	mov	r2, r3
 8005868:	4b69      	ldr	r3, [pc, #420]	@ (8005a10 <KF_X+0x2f8>)
 800586a:	601a      	str	r2, [r3, #0]
    x_hat_minus[1][0] = temp_1[1][0] + temp_2[1][0];
 800586c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800586e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005870:	4611      	mov	r1, r2
 8005872:	4618      	mov	r0, r3
 8005874:	f7fb f95e 	bl	8000b34 <__addsf3>
 8005878:	4603      	mov	r3, r0
 800587a:	461a      	mov	r2, r3
 800587c:	4b64      	ldr	r3, [pc, #400]	@ (8005a10 <KF_X+0x2f8>)
 800587e:	605a      	str	r2, [r3, #4]
    
    mul(2, 2, 2, 2, A, p_hat, temp_3);
 8005880:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005884:	9302      	str	r3, [sp, #8]
 8005886:	4b63      	ldr	r3, [pc, #396]	@ (8005a14 <KF_X+0x2fc>)
 8005888:	9301      	str	r3, [sp, #4]
 800588a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	2302      	movs	r3, #2
 8005892:	2202      	movs	r2, #2
 8005894:	2102      	movs	r1, #2
 8005896:	2002      	movs	r0, #2
 8005898:	f000 f918 	bl	8005acc <mul>
    mul(2, 2, 2, 2, temp_3, A_T, temp_4);
 800589c:	f107 0320 	add.w	r3, r7, #32
 80058a0:	9302      	str	r3, [sp, #8]
 80058a2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	2302      	movs	r3, #2
 80058b0:	2202      	movs	r2, #2
 80058b2:	2102      	movs	r1, #2
 80058b4:	2002      	movs	r0, #2
 80058b6:	f000 f909 	bl	8005acc <mul>
    p_hat_minus[0][0] = temp_4[0][0] + Q[0][0];
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80058be:	4611      	mov	r1, r2
 80058c0:	4618      	mov	r0, r3
 80058c2:	f7fb f937 	bl	8000b34 <__addsf3>
 80058c6:	4603      	mov	r3, r0
 80058c8:	461a      	mov	r2, r3
 80058ca:	4b53      	ldr	r3, [pc, #332]	@ (8005a18 <KF_X+0x300>)
 80058cc:	601a      	str	r2, [r3, #0]
    p_hat_minus[0][1] = temp_4[0][1] + Q[0][1];
 80058ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80058d2:	4611      	mov	r1, r2
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7fb f92d 	bl	8000b34 <__addsf3>
 80058da:	4603      	mov	r3, r0
 80058dc:	461a      	mov	r2, r3
 80058de:	4b4e      	ldr	r3, [pc, #312]	@ (8005a18 <KF_X+0x300>)
 80058e0:	605a      	str	r2, [r3, #4]
    p_hat_minus[1][0] = temp_4[1][0] + Q[1][0];
 80058e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80058e6:	4611      	mov	r1, r2
 80058e8:	4618      	mov	r0, r3
 80058ea:	f7fb f923 	bl	8000b34 <__addsf3>
 80058ee:	4603      	mov	r3, r0
 80058f0:	461a      	mov	r2, r3
 80058f2:	4b49      	ldr	r3, [pc, #292]	@ (8005a18 <KF_X+0x300>)
 80058f4:	609a      	str	r2, [r3, #8]
    p_hat_minus[1][1] = temp_4[1][1] + Q[1][1];
 80058f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058f8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80058fa:	4611      	mov	r1, r2
 80058fc:	4618      	mov	r0, r3
 80058fe:	f7fb f919 	bl	8000b34 <__addsf3>
 8005902:	4603      	mov	r3, r0
 8005904:	461a      	mov	r2, r3
 8005906:	4b44      	ldr	r3, [pc, #272]	@ (8005a18 <KF_X+0x300>)
 8005908:	60da      	str	r2, [r3, #12]
    
    // Update step
    mul(1, 2, 2, 2, C, p_hat_minus, temp_5);
 800590a:	f107 0318 	add.w	r3, r7, #24
 800590e:	9302      	str	r3, [sp, #8]
 8005910:	4b41      	ldr	r3, [pc, #260]	@ (8005a18 <KF_X+0x300>)
 8005912:	9301      	str	r3, [sp, #4]
 8005914:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	2302      	movs	r3, #2
 800591c:	2202      	movs	r2, #2
 800591e:	2102      	movs	r1, #2
 8005920:	2001      	movs	r0, #1
 8005922:	f000 f8d3 	bl	8005acc <mul>
    mul(1, 2, 2, 1, temp_5, C_T, temp_6);
 8005926:	f107 0314 	add.w	r3, r7, #20
 800592a:	9302      	str	r3, [sp, #8]
 800592c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8005930:	9301      	str	r3, [sp, #4]
 8005932:	f107 0318 	add.w	r3, r7, #24
 8005936:	9300      	str	r3, [sp, #0]
 8005938:	2301      	movs	r3, #1
 800593a:	2202      	movs	r2, #2
 800593c:	2102      	movs	r1, #2
 800593e:	2001      	movs	r0, #1
 8005940:	f000 f8c4 	bl	8005acc <mul>
    temp_6[0][0] = 1.0f / (temp_6[0][0] + R[0][0]);
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005948:	4611      	mov	r1, r2
 800594a:	4618      	mov	r0, r3
 800594c:	f7fb f8f2 	bl	8000b34 <__addsf3>
 8005950:	4603      	mov	r3, r0
 8005952:	4619      	mov	r1, r3
 8005954:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8005958:	f7fb faa8 	bl	8000eac <__aeabi_fdiv>
 800595c:	4603      	mov	r3, r0
 800595e:	617b      	str	r3, [r7, #20]
    mul(2, 2, 2, 1, p_hat_minus, C_T, temp_1);
 8005960:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8005964:	9302      	str	r3, [sp, #8]
 8005966:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800596a:	9301      	str	r3, [sp, #4]
 800596c:	4b2a      	ldr	r3, [pc, #168]	@ (8005a18 <KF_X+0x300>)
 800596e:	9300      	str	r3, [sp, #0]
 8005970:	2301      	movs	r3, #1
 8005972:	2202      	movs	r2, #2
 8005974:	2102      	movs	r1, #2
 8005976:	2002      	movs	r0, #2
 8005978:	f000 f8a8 	bl	8005acc <mul>
    mul(2, 1, 1, 1, temp_1, temp_6, K);
 800597c:	4b27      	ldr	r3, [pc, #156]	@ (8005a1c <KF_X+0x304>)
 800597e:	9302      	str	r3, [sp, #8]
 8005980:	f107 0314 	add.w	r3, r7, #20
 8005984:	9301      	str	r3, [sp, #4]
 8005986:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	2301      	movs	r3, #1
 800598e:	2201      	movs	r2, #1
 8005990:	2101      	movs	r1, #1
 8005992:	2002      	movs	r0, #2
 8005994:	f000 f89a 	bl	8005acc <mul>
    
    mul(1, 2, 2, 1, C, x_hat_minus, temp_6);
 8005998:	f107 0314 	add.w	r3, r7, #20
 800599c:	9302      	str	r3, [sp, #8]
 800599e:	4b1c      	ldr	r3, [pc, #112]	@ (8005a10 <KF_X+0x2f8>)
 80059a0:	9301      	str	r3, [sp, #4]
 80059a2:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	2301      	movs	r3, #1
 80059aa:	2202      	movs	r2, #2
 80059ac:	2102      	movs	r1, #2
 80059ae:	2001      	movs	r0, #1
 80059b0:	f000 f88c 	bl	8005acc <mul>
    temp_6[0][0] = y - temp_6[0][0];
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	4619      	mov	r1, r3
 80059b8:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 80059bc:	f7fb f8b8 	bl	8000b30 <__aeabi_fsub>
 80059c0:	4603      	mov	r3, r0
 80059c2:	617b      	str	r3, [r7, #20]
    mul(2, 1, 1, 1, K, temp_6, temp_1);
 80059c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80059c8:	9302      	str	r3, [sp, #8]
 80059ca:	f107 0314 	add.w	r3, r7, #20
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	4b12      	ldr	r3, [pc, #72]	@ (8005a1c <KF_X+0x304>)
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	2301      	movs	r3, #1
 80059d6:	2201      	movs	r2, #1
 80059d8:	2101      	movs	r1, #1
 80059da:	2002      	movs	r0, #2
 80059dc:	f000 f876 	bl	8005acc <mul>
    x_hat[0][0] = x_hat_minus[0][0] + temp_1[0][0];
 80059e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <KF_X+0x2f8>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059e6:	4611      	mov	r1, r2
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7fb f8a3 	bl	8000b34 <__addsf3>
 80059ee:	4603      	mov	r3, r0
 80059f0:	461a      	mov	r2, r3
 80059f2:	4b06      	ldr	r3, [pc, #24]	@ (8005a0c <KF_X+0x2f4>)
 80059f4:	601a      	str	r2, [r3, #0]
    x_hat[1][0] = x_hat_minus[1][0] + temp_1[1][0];
 80059f6:	4b06      	ldr	r3, [pc, #24]	@ (8005a10 <KF_X+0x2f8>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059fc:	4611      	mov	r1, r2
 80059fe:	e00f      	b.n	8005a20 <KF_X+0x308>
 8005a00:	3ba3d70a 	.word	0x3ba3d70a
 8005a04:	08008b38 	.word	0x08008b38
 8005a08:	38d1b717 	.word	0x38d1b717
 8005a0c:	200003cc 	.word	0x200003cc
 8005a10:	200003d4 	.word	0x200003d4
 8005a14:	20000020 	.word	0x20000020
 8005a18:	200003dc 	.word	0x200003dc
 8005a1c:	200003ec 	.word	0x200003ec
 8005a20:	4618      	mov	r0, r3
 8005a22:	f7fb f887 	bl	8000b34 <__addsf3>
 8005a26:	4603      	mov	r3, r0
 8005a28:	461a      	mov	r2, r3
 8005a2a:	4b23      	ldr	r3, [pc, #140]	@ (8005ab8 <KF_X+0x3a0>)
 8005a2c:	605a      	str	r2, [r3, #4]
    
    mul(2, 1, 1, 2, K, C, temp_3);
 8005a2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005a32:	9302      	str	r3, [sp, #8]
 8005a34:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	4b20      	ldr	r3, [pc, #128]	@ (8005abc <KF_X+0x3a4>)
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	2302      	movs	r3, #2
 8005a40:	2201      	movs	r2, #1
 8005a42:	2101      	movs	r1, #1
 8005a44:	2002      	movs	r0, #2
 8005a46:	f000 f841 	bl	8005acc <mul>
    temp_3[0][0] = I[0][0] - temp_3[0][0];
 8005a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac0 <KF_X+0x3a8>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a50:	4611      	mov	r1, r2
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7fb f86c 	bl	8000b30 <__aeabi_fsub>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	633b      	str	r3, [r7, #48]	@ 0x30
    temp_3[0][1] = I[0][1] - temp_3[0][1];
 8005a5c:	4b18      	ldr	r3, [pc, #96]	@ (8005ac0 <KF_X+0x3a8>)
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005a62:	4611      	mov	r1, r2
 8005a64:	4618      	mov	r0, r3
 8005a66:	f7fb f863 	bl	8000b30 <__aeabi_fsub>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_3[1][0] = I[1][0] - temp_3[1][0];
 8005a6e:	4b14      	ldr	r3, [pc, #80]	@ (8005ac0 <KF_X+0x3a8>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a74:	4611      	mov	r1, r2
 8005a76:	4618      	mov	r0, r3
 8005a78:	f7fb f85a 	bl	8000b30 <__aeabi_fsub>
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
    temp_3[1][1] = I[1][1] - temp_3[1][1];
 8005a80:	4b0f      	ldr	r3, [pc, #60]	@ (8005ac0 <KF_X+0x3a8>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a86:	4611      	mov	r1, r2
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7fb f851 	bl	8000b30 <__aeabi_fsub>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	63fb      	str	r3, [r7, #60]	@ 0x3c
    mul(2, 2, 2, 2, temp_3, p_hat_minus, p_hat);
 8005a92:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac4 <KF_X+0x3ac>)
 8005a94:	9302      	str	r3, [sp, #8]
 8005a96:	4b0c      	ldr	r3, [pc, #48]	@ (8005ac8 <KF_X+0x3b0>)
 8005a98:	9301      	str	r3, [sp, #4]
 8005a9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	2102      	movs	r1, #2
 8005aa6:	2002      	movs	r0, #2
 8005aa8:	f000 f810 	bl	8005acc <mul>
    
    return x_hat[0][0];
 8005aac:	4b02      	ldr	r3, [pc, #8]	@ (8005ab8 <KF_X+0x3a0>)
 8005aae:	681b      	ldr	r3, [r3, #0]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	37a8      	adds	r7, #168	@ 0xa8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bdb0      	pop	{r4, r5, r7, pc}
 8005ab8:	200003cc 	.word	0x200003cc
 8005abc:	200003ec 	.word	0x200003ec
 8005ac0:	08008b74 	.word	0x08008b74
 8005ac4:	20000020 	.word	0x20000020
 8005ac8:	200003dc 	.word	0x200003dc

08005acc <mul>:
    return x_hat[0][0];
}

// Matrix multiplication function
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
{
 8005acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ad0:	b08d      	sub	sp, #52	@ 0x34
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6178      	str	r0, [r7, #20]
 8005ad6:	6139      	str	r1, [r7, #16]
 8005ad8:	60fa      	str	r2, [r7, #12]
 8005ada:	60bb      	str	r3, [r7, #8]
void mul(int A_row, int A_col, int B_row, int B_col, float A[][A_col], float B[][B_col], float C[][B_col])
 8005adc:	693a      	ldr	r2, [r7, #16]
 8005ade:	607a      	str	r2, [r7, #4]
 8005ae0:	1e53      	subs	r3, r2, #1
 8005ae2:	623b      	str	r3, [r7, #32]
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	4692      	mov	sl, r2
 8005ae8:	469b      	mov	fp, r3
 8005aea:	f04f 0200 	mov.w	r2, #0
 8005aee:	f04f 0300 	mov.w	r3, #0
 8005af2:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8005af6:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8005afa:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	603a      	str	r2, [r7, #0]
 8005b02:	1e53      	subs	r3, r2, #1
 8005b04:	61fb      	str	r3, [r7, #28]
 8005b06:	2300      	movs	r3, #0
 8005b08:	4690      	mov	r8, r2
 8005b0a:	4699      	mov	r9, r3
 8005b0c:	f04f 0200 	mov.w	r2, #0
 8005b10:	f04f 0300 	mov.w	r3, #0
 8005b14:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8005b18:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8005b1c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8005b20:	68be      	ldr	r6, [r7, #8]
 8005b22:	1e73      	subs	r3, r6, #1
 8005b24:	61bb      	str	r3, [r7, #24]
 8005b26:	4632      	mov	r2, r6
 8005b28:	2300      	movs	r3, #0
 8005b2a:	4614      	mov	r4, r2
 8005b2c:	461d      	mov	r5, r3
 8005b2e:	f04f 0200 	mov.w	r2, #0
 8005b32:	f04f 0300 	mov.w	r3, #0
 8005b36:	016b      	lsls	r3, r5, #5
 8005b38:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8005b3c:	0162      	lsls	r2, r4, #5
    if (A_col == B_row)
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d15a      	bne.n	8005bfc <mul+0x130>
    {
        for (int i = 0; i < A_row; i++)
 8005b46:	2300      	movs	r3, #0
 8005b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b4a:	e053      	b.n	8005bf4 <mul+0x128>
        {
            for (int j = 0; j < B_col; j++)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b50:	e049      	b.n	8005be6 <mul+0x11a>
            {
                C[i][j] = 0; // Initialize
 8005b52:	4632      	mov	r2, r6
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	fb02 f303 	mul.w	r3, r2, r3
 8005b5a:	009b      	lsls	r3, r3, #2
 8005b5c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005b5e:	4413      	add	r3, r2
 8005b60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b62:	f04f 0100 	mov.w	r1, #0
 8005b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                for (int k = 0; k < A_col; k++)
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b6e:	e033      	b.n	8005bd8 <mul+0x10c>
                {
                    C[i][j] += A[i][k] * B[k][j];
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b74:	fb02 f303 	mul.w	r3, r2, r3
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b7c:	4413      	add	r3, r2
 8005b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b80:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8005b84:	683a      	ldr	r2, [r7, #0]
 8005b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b88:	fb02 f303 	mul.w	r3, r2, r3
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005b90:	4413      	add	r3, r2
 8005b92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b98:	4619      	mov	r1, r3
 8005b9a:	f7fb f8d3 	bl	8000d44 <__aeabi_fmul>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	4632      	mov	r2, r6
 8005ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ba6:	fb02 f303 	mul.w	r3, r2, r3
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005bae:	4413      	add	r3, r2
 8005bb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bb2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005bb6:	4632      	mov	r2, r6
 8005bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bba:	fb02 f303 	mul.w	r3, r2, r3
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005bc2:	18d4      	adds	r4, r2, r3
 8005bc4:	f7fa ffb6 	bl	8000b34 <__addsf3>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	461a      	mov	r2, r3
 8005bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bce:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
                for (int k = 0; k < A_col; k++)
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	dbc7      	blt.n	8005b70 <mul+0xa4>
            for (int j = 0; j < B_col; j++)
 8005be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be2:	3301      	adds	r3, #1
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	dbb1      	blt.n	8005b52 <mul+0x86>
        for (int i = 0; i < A_row; i++)
 8005bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf0:	3301      	adds	r3, #1
 8005bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	dba7      	blt.n	8005b4c <mul+0x80>
    }
    else
    {
        // Handle error if dimensions are not compatible
    }
}
 8005bfc:	bf00      	nop
 8005bfe:	3734      	adds	r7, #52	@ 0x34
 8005c00:	46bd      	mov	sp, r7
 8005c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005c06 <MPU6050_setClockSource>:
 * 4       | PLL with external 32.768kHz reference
 * 5       | PLL with external 19.2MHz reference
 * 6       | Reserved
 * 7       | Stops the clock and keeps the timing generator in reset
**************************************************************************/
void MPU6050_setClockSource(uint8_t source){
 8005c06:	b580      	push	{r7, lr}
 8005c08:	b084      	sub	sp, #16
 8005c0a:	af02      	add	r7, sp, #8
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8005c10:	79fb      	ldrb	r3, [r7, #7]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	2303      	movs	r3, #3
 8005c16:	2202      	movs	r2, #2
 8005c18:	216b      	movs	r1, #107	@ 0x6b
 8005c1a:	20d0      	movs	r0, #208	@ 0xd0
 8005c1c:	f7fc f94e 	bl	8001ebc <IICwriteBits>

}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}

08005c28 <MPU6050_setFullScaleGyroRange>:
 * @see MPU6050_GYRO_FS_250
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050_setFullScaleGyroRange(uint8_t range) {
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af02      	add	r7, sp, #8
 8005c2e:	4603      	mov	r3, r0
 8005c30:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 8005c32:	79fb      	ldrb	r3, [r7, #7]
 8005c34:	9300      	str	r3, [sp, #0]
 8005c36:	2302      	movs	r3, #2
 8005c38:	2204      	movs	r2, #4
 8005c3a:	211b      	movs	r1, #27
 8005c3c:	20d0      	movs	r0, #208	@ 0xd0
 8005c3e:	f7fc f93d 	bl	8001ebc <IICwriteBits>
}
 8005c42:	bf00      	nop
 8005c44:	3708      	adds	r7, #8
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bd80      	pop	{r7, pc}

08005c4a <MPU6050_setFullScaleAccelRange>:
**************************************************************************/
//#define MPU6050_ACCEL_FS_2          0x00  		//===+-2G
//#define MPU6050_ACCEL_FS_4          0x01			//===+-4G
//#define MPU6050_ACCEL_FS_8          0x02			//===+-8G
//#define MPU6050_ACCEL_FS_16         0x03			//===+-16G
void MPU6050_setFullScaleAccelRange(uint8_t range) {
 8005c4a:	b580      	push	{r7, lr}
 8005c4c:	b084      	sub	sp, #16
 8005c4e:	af02      	add	r7, sp, #8
 8005c50:	4603      	mov	r3, r0
 8005c52:	71fb      	strb	r3, [r7, #7]
    IICwriteBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 8005c54:	79fb      	ldrb	r3, [r7, #7]
 8005c56:	9300      	str	r3, [sp, #0]
 8005c58:	2302      	movs	r3, #2
 8005c5a:	2204      	movs	r2, #4
 8005c5c:	211c      	movs	r1, #28
 8005c5e:	20d0      	movs	r0, #208	@ 0xd0
 8005c60:	f7fc f92c 	bl	8001ebc <IICwriteBits>
}
 8005c64:	bf00      	nop
 8005c66:	3708      	adds	r7, #8
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}

08005c6c <MPU6050_setSleepEnabled>:
Output  : none
 MPU6050 
enable10
  
**************************************************************************/
void MPU6050_setSleepEnabled(uint8_t enabled) {
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b082      	sub	sp, #8
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	4603      	mov	r3, r0
 8005c74:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8005c76:	79fb      	ldrb	r3, [r7, #7]
 8005c78:	2206      	movs	r2, #6
 8005c7a:	216b      	movs	r1, #107	@ 0x6b
 8005c7c:	20d0      	movs	r0, #208	@ 0xd0
 8005c7e:	f7fc f973 	bl	8001f68 <IICwriteBit>
}
 8005c82:	bf00      	nop
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <MPU6050_setI2CMasterModeEnabled>:
Output  : none
 MPU6050 AUX I2C
enable10
  
**************************************************************************/
void MPU6050_setI2CMasterModeEnabled(uint8_t enabled) {
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b082      	sub	sp, #8
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	4603      	mov	r3, r0
 8005c92:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 8005c94:	79fb      	ldrb	r3, [r7, #7]
 8005c96:	2205      	movs	r2, #5
 8005c98:	216a      	movs	r1, #106	@ 0x6a
 8005c9a:	20d0      	movs	r0, #208	@ 0xd0
 8005c9c:	f7fc f964 	bl	8001f68 <IICwriteBit>
}
 8005ca0:	bf00      	nop
 8005ca2:	3708      	adds	r7, #8
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <MPU6050_setI2CBypassEnabled>:
Output  : none
 MPU6050 AUX I2C
enable10
  
**************************************************************************/
void MPU6050_setI2CBypassEnabled(uint8_t enabled) {
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b082      	sub	sp, #8
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	4603      	mov	r3, r0
 8005cb0:	71fb      	strb	r3, [r7, #7]
    IICwriteBit(devAddr, MPU6050_RA_INT_PIN_CFG, MPU6050_INTCFG_I2C_BYPASS_EN_BIT, enabled);
 8005cb2:	79fb      	ldrb	r3, [r7, #7]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	2137      	movs	r1, #55	@ 0x37
 8005cb8:	20d0      	movs	r0, #208	@ 0xd0
 8005cba:	f7fc f955 	bl	8001f68 <IICwriteBit>
}
 8005cbe:	bf00      	nop
 8005cc0:	3708      	adds	r7, #8
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bd80      	pop	{r7, pc}

08005cc6 <MPU6050_initialize>:
Output  : none
	MPU6050 

  
**************************************************************************/
void MPU6050_initialize(void) {
 8005cc6:	b580      	push	{r7, lr}
 8005cc8:	af00      	add	r7, sp, #0
    MPU6050_setClockSource(MPU6050_CLOCK_PLL_YGYRO); //
 8005cca:	2002      	movs	r0, #2
 8005ccc:	f7ff ff9b 	bl	8005c06 <MPU6050_setClockSource>
    MPU6050_setFullScaleGyroRange(MPU6050_GYRO_FS_2000);//
 8005cd0:	2003      	movs	r0, #3
 8005cd2:	f7ff ffa9 	bl	8005c28 <MPU6050_setFullScaleGyroRange>
    MPU6050_setFullScaleAccelRange(MPU6050_ACCEL_FS_2);	// +-2G
 8005cd6:	2000      	movs	r0, #0
 8005cd8:	f7ff ffb7 	bl	8005c4a <MPU6050_setFullScaleAccelRange>
    MPU6050_setSleepEnabled(0); //
 8005cdc:	2000      	movs	r0, #0
 8005cde:	f7ff ffc5 	bl	8005c6c <MPU6050_setSleepEnabled>
	MPU6050_setI2CMasterModeEnabled(0);	 //MPU6050 AUXI2C
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	f7ff ffd1 	bl	8005c8a <MPU6050_setI2CMasterModeEnabled>
	MPU6050_setI2CBypassEnabled(0);	 //I2C	MPU6050AUXI2C	
 8005ce8:	2000      	movs	r0, #0
 8005cea:	f7ff ffdd 	bl	8005ca8 <MPU6050_setI2CBypassEnabled>
}
 8005cee:	bf00      	nop
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <__cvt>:
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cf8:	461d      	mov	r5, r3
 8005cfa:	bfbb      	ittet	lt
 8005cfc:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005d00:	461d      	movlt	r5, r3
 8005d02:	2300      	movge	r3, #0
 8005d04:	232d      	movlt	r3, #45	@ 0x2d
 8005d06:	b088      	sub	sp, #32
 8005d08:	4614      	mov	r4, r2
 8005d0a:	bfb8      	it	lt
 8005d0c:	4614      	movlt	r4, r2
 8005d0e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005d10:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005d12:	7013      	strb	r3, [r2, #0]
 8005d14:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d16:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005d1a:	f023 0820 	bic.w	r8, r3, #32
 8005d1e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d22:	d005      	beq.n	8005d30 <__cvt+0x3e>
 8005d24:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d28:	d100      	bne.n	8005d2c <__cvt+0x3a>
 8005d2a:	3601      	adds	r6, #1
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	e000      	b.n	8005d32 <__cvt+0x40>
 8005d30:	2303      	movs	r3, #3
 8005d32:	aa07      	add	r2, sp, #28
 8005d34:	9204      	str	r2, [sp, #16]
 8005d36:	aa06      	add	r2, sp, #24
 8005d38:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005d3c:	e9cd 3600 	strd	r3, r6, [sp]
 8005d40:	4622      	mov	r2, r4
 8005d42:	462b      	mov	r3, r5
 8005d44:	f000 fef4 	bl	8006b30 <_dtoa_r>
 8005d48:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005d4c:	4607      	mov	r7, r0
 8005d4e:	d119      	bne.n	8005d84 <__cvt+0x92>
 8005d50:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d52:	07db      	lsls	r3, r3, #31
 8005d54:	d50e      	bpl.n	8005d74 <__cvt+0x82>
 8005d56:	eb00 0906 	add.w	r9, r0, r6
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	4620      	mov	r0, r4
 8005d60:	4629      	mov	r1, r5
 8005d62:	f7fa fe21 	bl	80009a8 <__aeabi_dcmpeq>
 8005d66:	b108      	cbz	r0, 8005d6c <__cvt+0x7a>
 8005d68:	f8cd 901c 	str.w	r9, [sp, #28]
 8005d6c:	2230      	movs	r2, #48	@ 0x30
 8005d6e:	9b07      	ldr	r3, [sp, #28]
 8005d70:	454b      	cmp	r3, r9
 8005d72:	d31e      	bcc.n	8005db2 <__cvt+0xc0>
 8005d74:	4638      	mov	r0, r7
 8005d76:	9b07      	ldr	r3, [sp, #28]
 8005d78:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005d7a:	1bdb      	subs	r3, r3, r7
 8005d7c:	6013      	str	r3, [r2, #0]
 8005d7e:	b008      	add	sp, #32
 8005d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d88:	eb00 0906 	add.w	r9, r0, r6
 8005d8c:	d1e5      	bne.n	8005d5a <__cvt+0x68>
 8005d8e:	7803      	ldrb	r3, [r0, #0]
 8005d90:	2b30      	cmp	r3, #48	@ 0x30
 8005d92:	d10a      	bne.n	8005daa <__cvt+0xb8>
 8005d94:	2200      	movs	r2, #0
 8005d96:	2300      	movs	r3, #0
 8005d98:	4620      	mov	r0, r4
 8005d9a:	4629      	mov	r1, r5
 8005d9c:	f7fa fe04 	bl	80009a8 <__aeabi_dcmpeq>
 8005da0:	b918      	cbnz	r0, 8005daa <__cvt+0xb8>
 8005da2:	f1c6 0601 	rsb	r6, r6, #1
 8005da6:	f8ca 6000 	str.w	r6, [sl]
 8005daa:	f8da 3000 	ldr.w	r3, [sl]
 8005dae:	4499      	add	r9, r3
 8005db0:	e7d3      	b.n	8005d5a <__cvt+0x68>
 8005db2:	1c59      	adds	r1, r3, #1
 8005db4:	9107      	str	r1, [sp, #28]
 8005db6:	701a      	strb	r2, [r3, #0]
 8005db8:	e7d9      	b.n	8005d6e <__cvt+0x7c>

08005dba <__exponent>:
 8005dba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dbc:	2900      	cmp	r1, #0
 8005dbe:	bfb6      	itet	lt
 8005dc0:	232d      	movlt	r3, #45	@ 0x2d
 8005dc2:	232b      	movge	r3, #43	@ 0x2b
 8005dc4:	4249      	neglt	r1, r1
 8005dc6:	2909      	cmp	r1, #9
 8005dc8:	7002      	strb	r2, [r0, #0]
 8005dca:	7043      	strb	r3, [r0, #1]
 8005dcc:	dd29      	ble.n	8005e22 <__exponent+0x68>
 8005dce:	f10d 0307 	add.w	r3, sp, #7
 8005dd2:	461d      	mov	r5, r3
 8005dd4:	270a      	movs	r7, #10
 8005dd6:	fbb1 f6f7 	udiv	r6, r1, r7
 8005dda:	461a      	mov	r2, r3
 8005ddc:	fb07 1416 	mls	r4, r7, r6, r1
 8005de0:	3430      	adds	r4, #48	@ 0x30
 8005de2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005de6:	460c      	mov	r4, r1
 8005de8:	2c63      	cmp	r4, #99	@ 0x63
 8005dea:	4631      	mov	r1, r6
 8005dec:	f103 33ff 	add.w	r3, r3, #4294967295
 8005df0:	dcf1      	bgt.n	8005dd6 <__exponent+0x1c>
 8005df2:	3130      	adds	r1, #48	@ 0x30
 8005df4:	1e94      	subs	r4, r2, #2
 8005df6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005dfa:	4623      	mov	r3, r4
 8005dfc:	1c41      	adds	r1, r0, #1
 8005dfe:	42ab      	cmp	r3, r5
 8005e00:	d30a      	bcc.n	8005e18 <__exponent+0x5e>
 8005e02:	f10d 0309 	add.w	r3, sp, #9
 8005e06:	1a9b      	subs	r3, r3, r2
 8005e08:	42ac      	cmp	r4, r5
 8005e0a:	bf88      	it	hi
 8005e0c:	2300      	movhi	r3, #0
 8005e0e:	3302      	adds	r3, #2
 8005e10:	4403      	add	r3, r0
 8005e12:	1a18      	subs	r0, r3, r0
 8005e14:	b003      	add	sp, #12
 8005e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e18:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e1c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e20:	e7ed      	b.n	8005dfe <__exponent+0x44>
 8005e22:	2330      	movs	r3, #48	@ 0x30
 8005e24:	3130      	adds	r1, #48	@ 0x30
 8005e26:	7083      	strb	r3, [r0, #2]
 8005e28:	70c1      	strb	r1, [r0, #3]
 8005e2a:	1d03      	adds	r3, r0, #4
 8005e2c:	e7f1      	b.n	8005e12 <__exponent+0x58>
	...

08005e30 <_printf_float>:
 8005e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e34:	b091      	sub	sp, #68	@ 0x44
 8005e36:	460c      	mov	r4, r1
 8005e38:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005e3c:	4616      	mov	r6, r2
 8005e3e:	461f      	mov	r7, r3
 8005e40:	4605      	mov	r5, r0
 8005e42:	f000 fd67 	bl	8006914 <_localeconv_r>
 8005e46:	6803      	ldr	r3, [r0, #0]
 8005e48:	4618      	mov	r0, r3
 8005e4a:	9308      	str	r3, [sp, #32]
 8005e4c:	f7fa f980 	bl	8000150 <strlen>
 8005e50:	2300      	movs	r3, #0
 8005e52:	930e      	str	r3, [sp, #56]	@ 0x38
 8005e54:	f8d8 3000 	ldr.w	r3, [r8]
 8005e58:	9009      	str	r0, [sp, #36]	@ 0x24
 8005e5a:	3307      	adds	r3, #7
 8005e5c:	f023 0307 	bic.w	r3, r3, #7
 8005e60:	f103 0208 	add.w	r2, r3, #8
 8005e64:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e68:	f8d4 b000 	ldr.w	fp, [r4]
 8005e6c:	f8c8 2000 	str.w	r2, [r8]
 8005e70:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005e78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e7a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005e82:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005e86:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e8a:	4b9c      	ldr	r3, [pc, #624]	@ (80060fc <_printf_float+0x2cc>)
 8005e8c:	f7fa fdbe 	bl	8000a0c <__aeabi_dcmpun>
 8005e90:	bb70      	cbnz	r0, 8005ef0 <_printf_float+0xc0>
 8005e92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005e96:	f04f 32ff 	mov.w	r2, #4294967295
 8005e9a:	4b98      	ldr	r3, [pc, #608]	@ (80060fc <_printf_float+0x2cc>)
 8005e9c:	f7fa fd98 	bl	80009d0 <__aeabi_dcmple>
 8005ea0:	bb30      	cbnz	r0, 8005ef0 <_printf_float+0xc0>
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	4640      	mov	r0, r8
 8005ea8:	4649      	mov	r1, r9
 8005eaa:	f7fa fd87 	bl	80009bc <__aeabi_dcmplt>
 8005eae:	b110      	cbz	r0, 8005eb6 <_printf_float+0x86>
 8005eb0:	232d      	movs	r3, #45	@ 0x2d
 8005eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eb6:	4a92      	ldr	r2, [pc, #584]	@ (8006100 <_printf_float+0x2d0>)
 8005eb8:	4b92      	ldr	r3, [pc, #584]	@ (8006104 <_printf_float+0x2d4>)
 8005eba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ebe:	bf94      	ite	ls
 8005ec0:	4690      	movls	r8, r2
 8005ec2:	4698      	movhi	r8, r3
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	f04f 0900 	mov.w	r9, #0
 8005eca:	6123      	str	r3, [r4, #16]
 8005ecc:	f02b 0304 	bic.w	r3, fp, #4
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	4633      	mov	r3, r6
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	9700      	str	r7, [sp, #0]
 8005eda:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005edc:	f000 f9d4 	bl	8006288 <_printf_common>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	f040 8090 	bne.w	8006006 <_printf_float+0x1d6>
 8005ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eea:	b011      	add	sp, #68	@ 0x44
 8005eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef0:	4642      	mov	r2, r8
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	4640      	mov	r0, r8
 8005ef6:	4649      	mov	r1, r9
 8005ef8:	f7fa fd88 	bl	8000a0c <__aeabi_dcmpun>
 8005efc:	b148      	cbz	r0, 8005f12 <_printf_float+0xe2>
 8005efe:	464b      	mov	r3, r9
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	bfb8      	it	lt
 8005f04:	232d      	movlt	r3, #45	@ 0x2d
 8005f06:	4a80      	ldr	r2, [pc, #512]	@ (8006108 <_printf_float+0x2d8>)
 8005f08:	bfb8      	it	lt
 8005f0a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f0e:	4b7f      	ldr	r3, [pc, #508]	@ (800610c <_printf_float+0x2dc>)
 8005f10:	e7d3      	b.n	8005eba <_printf_float+0x8a>
 8005f12:	6863      	ldr	r3, [r4, #4]
 8005f14:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005f18:	1c5a      	adds	r2, r3, #1
 8005f1a:	d13f      	bne.n	8005f9c <_printf_float+0x16c>
 8005f1c:	2306      	movs	r3, #6
 8005f1e:	6063      	str	r3, [r4, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005f26:	6023      	str	r3, [r4, #0]
 8005f28:	9206      	str	r2, [sp, #24]
 8005f2a:	aa0e      	add	r2, sp, #56	@ 0x38
 8005f2c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005f30:	aa0d      	add	r2, sp, #52	@ 0x34
 8005f32:	9203      	str	r2, [sp, #12]
 8005f34:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005f38:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005f3c:	6863      	ldr	r3, [r4, #4]
 8005f3e:	4642      	mov	r2, r8
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	4628      	mov	r0, r5
 8005f44:	464b      	mov	r3, r9
 8005f46:	910a      	str	r1, [sp, #40]	@ 0x28
 8005f48:	f7ff fed3 	bl	8005cf2 <__cvt>
 8005f4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f4e:	4680      	mov	r8, r0
 8005f50:	2947      	cmp	r1, #71	@ 0x47
 8005f52:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005f54:	d128      	bne.n	8005fa8 <_printf_float+0x178>
 8005f56:	1cc8      	adds	r0, r1, #3
 8005f58:	db02      	blt.n	8005f60 <_printf_float+0x130>
 8005f5a:	6863      	ldr	r3, [r4, #4]
 8005f5c:	4299      	cmp	r1, r3
 8005f5e:	dd40      	ble.n	8005fe2 <_printf_float+0x1b2>
 8005f60:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f64:	fa5f fa8a 	uxtb.w	sl, sl
 8005f68:	4652      	mov	r2, sl
 8005f6a:	3901      	subs	r1, #1
 8005f6c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005f70:	910d      	str	r1, [sp, #52]	@ 0x34
 8005f72:	f7ff ff22 	bl	8005dba <__exponent>
 8005f76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f78:	4681      	mov	r9, r0
 8005f7a:	1813      	adds	r3, r2, r0
 8005f7c:	2a01      	cmp	r2, #1
 8005f7e:	6123      	str	r3, [r4, #16]
 8005f80:	dc02      	bgt.n	8005f88 <_printf_float+0x158>
 8005f82:	6822      	ldr	r2, [r4, #0]
 8005f84:	07d2      	lsls	r2, r2, #31
 8005f86:	d501      	bpl.n	8005f8c <_printf_float+0x15c>
 8005f88:	3301      	adds	r3, #1
 8005f8a:	6123      	str	r3, [r4, #16]
 8005f8c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d09e      	beq.n	8005ed2 <_printf_float+0xa2>
 8005f94:	232d      	movs	r3, #45	@ 0x2d
 8005f96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f9a:	e79a      	b.n	8005ed2 <_printf_float+0xa2>
 8005f9c:	2947      	cmp	r1, #71	@ 0x47
 8005f9e:	d1bf      	bne.n	8005f20 <_printf_float+0xf0>
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d1bd      	bne.n	8005f20 <_printf_float+0xf0>
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e7ba      	b.n	8005f1e <_printf_float+0xee>
 8005fa8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005fac:	d9dc      	bls.n	8005f68 <_printf_float+0x138>
 8005fae:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005fb2:	d118      	bne.n	8005fe6 <_printf_float+0x1b6>
 8005fb4:	2900      	cmp	r1, #0
 8005fb6:	6863      	ldr	r3, [r4, #4]
 8005fb8:	dd0b      	ble.n	8005fd2 <_printf_float+0x1a2>
 8005fba:	6121      	str	r1, [r4, #16]
 8005fbc:	b913      	cbnz	r3, 8005fc4 <_printf_float+0x194>
 8005fbe:	6822      	ldr	r2, [r4, #0]
 8005fc0:	07d0      	lsls	r0, r2, #31
 8005fc2:	d502      	bpl.n	8005fca <_printf_float+0x19a>
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	440b      	add	r3, r1
 8005fc8:	6123      	str	r3, [r4, #16]
 8005fca:	f04f 0900 	mov.w	r9, #0
 8005fce:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005fd0:	e7dc      	b.n	8005f8c <_printf_float+0x15c>
 8005fd2:	b913      	cbnz	r3, 8005fda <_printf_float+0x1aa>
 8005fd4:	6822      	ldr	r2, [r4, #0]
 8005fd6:	07d2      	lsls	r2, r2, #31
 8005fd8:	d501      	bpl.n	8005fde <_printf_float+0x1ae>
 8005fda:	3302      	adds	r3, #2
 8005fdc:	e7f4      	b.n	8005fc8 <_printf_float+0x198>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e7f2      	b.n	8005fc8 <_printf_float+0x198>
 8005fe2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005fe6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fe8:	4299      	cmp	r1, r3
 8005fea:	db05      	blt.n	8005ff8 <_printf_float+0x1c8>
 8005fec:	6823      	ldr	r3, [r4, #0]
 8005fee:	6121      	str	r1, [r4, #16]
 8005ff0:	07d8      	lsls	r0, r3, #31
 8005ff2:	d5ea      	bpl.n	8005fca <_printf_float+0x19a>
 8005ff4:	1c4b      	adds	r3, r1, #1
 8005ff6:	e7e7      	b.n	8005fc8 <_printf_float+0x198>
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	bfcc      	ite	gt
 8005ffc:	2201      	movgt	r2, #1
 8005ffe:	f1c1 0202 	rsble	r2, r1, #2
 8006002:	4413      	add	r3, r2
 8006004:	e7e0      	b.n	8005fc8 <_printf_float+0x198>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	055a      	lsls	r2, r3, #21
 800600a:	d407      	bmi.n	800601c <_printf_float+0x1ec>
 800600c:	6923      	ldr	r3, [r4, #16]
 800600e:	4642      	mov	r2, r8
 8006010:	4631      	mov	r1, r6
 8006012:	4628      	mov	r0, r5
 8006014:	47b8      	blx	r7
 8006016:	3001      	adds	r0, #1
 8006018:	d12b      	bne.n	8006072 <_printf_float+0x242>
 800601a:	e764      	b.n	8005ee6 <_printf_float+0xb6>
 800601c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006020:	f240 80dc 	bls.w	80061dc <_printf_float+0x3ac>
 8006024:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006028:	2200      	movs	r2, #0
 800602a:	2300      	movs	r3, #0
 800602c:	f7fa fcbc 	bl	80009a8 <__aeabi_dcmpeq>
 8006030:	2800      	cmp	r0, #0
 8006032:	d033      	beq.n	800609c <_printf_float+0x26c>
 8006034:	2301      	movs	r3, #1
 8006036:	4631      	mov	r1, r6
 8006038:	4628      	mov	r0, r5
 800603a:	4a35      	ldr	r2, [pc, #212]	@ (8006110 <_printf_float+0x2e0>)
 800603c:	47b8      	blx	r7
 800603e:	3001      	adds	r0, #1
 8006040:	f43f af51 	beq.w	8005ee6 <_printf_float+0xb6>
 8006044:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006048:	4543      	cmp	r3, r8
 800604a:	db02      	blt.n	8006052 <_printf_float+0x222>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	07d8      	lsls	r0, r3, #31
 8006050:	d50f      	bpl.n	8006072 <_printf_float+0x242>
 8006052:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006056:	4631      	mov	r1, r6
 8006058:	4628      	mov	r0, r5
 800605a:	47b8      	blx	r7
 800605c:	3001      	adds	r0, #1
 800605e:	f43f af42 	beq.w	8005ee6 <_printf_float+0xb6>
 8006062:	f04f 0900 	mov.w	r9, #0
 8006066:	f108 38ff 	add.w	r8, r8, #4294967295
 800606a:	f104 0a1a 	add.w	sl, r4, #26
 800606e:	45c8      	cmp	r8, r9
 8006070:	dc09      	bgt.n	8006086 <_printf_float+0x256>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	079b      	lsls	r3, r3, #30
 8006076:	f100 8102 	bmi.w	800627e <_printf_float+0x44e>
 800607a:	68e0      	ldr	r0, [r4, #12]
 800607c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800607e:	4298      	cmp	r0, r3
 8006080:	bfb8      	it	lt
 8006082:	4618      	movlt	r0, r3
 8006084:	e731      	b.n	8005eea <_printf_float+0xba>
 8006086:	2301      	movs	r3, #1
 8006088:	4652      	mov	r2, sl
 800608a:	4631      	mov	r1, r6
 800608c:	4628      	mov	r0, r5
 800608e:	47b8      	blx	r7
 8006090:	3001      	adds	r0, #1
 8006092:	f43f af28 	beq.w	8005ee6 <_printf_float+0xb6>
 8006096:	f109 0901 	add.w	r9, r9, #1
 800609a:	e7e8      	b.n	800606e <_printf_float+0x23e>
 800609c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800609e:	2b00      	cmp	r3, #0
 80060a0:	dc38      	bgt.n	8006114 <_printf_float+0x2e4>
 80060a2:	2301      	movs	r3, #1
 80060a4:	4631      	mov	r1, r6
 80060a6:	4628      	mov	r0, r5
 80060a8:	4a19      	ldr	r2, [pc, #100]	@ (8006110 <_printf_float+0x2e0>)
 80060aa:	47b8      	blx	r7
 80060ac:	3001      	adds	r0, #1
 80060ae:	f43f af1a 	beq.w	8005ee6 <_printf_float+0xb6>
 80060b2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80060b6:	ea59 0303 	orrs.w	r3, r9, r3
 80060ba:	d102      	bne.n	80060c2 <_printf_float+0x292>
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	07d9      	lsls	r1, r3, #31
 80060c0:	d5d7      	bpl.n	8006072 <_printf_float+0x242>
 80060c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80060c6:	4631      	mov	r1, r6
 80060c8:	4628      	mov	r0, r5
 80060ca:	47b8      	blx	r7
 80060cc:	3001      	adds	r0, #1
 80060ce:	f43f af0a 	beq.w	8005ee6 <_printf_float+0xb6>
 80060d2:	f04f 0a00 	mov.w	sl, #0
 80060d6:	f104 0b1a 	add.w	fp, r4, #26
 80060da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80060dc:	425b      	negs	r3, r3
 80060de:	4553      	cmp	r3, sl
 80060e0:	dc01      	bgt.n	80060e6 <_printf_float+0x2b6>
 80060e2:	464b      	mov	r3, r9
 80060e4:	e793      	b.n	800600e <_printf_float+0x1de>
 80060e6:	2301      	movs	r3, #1
 80060e8:	465a      	mov	r2, fp
 80060ea:	4631      	mov	r1, r6
 80060ec:	4628      	mov	r0, r5
 80060ee:	47b8      	blx	r7
 80060f0:	3001      	adds	r0, #1
 80060f2:	f43f aef8 	beq.w	8005ee6 <_printf_float+0xb6>
 80060f6:	f10a 0a01 	add.w	sl, sl, #1
 80060fa:	e7ee      	b.n	80060da <_printf_float+0x2aa>
 80060fc:	7fefffff 	.word	0x7fefffff
 8006100:	08008b84 	.word	0x08008b84
 8006104:	08008b88 	.word	0x08008b88
 8006108:	08008b8c 	.word	0x08008b8c
 800610c:	08008b90 	.word	0x08008b90
 8006110:	08008b94 	.word	0x08008b94
 8006114:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006116:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800611a:	4553      	cmp	r3, sl
 800611c:	bfa8      	it	ge
 800611e:	4653      	movge	r3, sl
 8006120:	2b00      	cmp	r3, #0
 8006122:	4699      	mov	r9, r3
 8006124:	dc36      	bgt.n	8006194 <_printf_float+0x364>
 8006126:	f04f 0b00 	mov.w	fp, #0
 800612a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800612e:	f104 021a 	add.w	r2, r4, #26
 8006132:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006134:	930a      	str	r3, [sp, #40]	@ 0x28
 8006136:	eba3 0309 	sub.w	r3, r3, r9
 800613a:	455b      	cmp	r3, fp
 800613c:	dc31      	bgt.n	80061a2 <_printf_float+0x372>
 800613e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006140:	459a      	cmp	sl, r3
 8006142:	dc3a      	bgt.n	80061ba <_printf_float+0x38a>
 8006144:	6823      	ldr	r3, [r4, #0]
 8006146:	07da      	lsls	r2, r3, #31
 8006148:	d437      	bmi.n	80061ba <_printf_float+0x38a>
 800614a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800614c:	ebaa 0903 	sub.w	r9, sl, r3
 8006150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006152:	ebaa 0303 	sub.w	r3, sl, r3
 8006156:	4599      	cmp	r9, r3
 8006158:	bfa8      	it	ge
 800615a:	4699      	movge	r9, r3
 800615c:	f1b9 0f00 	cmp.w	r9, #0
 8006160:	dc33      	bgt.n	80061ca <_printf_float+0x39a>
 8006162:	f04f 0800 	mov.w	r8, #0
 8006166:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800616a:	f104 0b1a 	add.w	fp, r4, #26
 800616e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006170:	ebaa 0303 	sub.w	r3, sl, r3
 8006174:	eba3 0309 	sub.w	r3, r3, r9
 8006178:	4543      	cmp	r3, r8
 800617a:	f77f af7a 	ble.w	8006072 <_printf_float+0x242>
 800617e:	2301      	movs	r3, #1
 8006180:	465a      	mov	r2, fp
 8006182:	4631      	mov	r1, r6
 8006184:	4628      	mov	r0, r5
 8006186:	47b8      	blx	r7
 8006188:	3001      	adds	r0, #1
 800618a:	f43f aeac 	beq.w	8005ee6 <_printf_float+0xb6>
 800618e:	f108 0801 	add.w	r8, r8, #1
 8006192:	e7ec      	b.n	800616e <_printf_float+0x33e>
 8006194:	4642      	mov	r2, r8
 8006196:	4631      	mov	r1, r6
 8006198:	4628      	mov	r0, r5
 800619a:	47b8      	blx	r7
 800619c:	3001      	adds	r0, #1
 800619e:	d1c2      	bne.n	8006126 <_printf_float+0x2f6>
 80061a0:	e6a1      	b.n	8005ee6 <_printf_float+0xb6>
 80061a2:	2301      	movs	r3, #1
 80061a4:	4631      	mov	r1, r6
 80061a6:	4628      	mov	r0, r5
 80061a8:	920a      	str	r2, [sp, #40]	@ 0x28
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	f43f ae9a 	beq.w	8005ee6 <_printf_float+0xb6>
 80061b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061b4:	f10b 0b01 	add.w	fp, fp, #1
 80061b8:	e7bb      	b.n	8006132 <_printf_float+0x302>
 80061ba:	4631      	mov	r1, r6
 80061bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80061c0:	4628      	mov	r0, r5
 80061c2:	47b8      	blx	r7
 80061c4:	3001      	adds	r0, #1
 80061c6:	d1c0      	bne.n	800614a <_printf_float+0x31a>
 80061c8:	e68d      	b.n	8005ee6 <_printf_float+0xb6>
 80061ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80061cc:	464b      	mov	r3, r9
 80061ce:	4631      	mov	r1, r6
 80061d0:	4628      	mov	r0, r5
 80061d2:	4442      	add	r2, r8
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	d1c3      	bne.n	8006162 <_printf_float+0x332>
 80061da:	e684      	b.n	8005ee6 <_printf_float+0xb6>
 80061dc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80061e0:	f1ba 0f01 	cmp.w	sl, #1
 80061e4:	dc01      	bgt.n	80061ea <_printf_float+0x3ba>
 80061e6:	07db      	lsls	r3, r3, #31
 80061e8:	d536      	bpl.n	8006258 <_printf_float+0x428>
 80061ea:	2301      	movs	r3, #1
 80061ec:	4642      	mov	r2, r8
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b8      	blx	r7
 80061f4:	3001      	adds	r0, #1
 80061f6:	f43f ae76 	beq.w	8005ee6 <_printf_float+0xb6>
 80061fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80061fe:	4631      	mov	r1, r6
 8006200:	4628      	mov	r0, r5
 8006202:	47b8      	blx	r7
 8006204:	3001      	adds	r0, #1
 8006206:	f43f ae6e 	beq.w	8005ee6 <_printf_float+0xb6>
 800620a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800620e:	2200      	movs	r2, #0
 8006210:	2300      	movs	r3, #0
 8006212:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006216:	f7fa fbc7 	bl	80009a8 <__aeabi_dcmpeq>
 800621a:	b9c0      	cbnz	r0, 800624e <_printf_float+0x41e>
 800621c:	4653      	mov	r3, sl
 800621e:	f108 0201 	add.w	r2, r8, #1
 8006222:	4631      	mov	r1, r6
 8006224:	4628      	mov	r0, r5
 8006226:	47b8      	blx	r7
 8006228:	3001      	adds	r0, #1
 800622a:	d10c      	bne.n	8006246 <_printf_float+0x416>
 800622c:	e65b      	b.n	8005ee6 <_printf_float+0xb6>
 800622e:	2301      	movs	r3, #1
 8006230:	465a      	mov	r2, fp
 8006232:	4631      	mov	r1, r6
 8006234:	4628      	mov	r0, r5
 8006236:	47b8      	blx	r7
 8006238:	3001      	adds	r0, #1
 800623a:	f43f ae54 	beq.w	8005ee6 <_printf_float+0xb6>
 800623e:	f108 0801 	add.w	r8, r8, #1
 8006242:	45d0      	cmp	r8, sl
 8006244:	dbf3      	blt.n	800622e <_printf_float+0x3fe>
 8006246:	464b      	mov	r3, r9
 8006248:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800624c:	e6e0      	b.n	8006010 <_printf_float+0x1e0>
 800624e:	f04f 0800 	mov.w	r8, #0
 8006252:	f104 0b1a 	add.w	fp, r4, #26
 8006256:	e7f4      	b.n	8006242 <_printf_float+0x412>
 8006258:	2301      	movs	r3, #1
 800625a:	4642      	mov	r2, r8
 800625c:	e7e1      	b.n	8006222 <_printf_float+0x3f2>
 800625e:	2301      	movs	r3, #1
 8006260:	464a      	mov	r2, r9
 8006262:	4631      	mov	r1, r6
 8006264:	4628      	mov	r0, r5
 8006266:	47b8      	blx	r7
 8006268:	3001      	adds	r0, #1
 800626a:	f43f ae3c 	beq.w	8005ee6 <_printf_float+0xb6>
 800626e:	f108 0801 	add.w	r8, r8, #1
 8006272:	68e3      	ldr	r3, [r4, #12]
 8006274:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006276:	1a5b      	subs	r3, r3, r1
 8006278:	4543      	cmp	r3, r8
 800627a:	dcf0      	bgt.n	800625e <_printf_float+0x42e>
 800627c:	e6fd      	b.n	800607a <_printf_float+0x24a>
 800627e:	f04f 0800 	mov.w	r8, #0
 8006282:	f104 0919 	add.w	r9, r4, #25
 8006286:	e7f4      	b.n	8006272 <_printf_float+0x442>

08006288 <_printf_common>:
 8006288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800628c:	4616      	mov	r6, r2
 800628e:	4698      	mov	r8, r3
 8006290:	688a      	ldr	r2, [r1, #8]
 8006292:	690b      	ldr	r3, [r1, #16]
 8006294:	4607      	mov	r7, r0
 8006296:	4293      	cmp	r3, r2
 8006298:	bfb8      	it	lt
 800629a:	4613      	movlt	r3, r2
 800629c:	6033      	str	r3, [r6, #0]
 800629e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062a2:	460c      	mov	r4, r1
 80062a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062a8:	b10a      	cbz	r2, 80062ae <_printf_common+0x26>
 80062aa:	3301      	adds	r3, #1
 80062ac:	6033      	str	r3, [r6, #0]
 80062ae:	6823      	ldr	r3, [r4, #0]
 80062b0:	0699      	lsls	r1, r3, #26
 80062b2:	bf42      	ittt	mi
 80062b4:	6833      	ldrmi	r3, [r6, #0]
 80062b6:	3302      	addmi	r3, #2
 80062b8:	6033      	strmi	r3, [r6, #0]
 80062ba:	6825      	ldr	r5, [r4, #0]
 80062bc:	f015 0506 	ands.w	r5, r5, #6
 80062c0:	d106      	bne.n	80062d0 <_printf_common+0x48>
 80062c2:	f104 0a19 	add.w	sl, r4, #25
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	6832      	ldr	r2, [r6, #0]
 80062ca:	1a9b      	subs	r3, r3, r2
 80062cc:	42ab      	cmp	r3, r5
 80062ce:	dc2b      	bgt.n	8006328 <_printf_common+0xa0>
 80062d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062d4:	6822      	ldr	r2, [r4, #0]
 80062d6:	3b00      	subs	r3, #0
 80062d8:	bf18      	it	ne
 80062da:	2301      	movne	r3, #1
 80062dc:	0692      	lsls	r2, r2, #26
 80062de:	d430      	bmi.n	8006342 <_printf_common+0xba>
 80062e0:	4641      	mov	r1, r8
 80062e2:	4638      	mov	r0, r7
 80062e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062e8:	47c8      	blx	r9
 80062ea:	3001      	adds	r0, #1
 80062ec:	d023      	beq.n	8006336 <_printf_common+0xae>
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	6922      	ldr	r2, [r4, #16]
 80062f2:	f003 0306 	and.w	r3, r3, #6
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	bf14      	ite	ne
 80062fa:	2500      	movne	r5, #0
 80062fc:	6833      	ldreq	r3, [r6, #0]
 80062fe:	f04f 0600 	mov.w	r6, #0
 8006302:	bf08      	it	eq
 8006304:	68e5      	ldreq	r5, [r4, #12]
 8006306:	f104 041a 	add.w	r4, r4, #26
 800630a:	bf08      	it	eq
 800630c:	1aed      	subeq	r5, r5, r3
 800630e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006312:	bf08      	it	eq
 8006314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006318:	4293      	cmp	r3, r2
 800631a:	bfc4      	itt	gt
 800631c:	1a9b      	subgt	r3, r3, r2
 800631e:	18ed      	addgt	r5, r5, r3
 8006320:	42b5      	cmp	r5, r6
 8006322:	d11a      	bne.n	800635a <_printf_common+0xd2>
 8006324:	2000      	movs	r0, #0
 8006326:	e008      	b.n	800633a <_printf_common+0xb2>
 8006328:	2301      	movs	r3, #1
 800632a:	4652      	mov	r2, sl
 800632c:	4641      	mov	r1, r8
 800632e:	4638      	mov	r0, r7
 8006330:	47c8      	blx	r9
 8006332:	3001      	adds	r0, #1
 8006334:	d103      	bne.n	800633e <_printf_common+0xb6>
 8006336:	f04f 30ff 	mov.w	r0, #4294967295
 800633a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800633e:	3501      	adds	r5, #1
 8006340:	e7c1      	b.n	80062c6 <_printf_common+0x3e>
 8006342:	2030      	movs	r0, #48	@ 0x30
 8006344:	18e1      	adds	r1, r4, r3
 8006346:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800634a:	1c5a      	adds	r2, r3, #1
 800634c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006350:	4422      	add	r2, r4
 8006352:	3302      	adds	r3, #2
 8006354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006358:	e7c2      	b.n	80062e0 <_printf_common+0x58>
 800635a:	2301      	movs	r3, #1
 800635c:	4622      	mov	r2, r4
 800635e:	4641      	mov	r1, r8
 8006360:	4638      	mov	r0, r7
 8006362:	47c8      	blx	r9
 8006364:	3001      	adds	r0, #1
 8006366:	d0e6      	beq.n	8006336 <_printf_common+0xae>
 8006368:	3601      	adds	r6, #1
 800636a:	e7d9      	b.n	8006320 <_printf_common+0x98>

0800636c <_printf_i>:
 800636c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006370:	7e0f      	ldrb	r7, [r1, #24]
 8006372:	4691      	mov	r9, r2
 8006374:	2f78      	cmp	r7, #120	@ 0x78
 8006376:	4680      	mov	r8, r0
 8006378:	460c      	mov	r4, r1
 800637a:	469a      	mov	sl, r3
 800637c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800637e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006382:	d807      	bhi.n	8006394 <_printf_i+0x28>
 8006384:	2f62      	cmp	r7, #98	@ 0x62
 8006386:	d80a      	bhi.n	800639e <_printf_i+0x32>
 8006388:	2f00      	cmp	r7, #0
 800638a:	f000 80d3 	beq.w	8006534 <_printf_i+0x1c8>
 800638e:	2f58      	cmp	r7, #88	@ 0x58
 8006390:	f000 80ba 	beq.w	8006508 <_printf_i+0x19c>
 8006394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006398:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800639c:	e03a      	b.n	8006414 <_printf_i+0xa8>
 800639e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063a2:	2b15      	cmp	r3, #21
 80063a4:	d8f6      	bhi.n	8006394 <_printf_i+0x28>
 80063a6:	a101      	add	r1, pc, #4	@ (adr r1, 80063ac <_printf_i+0x40>)
 80063a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063ac:	08006405 	.word	0x08006405
 80063b0:	08006419 	.word	0x08006419
 80063b4:	08006395 	.word	0x08006395
 80063b8:	08006395 	.word	0x08006395
 80063bc:	08006395 	.word	0x08006395
 80063c0:	08006395 	.word	0x08006395
 80063c4:	08006419 	.word	0x08006419
 80063c8:	08006395 	.word	0x08006395
 80063cc:	08006395 	.word	0x08006395
 80063d0:	08006395 	.word	0x08006395
 80063d4:	08006395 	.word	0x08006395
 80063d8:	0800651b 	.word	0x0800651b
 80063dc:	08006443 	.word	0x08006443
 80063e0:	080064d5 	.word	0x080064d5
 80063e4:	08006395 	.word	0x08006395
 80063e8:	08006395 	.word	0x08006395
 80063ec:	0800653d 	.word	0x0800653d
 80063f0:	08006395 	.word	0x08006395
 80063f4:	08006443 	.word	0x08006443
 80063f8:	08006395 	.word	0x08006395
 80063fc:	08006395 	.word	0x08006395
 8006400:	080064dd 	.word	0x080064dd
 8006404:	6833      	ldr	r3, [r6, #0]
 8006406:	1d1a      	adds	r2, r3, #4
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	6032      	str	r2, [r6, #0]
 800640c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006410:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006414:	2301      	movs	r3, #1
 8006416:	e09e      	b.n	8006556 <_printf_i+0x1ea>
 8006418:	6833      	ldr	r3, [r6, #0]
 800641a:	6820      	ldr	r0, [r4, #0]
 800641c:	1d19      	adds	r1, r3, #4
 800641e:	6031      	str	r1, [r6, #0]
 8006420:	0606      	lsls	r6, r0, #24
 8006422:	d501      	bpl.n	8006428 <_printf_i+0xbc>
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	e003      	b.n	8006430 <_printf_i+0xc4>
 8006428:	0645      	lsls	r5, r0, #25
 800642a:	d5fb      	bpl.n	8006424 <_printf_i+0xb8>
 800642c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006430:	2d00      	cmp	r5, #0
 8006432:	da03      	bge.n	800643c <_printf_i+0xd0>
 8006434:	232d      	movs	r3, #45	@ 0x2d
 8006436:	426d      	negs	r5, r5
 8006438:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800643c:	230a      	movs	r3, #10
 800643e:	4859      	ldr	r0, [pc, #356]	@ (80065a4 <_printf_i+0x238>)
 8006440:	e011      	b.n	8006466 <_printf_i+0xfa>
 8006442:	6821      	ldr	r1, [r4, #0]
 8006444:	6833      	ldr	r3, [r6, #0]
 8006446:	0608      	lsls	r0, r1, #24
 8006448:	f853 5b04 	ldr.w	r5, [r3], #4
 800644c:	d402      	bmi.n	8006454 <_printf_i+0xe8>
 800644e:	0649      	lsls	r1, r1, #25
 8006450:	bf48      	it	mi
 8006452:	b2ad      	uxthmi	r5, r5
 8006454:	2f6f      	cmp	r7, #111	@ 0x6f
 8006456:	6033      	str	r3, [r6, #0]
 8006458:	bf14      	ite	ne
 800645a:	230a      	movne	r3, #10
 800645c:	2308      	moveq	r3, #8
 800645e:	4851      	ldr	r0, [pc, #324]	@ (80065a4 <_printf_i+0x238>)
 8006460:	2100      	movs	r1, #0
 8006462:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006466:	6866      	ldr	r6, [r4, #4]
 8006468:	2e00      	cmp	r6, #0
 800646a:	bfa8      	it	ge
 800646c:	6821      	ldrge	r1, [r4, #0]
 800646e:	60a6      	str	r6, [r4, #8]
 8006470:	bfa4      	itt	ge
 8006472:	f021 0104 	bicge.w	r1, r1, #4
 8006476:	6021      	strge	r1, [r4, #0]
 8006478:	b90d      	cbnz	r5, 800647e <_printf_i+0x112>
 800647a:	2e00      	cmp	r6, #0
 800647c:	d04b      	beq.n	8006516 <_printf_i+0x1aa>
 800647e:	4616      	mov	r6, r2
 8006480:	fbb5 f1f3 	udiv	r1, r5, r3
 8006484:	fb03 5711 	mls	r7, r3, r1, r5
 8006488:	5dc7      	ldrb	r7, [r0, r7]
 800648a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800648e:	462f      	mov	r7, r5
 8006490:	42bb      	cmp	r3, r7
 8006492:	460d      	mov	r5, r1
 8006494:	d9f4      	bls.n	8006480 <_printf_i+0x114>
 8006496:	2b08      	cmp	r3, #8
 8006498:	d10b      	bne.n	80064b2 <_printf_i+0x146>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	07df      	lsls	r7, r3, #31
 800649e:	d508      	bpl.n	80064b2 <_printf_i+0x146>
 80064a0:	6923      	ldr	r3, [r4, #16]
 80064a2:	6861      	ldr	r1, [r4, #4]
 80064a4:	4299      	cmp	r1, r3
 80064a6:	bfde      	ittt	le
 80064a8:	2330      	movle	r3, #48	@ 0x30
 80064aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064b2:	1b92      	subs	r2, r2, r6
 80064b4:	6122      	str	r2, [r4, #16]
 80064b6:	464b      	mov	r3, r9
 80064b8:	4621      	mov	r1, r4
 80064ba:	4640      	mov	r0, r8
 80064bc:	f8cd a000 	str.w	sl, [sp]
 80064c0:	aa03      	add	r2, sp, #12
 80064c2:	f7ff fee1 	bl	8006288 <_printf_common>
 80064c6:	3001      	adds	r0, #1
 80064c8:	d14a      	bne.n	8006560 <_printf_i+0x1f4>
 80064ca:	f04f 30ff 	mov.w	r0, #4294967295
 80064ce:	b004      	add	sp, #16
 80064d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	f043 0320 	orr.w	r3, r3, #32
 80064da:	6023      	str	r3, [r4, #0]
 80064dc:	2778      	movs	r7, #120	@ 0x78
 80064de:	4832      	ldr	r0, [pc, #200]	@ (80065a8 <_printf_i+0x23c>)
 80064e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	6831      	ldr	r1, [r6, #0]
 80064e8:	061f      	lsls	r7, r3, #24
 80064ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80064ee:	d402      	bmi.n	80064f6 <_printf_i+0x18a>
 80064f0:	065f      	lsls	r7, r3, #25
 80064f2:	bf48      	it	mi
 80064f4:	b2ad      	uxthmi	r5, r5
 80064f6:	6031      	str	r1, [r6, #0]
 80064f8:	07d9      	lsls	r1, r3, #31
 80064fa:	bf44      	itt	mi
 80064fc:	f043 0320 	orrmi.w	r3, r3, #32
 8006500:	6023      	strmi	r3, [r4, #0]
 8006502:	b11d      	cbz	r5, 800650c <_printf_i+0x1a0>
 8006504:	2310      	movs	r3, #16
 8006506:	e7ab      	b.n	8006460 <_printf_i+0xf4>
 8006508:	4826      	ldr	r0, [pc, #152]	@ (80065a4 <_printf_i+0x238>)
 800650a:	e7e9      	b.n	80064e0 <_printf_i+0x174>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	f023 0320 	bic.w	r3, r3, #32
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	e7f6      	b.n	8006504 <_printf_i+0x198>
 8006516:	4616      	mov	r6, r2
 8006518:	e7bd      	b.n	8006496 <_printf_i+0x12a>
 800651a:	6833      	ldr	r3, [r6, #0]
 800651c:	6825      	ldr	r5, [r4, #0]
 800651e:	1d18      	adds	r0, r3, #4
 8006520:	6961      	ldr	r1, [r4, #20]
 8006522:	6030      	str	r0, [r6, #0]
 8006524:	062e      	lsls	r6, r5, #24
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	d501      	bpl.n	800652e <_printf_i+0x1c2>
 800652a:	6019      	str	r1, [r3, #0]
 800652c:	e002      	b.n	8006534 <_printf_i+0x1c8>
 800652e:	0668      	lsls	r0, r5, #25
 8006530:	d5fb      	bpl.n	800652a <_printf_i+0x1be>
 8006532:	8019      	strh	r1, [r3, #0]
 8006534:	2300      	movs	r3, #0
 8006536:	4616      	mov	r6, r2
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	e7bc      	b.n	80064b6 <_printf_i+0x14a>
 800653c:	6833      	ldr	r3, [r6, #0]
 800653e:	2100      	movs	r1, #0
 8006540:	1d1a      	adds	r2, r3, #4
 8006542:	6032      	str	r2, [r6, #0]
 8006544:	681e      	ldr	r6, [r3, #0]
 8006546:	6862      	ldr	r2, [r4, #4]
 8006548:	4630      	mov	r0, r6
 800654a:	f000 fa5a 	bl	8006a02 <memchr>
 800654e:	b108      	cbz	r0, 8006554 <_printf_i+0x1e8>
 8006550:	1b80      	subs	r0, r0, r6
 8006552:	6060      	str	r0, [r4, #4]
 8006554:	6863      	ldr	r3, [r4, #4]
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	2300      	movs	r3, #0
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800655e:	e7aa      	b.n	80064b6 <_printf_i+0x14a>
 8006560:	4632      	mov	r2, r6
 8006562:	4649      	mov	r1, r9
 8006564:	4640      	mov	r0, r8
 8006566:	6923      	ldr	r3, [r4, #16]
 8006568:	47d0      	blx	sl
 800656a:	3001      	adds	r0, #1
 800656c:	d0ad      	beq.n	80064ca <_printf_i+0x15e>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	079b      	lsls	r3, r3, #30
 8006572:	d413      	bmi.n	800659c <_printf_i+0x230>
 8006574:	68e0      	ldr	r0, [r4, #12]
 8006576:	9b03      	ldr	r3, [sp, #12]
 8006578:	4298      	cmp	r0, r3
 800657a:	bfb8      	it	lt
 800657c:	4618      	movlt	r0, r3
 800657e:	e7a6      	b.n	80064ce <_printf_i+0x162>
 8006580:	2301      	movs	r3, #1
 8006582:	4632      	mov	r2, r6
 8006584:	4649      	mov	r1, r9
 8006586:	4640      	mov	r0, r8
 8006588:	47d0      	blx	sl
 800658a:	3001      	adds	r0, #1
 800658c:	d09d      	beq.n	80064ca <_printf_i+0x15e>
 800658e:	3501      	adds	r5, #1
 8006590:	68e3      	ldr	r3, [r4, #12]
 8006592:	9903      	ldr	r1, [sp, #12]
 8006594:	1a5b      	subs	r3, r3, r1
 8006596:	42ab      	cmp	r3, r5
 8006598:	dcf2      	bgt.n	8006580 <_printf_i+0x214>
 800659a:	e7eb      	b.n	8006574 <_printf_i+0x208>
 800659c:	2500      	movs	r5, #0
 800659e:	f104 0619 	add.w	r6, r4, #25
 80065a2:	e7f5      	b.n	8006590 <_printf_i+0x224>
 80065a4:	08008b96 	.word	0x08008b96
 80065a8:	08008ba7 	.word	0x08008ba7

080065ac <std>:
 80065ac:	2300      	movs	r3, #0
 80065ae:	b510      	push	{r4, lr}
 80065b0:	4604      	mov	r4, r0
 80065b2:	e9c0 3300 	strd	r3, r3, [r0]
 80065b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065ba:	6083      	str	r3, [r0, #8]
 80065bc:	8181      	strh	r1, [r0, #12]
 80065be:	6643      	str	r3, [r0, #100]	@ 0x64
 80065c0:	81c2      	strh	r2, [r0, #14]
 80065c2:	6183      	str	r3, [r0, #24]
 80065c4:	4619      	mov	r1, r3
 80065c6:	2208      	movs	r2, #8
 80065c8:	305c      	adds	r0, #92	@ 0x5c
 80065ca:	f000 f99b 	bl	8006904 <memset>
 80065ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006604 <std+0x58>)
 80065d0:	6224      	str	r4, [r4, #32]
 80065d2:	6263      	str	r3, [r4, #36]	@ 0x24
 80065d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006608 <std+0x5c>)
 80065d6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80065d8:	4b0c      	ldr	r3, [pc, #48]	@ (800660c <std+0x60>)
 80065da:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <std+0x64>)
 80065de:	6323      	str	r3, [r4, #48]	@ 0x30
 80065e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <std+0x68>)
 80065e2:	429c      	cmp	r4, r3
 80065e4:	d006      	beq.n	80065f4 <std+0x48>
 80065e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065ea:	4294      	cmp	r4, r2
 80065ec:	d002      	beq.n	80065f4 <std+0x48>
 80065ee:	33d0      	adds	r3, #208	@ 0xd0
 80065f0:	429c      	cmp	r4, r3
 80065f2:	d105      	bne.n	8006600 <std+0x54>
 80065f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065fc:	f000 b9fe 	b.w	80069fc <__retarget_lock_init_recursive>
 8006600:	bd10      	pop	{r4, pc}
 8006602:	bf00      	nop
 8006604:	08006755 	.word	0x08006755
 8006608:	08006777 	.word	0x08006777
 800660c:	080067af 	.word	0x080067af
 8006610:	080067d3 	.word	0x080067d3
 8006614:	200003f4 	.word	0x200003f4

08006618 <stdio_exit_handler>:
 8006618:	4a02      	ldr	r2, [pc, #8]	@ (8006624 <stdio_exit_handler+0xc>)
 800661a:	4903      	ldr	r1, [pc, #12]	@ (8006628 <stdio_exit_handler+0x10>)
 800661c:	4803      	ldr	r0, [pc, #12]	@ (800662c <stdio_exit_handler+0x14>)
 800661e:	f000 b869 	b.w	80066f4 <_fwalk_sglue>
 8006622:	bf00      	nop
 8006624:	20000030 	.word	0x20000030
 8006628:	0800833d 	.word	0x0800833d
 800662c:	20000040 	.word	0x20000040

08006630 <cleanup_stdio>:
 8006630:	6841      	ldr	r1, [r0, #4]
 8006632:	4b0c      	ldr	r3, [pc, #48]	@ (8006664 <cleanup_stdio+0x34>)
 8006634:	b510      	push	{r4, lr}
 8006636:	4299      	cmp	r1, r3
 8006638:	4604      	mov	r4, r0
 800663a:	d001      	beq.n	8006640 <cleanup_stdio+0x10>
 800663c:	f001 fe7e 	bl	800833c <_fflush_r>
 8006640:	68a1      	ldr	r1, [r4, #8]
 8006642:	4b09      	ldr	r3, [pc, #36]	@ (8006668 <cleanup_stdio+0x38>)
 8006644:	4299      	cmp	r1, r3
 8006646:	d002      	beq.n	800664e <cleanup_stdio+0x1e>
 8006648:	4620      	mov	r0, r4
 800664a:	f001 fe77 	bl	800833c <_fflush_r>
 800664e:	68e1      	ldr	r1, [r4, #12]
 8006650:	4b06      	ldr	r3, [pc, #24]	@ (800666c <cleanup_stdio+0x3c>)
 8006652:	4299      	cmp	r1, r3
 8006654:	d004      	beq.n	8006660 <cleanup_stdio+0x30>
 8006656:	4620      	mov	r0, r4
 8006658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800665c:	f001 be6e 	b.w	800833c <_fflush_r>
 8006660:	bd10      	pop	{r4, pc}
 8006662:	bf00      	nop
 8006664:	200003f4 	.word	0x200003f4
 8006668:	2000045c 	.word	0x2000045c
 800666c:	200004c4 	.word	0x200004c4

08006670 <global_stdio_init.part.0>:
 8006670:	b510      	push	{r4, lr}
 8006672:	4b0b      	ldr	r3, [pc, #44]	@ (80066a0 <global_stdio_init.part.0+0x30>)
 8006674:	4c0b      	ldr	r4, [pc, #44]	@ (80066a4 <global_stdio_init.part.0+0x34>)
 8006676:	4a0c      	ldr	r2, [pc, #48]	@ (80066a8 <global_stdio_init.part.0+0x38>)
 8006678:	4620      	mov	r0, r4
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	2104      	movs	r1, #4
 800667e:	2200      	movs	r2, #0
 8006680:	f7ff ff94 	bl	80065ac <std>
 8006684:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006688:	2201      	movs	r2, #1
 800668a:	2109      	movs	r1, #9
 800668c:	f7ff ff8e 	bl	80065ac <std>
 8006690:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006694:	2202      	movs	r2, #2
 8006696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800669a:	2112      	movs	r1, #18
 800669c:	f7ff bf86 	b.w	80065ac <std>
 80066a0:	2000052c 	.word	0x2000052c
 80066a4:	200003f4 	.word	0x200003f4
 80066a8:	08006619 	.word	0x08006619

080066ac <__sfp_lock_acquire>:
 80066ac:	4801      	ldr	r0, [pc, #4]	@ (80066b4 <__sfp_lock_acquire+0x8>)
 80066ae:	f000 b9a6 	b.w	80069fe <__retarget_lock_acquire_recursive>
 80066b2:	bf00      	nop
 80066b4:	20000535 	.word	0x20000535

080066b8 <__sfp_lock_release>:
 80066b8:	4801      	ldr	r0, [pc, #4]	@ (80066c0 <__sfp_lock_release+0x8>)
 80066ba:	f000 b9a1 	b.w	8006a00 <__retarget_lock_release_recursive>
 80066be:	bf00      	nop
 80066c0:	20000535 	.word	0x20000535

080066c4 <__sinit>:
 80066c4:	b510      	push	{r4, lr}
 80066c6:	4604      	mov	r4, r0
 80066c8:	f7ff fff0 	bl	80066ac <__sfp_lock_acquire>
 80066cc:	6a23      	ldr	r3, [r4, #32]
 80066ce:	b11b      	cbz	r3, 80066d8 <__sinit+0x14>
 80066d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066d4:	f7ff bff0 	b.w	80066b8 <__sfp_lock_release>
 80066d8:	4b04      	ldr	r3, [pc, #16]	@ (80066ec <__sinit+0x28>)
 80066da:	6223      	str	r3, [r4, #32]
 80066dc:	4b04      	ldr	r3, [pc, #16]	@ (80066f0 <__sinit+0x2c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1f5      	bne.n	80066d0 <__sinit+0xc>
 80066e4:	f7ff ffc4 	bl	8006670 <global_stdio_init.part.0>
 80066e8:	e7f2      	b.n	80066d0 <__sinit+0xc>
 80066ea:	bf00      	nop
 80066ec:	08006631 	.word	0x08006631
 80066f0:	2000052c 	.word	0x2000052c

080066f4 <_fwalk_sglue>:
 80066f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f8:	4607      	mov	r7, r0
 80066fa:	4688      	mov	r8, r1
 80066fc:	4614      	mov	r4, r2
 80066fe:	2600      	movs	r6, #0
 8006700:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006704:	f1b9 0901 	subs.w	r9, r9, #1
 8006708:	d505      	bpl.n	8006716 <_fwalk_sglue+0x22>
 800670a:	6824      	ldr	r4, [r4, #0]
 800670c:	2c00      	cmp	r4, #0
 800670e:	d1f7      	bne.n	8006700 <_fwalk_sglue+0xc>
 8006710:	4630      	mov	r0, r6
 8006712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006716:	89ab      	ldrh	r3, [r5, #12]
 8006718:	2b01      	cmp	r3, #1
 800671a:	d907      	bls.n	800672c <_fwalk_sglue+0x38>
 800671c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006720:	3301      	adds	r3, #1
 8006722:	d003      	beq.n	800672c <_fwalk_sglue+0x38>
 8006724:	4629      	mov	r1, r5
 8006726:	4638      	mov	r0, r7
 8006728:	47c0      	blx	r8
 800672a:	4306      	orrs	r6, r0
 800672c:	3568      	adds	r5, #104	@ 0x68
 800672e:	e7e9      	b.n	8006704 <_fwalk_sglue+0x10>

08006730 <iprintf>:
 8006730:	b40f      	push	{r0, r1, r2, r3}
 8006732:	b507      	push	{r0, r1, r2, lr}
 8006734:	4906      	ldr	r1, [pc, #24]	@ (8006750 <iprintf+0x20>)
 8006736:	ab04      	add	r3, sp, #16
 8006738:	6808      	ldr	r0, [r1, #0]
 800673a:	f853 2b04 	ldr.w	r2, [r3], #4
 800673e:	6881      	ldr	r1, [r0, #8]
 8006740:	9301      	str	r3, [sp, #4]
 8006742:	f001 fc63 	bl	800800c <_vfiprintf_r>
 8006746:	b003      	add	sp, #12
 8006748:	f85d eb04 	ldr.w	lr, [sp], #4
 800674c:	b004      	add	sp, #16
 800674e:	4770      	bx	lr
 8006750:	2000003c 	.word	0x2000003c

08006754 <__sread>:
 8006754:	b510      	push	{r4, lr}
 8006756:	460c      	mov	r4, r1
 8006758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800675c:	f000 f900 	bl	8006960 <_read_r>
 8006760:	2800      	cmp	r0, #0
 8006762:	bfab      	itete	ge
 8006764:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006766:	89a3      	ldrhlt	r3, [r4, #12]
 8006768:	181b      	addge	r3, r3, r0
 800676a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800676e:	bfac      	ite	ge
 8006770:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006772:	81a3      	strhlt	r3, [r4, #12]
 8006774:	bd10      	pop	{r4, pc}

08006776 <__swrite>:
 8006776:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800677a:	461f      	mov	r7, r3
 800677c:	898b      	ldrh	r3, [r1, #12]
 800677e:	4605      	mov	r5, r0
 8006780:	05db      	lsls	r3, r3, #23
 8006782:	460c      	mov	r4, r1
 8006784:	4616      	mov	r6, r2
 8006786:	d505      	bpl.n	8006794 <__swrite+0x1e>
 8006788:	2302      	movs	r3, #2
 800678a:	2200      	movs	r2, #0
 800678c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006790:	f000 f8d4 	bl	800693c <_lseek_r>
 8006794:	89a3      	ldrh	r3, [r4, #12]
 8006796:	4632      	mov	r2, r6
 8006798:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800679c:	81a3      	strh	r3, [r4, #12]
 800679e:	4628      	mov	r0, r5
 80067a0:	463b      	mov	r3, r7
 80067a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067aa:	f000 b8eb 	b.w	8006984 <_write_r>

080067ae <__sseek>:
 80067ae:	b510      	push	{r4, lr}
 80067b0:	460c      	mov	r4, r1
 80067b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b6:	f000 f8c1 	bl	800693c <_lseek_r>
 80067ba:	1c43      	adds	r3, r0, #1
 80067bc:	89a3      	ldrh	r3, [r4, #12]
 80067be:	bf15      	itete	ne
 80067c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80067c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80067c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80067ca:	81a3      	strheq	r3, [r4, #12]
 80067cc:	bf18      	it	ne
 80067ce:	81a3      	strhne	r3, [r4, #12]
 80067d0:	bd10      	pop	{r4, pc}

080067d2 <__sclose>:
 80067d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067d6:	f000 b8a1 	b.w	800691c <_close_r>

080067da <__swbuf_r>:
 80067da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067dc:	460e      	mov	r6, r1
 80067de:	4614      	mov	r4, r2
 80067e0:	4605      	mov	r5, r0
 80067e2:	b118      	cbz	r0, 80067ec <__swbuf_r+0x12>
 80067e4:	6a03      	ldr	r3, [r0, #32]
 80067e6:	b90b      	cbnz	r3, 80067ec <__swbuf_r+0x12>
 80067e8:	f7ff ff6c 	bl	80066c4 <__sinit>
 80067ec:	69a3      	ldr	r3, [r4, #24]
 80067ee:	60a3      	str	r3, [r4, #8]
 80067f0:	89a3      	ldrh	r3, [r4, #12]
 80067f2:	071a      	lsls	r2, r3, #28
 80067f4:	d501      	bpl.n	80067fa <__swbuf_r+0x20>
 80067f6:	6923      	ldr	r3, [r4, #16]
 80067f8:	b943      	cbnz	r3, 800680c <__swbuf_r+0x32>
 80067fa:	4621      	mov	r1, r4
 80067fc:	4628      	mov	r0, r5
 80067fe:	f000 f82b 	bl	8006858 <__swsetup_r>
 8006802:	b118      	cbz	r0, 800680c <__swbuf_r+0x32>
 8006804:	f04f 37ff 	mov.w	r7, #4294967295
 8006808:	4638      	mov	r0, r7
 800680a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800680c:	6823      	ldr	r3, [r4, #0]
 800680e:	6922      	ldr	r2, [r4, #16]
 8006810:	b2f6      	uxtb	r6, r6
 8006812:	1a98      	subs	r0, r3, r2
 8006814:	6963      	ldr	r3, [r4, #20]
 8006816:	4637      	mov	r7, r6
 8006818:	4283      	cmp	r3, r0
 800681a:	dc05      	bgt.n	8006828 <__swbuf_r+0x4e>
 800681c:	4621      	mov	r1, r4
 800681e:	4628      	mov	r0, r5
 8006820:	f001 fd8c 	bl	800833c <_fflush_r>
 8006824:	2800      	cmp	r0, #0
 8006826:	d1ed      	bne.n	8006804 <__swbuf_r+0x2a>
 8006828:	68a3      	ldr	r3, [r4, #8]
 800682a:	3b01      	subs	r3, #1
 800682c:	60a3      	str	r3, [r4, #8]
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	1c5a      	adds	r2, r3, #1
 8006832:	6022      	str	r2, [r4, #0]
 8006834:	701e      	strb	r6, [r3, #0]
 8006836:	6962      	ldr	r2, [r4, #20]
 8006838:	1c43      	adds	r3, r0, #1
 800683a:	429a      	cmp	r2, r3
 800683c:	d004      	beq.n	8006848 <__swbuf_r+0x6e>
 800683e:	89a3      	ldrh	r3, [r4, #12]
 8006840:	07db      	lsls	r3, r3, #31
 8006842:	d5e1      	bpl.n	8006808 <__swbuf_r+0x2e>
 8006844:	2e0a      	cmp	r6, #10
 8006846:	d1df      	bne.n	8006808 <__swbuf_r+0x2e>
 8006848:	4621      	mov	r1, r4
 800684a:	4628      	mov	r0, r5
 800684c:	f001 fd76 	bl	800833c <_fflush_r>
 8006850:	2800      	cmp	r0, #0
 8006852:	d0d9      	beq.n	8006808 <__swbuf_r+0x2e>
 8006854:	e7d6      	b.n	8006804 <__swbuf_r+0x2a>
	...

08006858 <__swsetup_r>:
 8006858:	b538      	push	{r3, r4, r5, lr}
 800685a:	4b29      	ldr	r3, [pc, #164]	@ (8006900 <__swsetup_r+0xa8>)
 800685c:	4605      	mov	r5, r0
 800685e:	6818      	ldr	r0, [r3, #0]
 8006860:	460c      	mov	r4, r1
 8006862:	b118      	cbz	r0, 800686c <__swsetup_r+0x14>
 8006864:	6a03      	ldr	r3, [r0, #32]
 8006866:	b90b      	cbnz	r3, 800686c <__swsetup_r+0x14>
 8006868:	f7ff ff2c 	bl	80066c4 <__sinit>
 800686c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006870:	0719      	lsls	r1, r3, #28
 8006872:	d422      	bmi.n	80068ba <__swsetup_r+0x62>
 8006874:	06da      	lsls	r2, r3, #27
 8006876:	d407      	bmi.n	8006888 <__swsetup_r+0x30>
 8006878:	2209      	movs	r2, #9
 800687a:	602a      	str	r2, [r5, #0]
 800687c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006880:	f04f 30ff 	mov.w	r0, #4294967295
 8006884:	81a3      	strh	r3, [r4, #12]
 8006886:	e033      	b.n	80068f0 <__swsetup_r+0x98>
 8006888:	0758      	lsls	r0, r3, #29
 800688a:	d512      	bpl.n	80068b2 <__swsetup_r+0x5a>
 800688c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800688e:	b141      	cbz	r1, 80068a2 <__swsetup_r+0x4a>
 8006890:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006894:	4299      	cmp	r1, r3
 8006896:	d002      	beq.n	800689e <__swsetup_r+0x46>
 8006898:	4628      	mov	r0, r5
 800689a:	f000 ff11 	bl	80076c0 <_free_r>
 800689e:	2300      	movs	r3, #0
 80068a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80068a8:	81a3      	strh	r3, [r4, #12]
 80068aa:	2300      	movs	r3, #0
 80068ac:	6063      	str	r3, [r4, #4]
 80068ae:	6923      	ldr	r3, [r4, #16]
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	89a3      	ldrh	r3, [r4, #12]
 80068b4:	f043 0308 	orr.w	r3, r3, #8
 80068b8:	81a3      	strh	r3, [r4, #12]
 80068ba:	6923      	ldr	r3, [r4, #16]
 80068bc:	b94b      	cbnz	r3, 80068d2 <__swsetup_r+0x7a>
 80068be:	89a3      	ldrh	r3, [r4, #12]
 80068c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80068c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068c8:	d003      	beq.n	80068d2 <__swsetup_r+0x7a>
 80068ca:	4621      	mov	r1, r4
 80068cc:	4628      	mov	r0, r5
 80068ce:	f001 fd82 	bl	80083d6 <__smakebuf_r>
 80068d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068d6:	f013 0201 	ands.w	r2, r3, #1
 80068da:	d00a      	beq.n	80068f2 <__swsetup_r+0x9a>
 80068dc:	2200      	movs	r2, #0
 80068de:	60a2      	str	r2, [r4, #8]
 80068e0:	6962      	ldr	r2, [r4, #20]
 80068e2:	4252      	negs	r2, r2
 80068e4:	61a2      	str	r2, [r4, #24]
 80068e6:	6922      	ldr	r2, [r4, #16]
 80068e8:	b942      	cbnz	r2, 80068fc <__swsetup_r+0xa4>
 80068ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80068ee:	d1c5      	bne.n	800687c <__swsetup_r+0x24>
 80068f0:	bd38      	pop	{r3, r4, r5, pc}
 80068f2:	0799      	lsls	r1, r3, #30
 80068f4:	bf58      	it	pl
 80068f6:	6962      	ldrpl	r2, [r4, #20]
 80068f8:	60a2      	str	r2, [r4, #8]
 80068fa:	e7f4      	b.n	80068e6 <__swsetup_r+0x8e>
 80068fc:	2000      	movs	r0, #0
 80068fe:	e7f7      	b.n	80068f0 <__swsetup_r+0x98>
 8006900:	2000003c 	.word	0x2000003c

08006904 <memset>:
 8006904:	4603      	mov	r3, r0
 8006906:	4402      	add	r2, r0
 8006908:	4293      	cmp	r3, r2
 800690a:	d100      	bne.n	800690e <memset+0xa>
 800690c:	4770      	bx	lr
 800690e:	f803 1b01 	strb.w	r1, [r3], #1
 8006912:	e7f9      	b.n	8006908 <memset+0x4>

08006914 <_localeconv_r>:
 8006914:	4800      	ldr	r0, [pc, #0]	@ (8006918 <_localeconv_r+0x4>)
 8006916:	4770      	bx	lr
 8006918:	2000017c 	.word	0x2000017c

0800691c <_close_r>:
 800691c:	b538      	push	{r3, r4, r5, lr}
 800691e:	2300      	movs	r3, #0
 8006920:	4d05      	ldr	r5, [pc, #20]	@ (8006938 <_close_r+0x1c>)
 8006922:	4604      	mov	r4, r0
 8006924:	4608      	mov	r0, r1
 8006926:	602b      	str	r3, [r5, #0]
 8006928:	f7fb fcf9 	bl	800231e <_close>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d102      	bne.n	8006936 <_close_r+0x1a>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	b103      	cbz	r3, 8006936 <_close_r+0x1a>
 8006934:	6023      	str	r3, [r4, #0]
 8006936:	bd38      	pop	{r3, r4, r5, pc}
 8006938:	20000530 	.word	0x20000530

0800693c <_lseek_r>:
 800693c:	b538      	push	{r3, r4, r5, lr}
 800693e:	4604      	mov	r4, r0
 8006940:	4608      	mov	r0, r1
 8006942:	4611      	mov	r1, r2
 8006944:	2200      	movs	r2, #0
 8006946:	4d05      	ldr	r5, [pc, #20]	@ (800695c <_lseek_r+0x20>)
 8006948:	602a      	str	r2, [r5, #0]
 800694a:	461a      	mov	r2, r3
 800694c:	f7fb fd0b 	bl	8002366 <_lseek>
 8006950:	1c43      	adds	r3, r0, #1
 8006952:	d102      	bne.n	800695a <_lseek_r+0x1e>
 8006954:	682b      	ldr	r3, [r5, #0]
 8006956:	b103      	cbz	r3, 800695a <_lseek_r+0x1e>
 8006958:	6023      	str	r3, [r4, #0]
 800695a:	bd38      	pop	{r3, r4, r5, pc}
 800695c:	20000530 	.word	0x20000530

08006960 <_read_r>:
 8006960:	b538      	push	{r3, r4, r5, lr}
 8006962:	4604      	mov	r4, r0
 8006964:	4608      	mov	r0, r1
 8006966:	4611      	mov	r1, r2
 8006968:	2200      	movs	r2, #0
 800696a:	4d05      	ldr	r5, [pc, #20]	@ (8006980 <_read_r+0x20>)
 800696c:	602a      	str	r2, [r5, #0]
 800696e:	461a      	mov	r2, r3
 8006970:	f7fb fc9c 	bl	80022ac <_read>
 8006974:	1c43      	adds	r3, r0, #1
 8006976:	d102      	bne.n	800697e <_read_r+0x1e>
 8006978:	682b      	ldr	r3, [r5, #0]
 800697a:	b103      	cbz	r3, 800697e <_read_r+0x1e>
 800697c:	6023      	str	r3, [r4, #0]
 800697e:	bd38      	pop	{r3, r4, r5, pc}
 8006980:	20000530 	.word	0x20000530

08006984 <_write_r>:
 8006984:	b538      	push	{r3, r4, r5, lr}
 8006986:	4604      	mov	r4, r0
 8006988:	4608      	mov	r0, r1
 800698a:	4611      	mov	r1, r2
 800698c:	2200      	movs	r2, #0
 800698e:	4d05      	ldr	r5, [pc, #20]	@ (80069a4 <_write_r+0x20>)
 8006990:	602a      	str	r2, [r5, #0]
 8006992:	461a      	mov	r2, r3
 8006994:	f7fb fca7 	bl	80022e6 <_write>
 8006998:	1c43      	adds	r3, r0, #1
 800699a:	d102      	bne.n	80069a2 <_write_r+0x1e>
 800699c:	682b      	ldr	r3, [r5, #0]
 800699e:	b103      	cbz	r3, 80069a2 <_write_r+0x1e>
 80069a0:	6023      	str	r3, [r4, #0]
 80069a2:	bd38      	pop	{r3, r4, r5, pc}
 80069a4:	20000530 	.word	0x20000530

080069a8 <__errno>:
 80069a8:	4b01      	ldr	r3, [pc, #4]	@ (80069b0 <__errno+0x8>)
 80069aa:	6818      	ldr	r0, [r3, #0]
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop
 80069b0:	2000003c 	.word	0x2000003c

080069b4 <__libc_init_array>:
 80069b4:	b570      	push	{r4, r5, r6, lr}
 80069b6:	2600      	movs	r6, #0
 80069b8:	4d0c      	ldr	r5, [pc, #48]	@ (80069ec <__libc_init_array+0x38>)
 80069ba:	4c0d      	ldr	r4, [pc, #52]	@ (80069f0 <__libc_init_array+0x3c>)
 80069bc:	1b64      	subs	r4, r4, r5
 80069be:	10a4      	asrs	r4, r4, #2
 80069c0:	42a6      	cmp	r6, r4
 80069c2:	d109      	bne.n	80069d8 <__libc_init_array+0x24>
 80069c4:	f002 f8a0 	bl	8008b08 <_init>
 80069c8:	2600      	movs	r6, #0
 80069ca:	4d0a      	ldr	r5, [pc, #40]	@ (80069f4 <__libc_init_array+0x40>)
 80069cc:	4c0a      	ldr	r4, [pc, #40]	@ (80069f8 <__libc_init_array+0x44>)
 80069ce:	1b64      	subs	r4, r4, r5
 80069d0:	10a4      	asrs	r4, r4, #2
 80069d2:	42a6      	cmp	r6, r4
 80069d4:	d105      	bne.n	80069e2 <__libc_init_array+0x2e>
 80069d6:	bd70      	pop	{r4, r5, r6, pc}
 80069d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80069dc:	4798      	blx	r3
 80069de:	3601      	adds	r6, #1
 80069e0:	e7ee      	b.n	80069c0 <__libc_init_array+0xc>
 80069e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80069e6:	4798      	blx	r3
 80069e8:	3601      	adds	r6, #1
 80069ea:	e7f2      	b.n	80069d2 <__libc_init_array+0x1e>
 80069ec:	08008f70 	.word	0x08008f70
 80069f0:	08008f70 	.word	0x08008f70
 80069f4:	08008f70 	.word	0x08008f70
 80069f8:	08008f74 	.word	0x08008f74

080069fc <__retarget_lock_init_recursive>:
 80069fc:	4770      	bx	lr

080069fe <__retarget_lock_acquire_recursive>:
 80069fe:	4770      	bx	lr

08006a00 <__retarget_lock_release_recursive>:
 8006a00:	4770      	bx	lr

08006a02 <memchr>:
 8006a02:	4603      	mov	r3, r0
 8006a04:	b510      	push	{r4, lr}
 8006a06:	b2c9      	uxtb	r1, r1
 8006a08:	4402      	add	r2, r0
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	d101      	bne.n	8006a14 <memchr+0x12>
 8006a10:	2000      	movs	r0, #0
 8006a12:	e003      	b.n	8006a1c <memchr+0x1a>
 8006a14:	7804      	ldrb	r4, [r0, #0]
 8006a16:	3301      	adds	r3, #1
 8006a18:	428c      	cmp	r4, r1
 8006a1a:	d1f6      	bne.n	8006a0a <memchr+0x8>
 8006a1c:	bd10      	pop	{r4, pc}

08006a1e <quorem>:
 8006a1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a22:	6903      	ldr	r3, [r0, #16]
 8006a24:	690c      	ldr	r4, [r1, #16]
 8006a26:	4607      	mov	r7, r0
 8006a28:	42a3      	cmp	r3, r4
 8006a2a:	db7e      	blt.n	8006b2a <quorem+0x10c>
 8006a2c:	3c01      	subs	r4, #1
 8006a2e:	00a3      	lsls	r3, r4, #2
 8006a30:	f100 0514 	add.w	r5, r0, #20
 8006a34:	f101 0814 	add.w	r8, r1, #20
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a3e:	9301      	str	r3, [sp, #4]
 8006a40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a48:	3301      	adds	r3, #1
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a54:	d32e      	bcc.n	8006ab4 <quorem+0x96>
 8006a56:	f04f 0a00 	mov.w	sl, #0
 8006a5a:	46c4      	mov	ip, r8
 8006a5c:	46ae      	mov	lr, r5
 8006a5e:	46d3      	mov	fp, sl
 8006a60:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a64:	b298      	uxth	r0, r3
 8006a66:	fb06 a000 	mla	r0, r6, r0, sl
 8006a6a:	0c1b      	lsrs	r3, r3, #16
 8006a6c:	0c02      	lsrs	r2, r0, #16
 8006a6e:	fb06 2303 	mla	r3, r6, r3, r2
 8006a72:	f8de 2000 	ldr.w	r2, [lr]
 8006a76:	b280      	uxth	r0, r0
 8006a78:	b292      	uxth	r2, r2
 8006a7a:	1a12      	subs	r2, r2, r0
 8006a7c:	445a      	add	r2, fp
 8006a7e:	f8de 0000 	ldr.w	r0, [lr]
 8006a82:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006a8c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006a90:	b292      	uxth	r2, r2
 8006a92:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006a96:	45e1      	cmp	r9, ip
 8006a98:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006a9c:	f84e 2b04 	str.w	r2, [lr], #4
 8006aa0:	d2de      	bcs.n	8006a60 <quorem+0x42>
 8006aa2:	9b00      	ldr	r3, [sp, #0]
 8006aa4:	58eb      	ldr	r3, [r5, r3]
 8006aa6:	b92b      	cbnz	r3, 8006ab4 <quorem+0x96>
 8006aa8:	9b01      	ldr	r3, [sp, #4]
 8006aaa:	3b04      	subs	r3, #4
 8006aac:	429d      	cmp	r5, r3
 8006aae:	461a      	mov	r2, r3
 8006ab0:	d32f      	bcc.n	8006b12 <quorem+0xf4>
 8006ab2:	613c      	str	r4, [r7, #16]
 8006ab4:	4638      	mov	r0, r7
 8006ab6:	f001 f979 	bl	8007dac <__mcmp>
 8006aba:	2800      	cmp	r0, #0
 8006abc:	db25      	blt.n	8006b0a <quorem+0xec>
 8006abe:	4629      	mov	r1, r5
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ac6:	f8d1 c000 	ldr.w	ip, [r1]
 8006aca:	fa1f fe82 	uxth.w	lr, r2
 8006ace:	fa1f f38c 	uxth.w	r3, ip
 8006ad2:	eba3 030e 	sub.w	r3, r3, lr
 8006ad6:	4403      	add	r3, r0
 8006ad8:	0c12      	lsrs	r2, r2, #16
 8006ada:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006ade:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ae8:	45c1      	cmp	r9, r8
 8006aea:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006aee:	f841 3b04 	str.w	r3, [r1], #4
 8006af2:	d2e6      	bcs.n	8006ac2 <quorem+0xa4>
 8006af4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006af8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006afc:	b922      	cbnz	r2, 8006b08 <quorem+0xea>
 8006afe:	3b04      	subs	r3, #4
 8006b00:	429d      	cmp	r5, r3
 8006b02:	461a      	mov	r2, r3
 8006b04:	d30b      	bcc.n	8006b1e <quorem+0x100>
 8006b06:	613c      	str	r4, [r7, #16]
 8006b08:	3601      	adds	r6, #1
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	b003      	add	sp, #12
 8006b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	3b04      	subs	r3, #4
 8006b16:	2a00      	cmp	r2, #0
 8006b18:	d1cb      	bne.n	8006ab2 <quorem+0x94>
 8006b1a:	3c01      	subs	r4, #1
 8006b1c:	e7c6      	b.n	8006aac <quorem+0x8e>
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	3b04      	subs	r3, #4
 8006b22:	2a00      	cmp	r2, #0
 8006b24:	d1ef      	bne.n	8006b06 <quorem+0xe8>
 8006b26:	3c01      	subs	r4, #1
 8006b28:	e7ea      	b.n	8006b00 <quorem+0xe2>
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	e7ee      	b.n	8006b0c <quorem+0xee>
	...

08006b30 <_dtoa_r>:
 8006b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b34:	4614      	mov	r4, r2
 8006b36:	461d      	mov	r5, r3
 8006b38:	69c7      	ldr	r7, [r0, #28]
 8006b3a:	b097      	sub	sp, #92	@ 0x5c
 8006b3c:	4683      	mov	fp, r0
 8006b3e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006b42:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006b44:	b97f      	cbnz	r7, 8006b66 <_dtoa_r+0x36>
 8006b46:	2010      	movs	r0, #16
 8006b48:	f000 fe02 	bl	8007750 <malloc>
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	f8cb 001c 	str.w	r0, [fp, #28]
 8006b52:	b920      	cbnz	r0, 8006b5e <_dtoa_r+0x2e>
 8006b54:	21ef      	movs	r1, #239	@ 0xef
 8006b56:	4ba8      	ldr	r3, [pc, #672]	@ (8006df8 <_dtoa_r+0x2c8>)
 8006b58:	48a8      	ldr	r0, [pc, #672]	@ (8006dfc <_dtoa_r+0x2cc>)
 8006b5a:	f001 fcb9 	bl	80084d0 <__assert_func>
 8006b5e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b62:	6007      	str	r7, [r0, #0]
 8006b64:	60c7      	str	r7, [r0, #12]
 8006b66:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b6a:	6819      	ldr	r1, [r3, #0]
 8006b6c:	b159      	cbz	r1, 8006b86 <_dtoa_r+0x56>
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	2301      	movs	r3, #1
 8006b72:	4093      	lsls	r3, r2
 8006b74:	604a      	str	r2, [r1, #4]
 8006b76:	608b      	str	r3, [r1, #8]
 8006b78:	4658      	mov	r0, fp
 8006b7a:	f000 fedf 	bl	800793c <_Bfree>
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b84:	601a      	str	r2, [r3, #0]
 8006b86:	1e2b      	subs	r3, r5, #0
 8006b88:	bfaf      	iteee	ge
 8006b8a:	2300      	movge	r3, #0
 8006b8c:	2201      	movlt	r2, #1
 8006b8e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006b92:	9303      	strlt	r3, [sp, #12]
 8006b94:	bfa8      	it	ge
 8006b96:	6033      	strge	r3, [r6, #0]
 8006b98:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006b9c:	4b98      	ldr	r3, [pc, #608]	@ (8006e00 <_dtoa_r+0x2d0>)
 8006b9e:	bfb8      	it	lt
 8006ba0:	6032      	strlt	r2, [r6, #0]
 8006ba2:	ea33 0308 	bics.w	r3, r3, r8
 8006ba6:	d112      	bne.n	8006bce <_dtoa_r+0x9e>
 8006ba8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006bac:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006bae:	6013      	str	r3, [r2, #0]
 8006bb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006bb4:	4323      	orrs	r3, r4
 8006bb6:	f000 8550 	beq.w	800765a <_dtoa_r+0xb2a>
 8006bba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006bbc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006e04 <_dtoa_r+0x2d4>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f000 8552 	beq.w	800766a <_dtoa_r+0xb3a>
 8006bc6:	f10a 0303 	add.w	r3, sl, #3
 8006bca:	f000 bd4c 	b.w	8007666 <_dtoa_r+0xb36>
 8006bce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006bd2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006bd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2300      	movs	r3, #0
 8006bde:	f7f9 fee3 	bl	80009a8 <__aeabi_dcmpeq>
 8006be2:	4607      	mov	r7, r0
 8006be4:	b158      	cbz	r0, 8006bfe <_dtoa_r+0xce>
 8006be6:	2301      	movs	r3, #1
 8006be8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006bea:	6013      	str	r3, [r2, #0]
 8006bec:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006bee:	b113      	cbz	r3, 8006bf6 <_dtoa_r+0xc6>
 8006bf0:	4b85      	ldr	r3, [pc, #532]	@ (8006e08 <_dtoa_r+0x2d8>)
 8006bf2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006e0c <_dtoa_r+0x2dc>
 8006bfa:	f000 bd36 	b.w	800766a <_dtoa_r+0xb3a>
 8006bfe:	ab14      	add	r3, sp, #80	@ 0x50
 8006c00:	9301      	str	r3, [sp, #4]
 8006c02:	ab15      	add	r3, sp, #84	@ 0x54
 8006c04:	9300      	str	r3, [sp, #0]
 8006c06:	4658      	mov	r0, fp
 8006c08:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006c0c:	f001 f97e 	bl	8007f0c <__d2b>
 8006c10:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006c14:	4681      	mov	r9, r0
 8006c16:	2e00      	cmp	r6, #0
 8006c18:	d077      	beq.n	8006d0a <_dtoa_r+0x1da>
 8006c1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c20:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006c24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c28:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006c2c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006c30:	9712      	str	r7, [sp, #72]	@ 0x48
 8006c32:	4619      	mov	r1, r3
 8006c34:	2200      	movs	r2, #0
 8006c36:	4b76      	ldr	r3, [pc, #472]	@ (8006e10 <_dtoa_r+0x2e0>)
 8006c38:	f7f9 fa96 	bl	8000168 <__aeabi_dsub>
 8006c3c:	a368      	add	r3, pc, #416	@ (adr r3, 8006de0 <_dtoa_r+0x2b0>)
 8006c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c42:	f7f9 fc49 	bl	80004d8 <__aeabi_dmul>
 8006c46:	a368      	add	r3, pc, #416	@ (adr r3, 8006de8 <_dtoa_r+0x2b8>)
 8006c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c4c:	f7f9 fa8e 	bl	800016c <__adddf3>
 8006c50:	4604      	mov	r4, r0
 8006c52:	4630      	mov	r0, r6
 8006c54:	460d      	mov	r5, r1
 8006c56:	f7f9 fbd5 	bl	8000404 <__aeabi_i2d>
 8006c5a:	a365      	add	r3, pc, #404	@ (adr r3, 8006df0 <_dtoa_r+0x2c0>)
 8006c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c60:	f7f9 fc3a 	bl	80004d8 <__aeabi_dmul>
 8006c64:	4602      	mov	r2, r0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4620      	mov	r0, r4
 8006c6a:	4629      	mov	r1, r5
 8006c6c:	f7f9 fa7e 	bl	800016c <__adddf3>
 8006c70:	4604      	mov	r4, r0
 8006c72:	460d      	mov	r5, r1
 8006c74:	f7f9 fee0 	bl	8000a38 <__aeabi_d2iz>
 8006c78:	2200      	movs	r2, #0
 8006c7a:	4607      	mov	r7, r0
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	4620      	mov	r0, r4
 8006c80:	4629      	mov	r1, r5
 8006c82:	f7f9 fe9b 	bl	80009bc <__aeabi_dcmplt>
 8006c86:	b140      	cbz	r0, 8006c9a <_dtoa_r+0x16a>
 8006c88:	4638      	mov	r0, r7
 8006c8a:	f7f9 fbbb 	bl	8000404 <__aeabi_i2d>
 8006c8e:	4622      	mov	r2, r4
 8006c90:	462b      	mov	r3, r5
 8006c92:	f7f9 fe89 	bl	80009a8 <__aeabi_dcmpeq>
 8006c96:	b900      	cbnz	r0, 8006c9a <_dtoa_r+0x16a>
 8006c98:	3f01      	subs	r7, #1
 8006c9a:	2f16      	cmp	r7, #22
 8006c9c:	d853      	bhi.n	8006d46 <_dtoa_r+0x216>
 8006c9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ca2:	4b5c      	ldr	r3, [pc, #368]	@ (8006e14 <_dtoa_r+0x2e4>)
 8006ca4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cac:	f7f9 fe86 	bl	80009bc <__aeabi_dcmplt>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	d04a      	beq.n	8006d4a <_dtoa_r+0x21a>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	3f01      	subs	r7, #1
 8006cb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006cba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cbc:	1b9b      	subs	r3, r3, r6
 8006cbe:	1e5a      	subs	r2, r3, #1
 8006cc0:	bf46      	itte	mi
 8006cc2:	f1c3 0801 	rsbmi	r8, r3, #1
 8006cc6:	2300      	movmi	r3, #0
 8006cc8:	f04f 0800 	movpl.w	r8, #0
 8006ccc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006cce:	bf48      	it	mi
 8006cd0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006cd2:	2f00      	cmp	r7, #0
 8006cd4:	db3b      	blt.n	8006d4e <_dtoa_r+0x21e>
 8006cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd8:	970e      	str	r7, [sp, #56]	@ 0x38
 8006cda:	443b      	add	r3, r7
 8006cdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cde:	2300      	movs	r3, #0
 8006ce0:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ce2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ce4:	2b09      	cmp	r3, #9
 8006ce6:	d866      	bhi.n	8006db6 <_dtoa_r+0x286>
 8006ce8:	2b05      	cmp	r3, #5
 8006cea:	bfc4      	itt	gt
 8006cec:	3b04      	subgt	r3, #4
 8006cee:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006cf0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006cf2:	bfc8      	it	gt
 8006cf4:	2400      	movgt	r4, #0
 8006cf6:	f1a3 0302 	sub.w	r3, r3, #2
 8006cfa:	bfd8      	it	le
 8006cfc:	2401      	movle	r4, #1
 8006cfe:	2b03      	cmp	r3, #3
 8006d00:	d864      	bhi.n	8006dcc <_dtoa_r+0x29c>
 8006d02:	e8df f003 	tbb	[pc, r3]
 8006d06:	382b      	.short	0x382b
 8006d08:	5636      	.short	0x5636
 8006d0a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006d0e:	441e      	add	r6, r3
 8006d10:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	bfc1      	itttt	gt
 8006d18:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006d1c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006d20:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006d24:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006d28:	bfd6      	itet	le
 8006d2a:	f1c3 0320 	rsble	r3, r3, #32
 8006d2e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006d32:	fa04 f003 	lslle.w	r0, r4, r3
 8006d36:	f7f9 fb55 	bl	80003e4 <__aeabi_ui2d>
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006d40:	3e01      	subs	r6, #1
 8006d42:	9212      	str	r2, [sp, #72]	@ 0x48
 8006d44:	e775      	b.n	8006c32 <_dtoa_r+0x102>
 8006d46:	2301      	movs	r3, #1
 8006d48:	e7b6      	b.n	8006cb8 <_dtoa_r+0x188>
 8006d4a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006d4c:	e7b5      	b.n	8006cba <_dtoa_r+0x18a>
 8006d4e:	427b      	negs	r3, r7
 8006d50:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d52:	2300      	movs	r3, #0
 8006d54:	eba8 0807 	sub.w	r8, r8, r7
 8006d58:	930e      	str	r3, [sp, #56]	@ 0x38
 8006d5a:	e7c2      	b.n	8006ce2 <_dtoa_r+0x1b2>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d60:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	dc35      	bgt.n	8006dd2 <_dtoa_r+0x2a2>
 8006d66:	2301      	movs	r3, #1
 8006d68:	461a      	mov	r2, r3
 8006d6a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006d6e:	9221      	str	r2, [sp, #132]	@ 0x84
 8006d70:	e00b      	b.n	8006d8a <_dtoa_r+0x25a>
 8006d72:	2301      	movs	r3, #1
 8006d74:	e7f3      	b.n	8006d5e <_dtoa_r+0x22e>
 8006d76:	2300      	movs	r3, #0
 8006d78:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d7a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	9308      	str	r3, [sp, #32]
 8006d80:	3301      	adds	r3, #1
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	9307      	str	r3, [sp, #28]
 8006d86:	bfb8      	it	lt
 8006d88:	2301      	movlt	r3, #1
 8006d8a:	2100      	movs	r1, #0
 8006d8c:	2204      	movs	r2, #4
 8006d8e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006d92:	f102 0514 	add.w	r5, r2, #20
 8006d96:	429d      	cmp	r5, r3
 8006d98:	d91f      	bls.n	8006dda <_dtoa_r+0x2aa>
 8006d9a:	6041      	str	r1, [r0, #4]
 8006d9c:	4658      	mov	r0, fp
 8006d9e:	f000 fd8d 	bl	80078bc <_Balloc>
 8006da2:	4682      	mov	sl, r0
 8006da4:	2800      	cmp	r0, #0
 8006da6:	d139      	bne.n	8006e1c <_dtoa_r+0x2ec>
 8006da8:	4602      	mov	r2, r0
 8006daa:	f240 11af 	movw	r1, #431	@ 0x1af
 8006dae:	4b1a      	ldr	r3, [pc, #104]	@ (8006e18 <_dtoa_r+0x2e8>)
 8006db0:	e6d2      	b.n	8006b58 <_dtoa_r+0x28>
 8006db2:	2301      	movs	r3, #1
 8006db4:	e7e0      	b.n	8006d78 <_dtoa_r+0x248>
 8006db6:	2401      	movs	r4, #1
 8006db8:	2300      	movs	r3, #0
 8006dba:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006dbc:	9320      	str	r3, [sp, #128]	@ 0x80
 8006dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006dc8:	2312      	movs	r3, #18
 8006dca:	e7d0      	b.n	8006d6e <_dtoa_r+0x23e>
 8006dcc:	2301      	movs	r3, #1
 8006dce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006dd0:	e7f5      	b.n	8006dbe <_dtoa_r+0x28e>
 8006dd2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006dd4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006dd8:	e7d7      	b.n	8006d8a <_dtoa_r+0x25a>
 8006dda:	3101      	adds	r1, #1
 8006ddc:	0052      	lsls	r2, r2, #1
 8006dde:	e7d8      	b.n	8006d92 <_dtoa_r+0x262>
 8006de0:	636f4361 	.word	0x636f4361
 8006de4:	3fd287a7 	.word	0x3fd287a7
 8006de8:	8b60c8b3 	.word	0x8b60c8b3
 8006dec:	3fc68a28 	.word	0x3fc68a28
 8006df0:	509f79fb 	.word	0x509f79fb
 8006df4:	3fd34413 	.word	0x3fd34413
 8006df8:	08008bc5 	.word	0x08008bc5
 8006dfc:	08008bdc 	.word	0x08008bdc
 8006e00:	7ff00000 	.word	0x7ff00000
 8006e04:	08008bc1 	.word	0x08008bc1
 8006e08:	08008b95 	.word	0x08008b95
 8006e0c:	08008b94 	.word	0x08008b94
 8006e10:	3ff80000 	.word	0x3ff80000
 8006e14:	08008cd8 	.word	0x08008cd8
 8006e18:	08008c34 	.word	0x08008c34
 8006e1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e20:	6018      	str	r0, [r3, #0]
 8006e22:	9b07      	ldr	r3, [sp, #28]
 8006e24:	2b0e      	cmp	r3, #14
 8006e26:	f200 80a4 	bhi.w	8006f72 <_dtoa_r+0x442>
 8006e2a:	2c00      	cmp	r4, #0
 8006e2c:	f000 80a1 	beq.w	8006f72 <_dtoa_r+0x442>
 8006e30:	2f00      	cmp	r7, #0
 8006e32:	dd33      	ble.n	8006e9c <_dtoa_r+0x36c>
 8006e34:	4b86      	ldr	r3, [pc, #536]	@ (8007050 <_dtoa_r+0x520>)
 8006e36:	f007 020f 	and.w	r2, r7, #15
 8006e3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e3e:	05f8      	lsls	r0, r7, #23
 8006e40:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e44:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e4c:	d516      	bpl.n	8006e7c <_dtoa_r+0x34c>
 8006e4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e52:	4b80      	ldr	r3, [pc, #512]	@ (8007054 <_dtoa_r+0x524>)
 8006e54:	2603      	movs	r6, #3
 8006e56:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e5a:	f7f9 fc67 	bl	800072c <__aeabi_ddiv>
 8006e5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e62:	f004 040f 	and.w	r4, r4, #15
 8006e66:	4d7b      	ldr	r5, [pc, #492]	@ (8007054 <_dtoa_r+0x524>)
 8006e68:	b954      	cbnz	r4, 8006e80 <_dtoa_r+0x350>
 8006e6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e72:	f7f9 fc5b 	bl	800072c <__aeabi_ddiv>
 8006e76:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e7a:	e028      	b.n	8006ece <_dtoa_r+0x39e>
 8006e7c:	2602      	movs	r6, #2
 8006e7e:	e7f2      	b.n	8006e66 <_dtoa_r+0x336>
 8006e80:	07e1      	lsls	r1, r4, #31
 8006e82:	d508      	bpl.n	8006e96 <_dtoa_r+0x366>
 8006e84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e8c:	f7f9 fb24 	bl	80004d8 <__aeabi_dmul>
 8006e90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e94:	3601      	adds	r6, #1
 8006e96:	1064      	asrs	r4, r4, #1
 8006e98:	3508      	adds	r5, #8
 8006e9a:	e7e5      	b.n	8006e68 <_dtoa_r+0x338>
 8006e9c:	f000 80d2 	beq.w	8007044 <_dtoa_r+0x514>
 8006ea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ea4:	427c      	negs	r4, r7
 8006ea6:	4b6a      	ldr	r3, [pc, #424]	@ (8007050 <_dtoa_r+0x520>)
 8006ea8:	f004 020f 	and.w	r2, r4, #15
 8006eac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb4:	f7f9 fb10 	bl	80004d8 <__aeabi_dmul>
 8006eb8:	2602      	movs	r6, #2
 8006eba:	2300      	movs	r3, #0
 8006ebc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ec0:	4d64      	ldr	r5, [pc, #400]	@ (8007054 <_dtoa_r+0x524>)
 8006ec2:	1124      	asrs	r4, r4, #4
 8006ec4:	2c00      	cmp	r4, #0
 8006ec6:	f040 80b2 	bne.w	800702e <_dtoa_r+0x4fe>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1d3      	bne.n	8006e76 <_dtoa_r+0x346>
 8006ece:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ed2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 80b7 	beq.w	8007048 <_dtoa_r+0x518>
 8006eda:	2200      	movs	r2, #0
 8006edc:	4620      	mov	r0, r4
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4b5d      	ldr	r3, [pc, #372]	@ (8007058 <_dtoa_r+0x528>)
 8006ee2:	f7f9 fd6b 	bl	80009bc <__aeabi_dcmplt>
 8006ee6:	2800      	cmp	r0, #0
 8006ee8:	f000 80ae 	beq.w	8007048 <_dtoa_r+0x518>
 8006eec:	9b07      	ldr	r3, [sp, #28]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	f000 80aa 	beq.w	8007048 <_dtoa_r+0x518>
 8006ef4:	9b08      	ldr	r3, [sp, #32]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	dd37      	ble.n	8006f6a <_dtoa_r+0x43a>
 8006efa:	1e7b      	subs	r3, r7, #1
 8006efc:	4620      	mov	r0, r4
 8006efe:	9304      	str	r3, [sp, #16]
 8006f00:	2200      	movs	r2, #0
 8006f02:	4629      	mov	r1, r5
 8006f04:	4b55      	ldr	r3, [pc, #340]	@ (800705c <_dtoa_r+0x52c>)
 8006f06:	f7f9 fae7 	bl	80004d8 <__aeabi_dmul>
 8006f0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f0e:	9c08      	ldr	r4, [sp, #32]
 8006f10:	3601      	adds	r6, #1
 8006f12:	4630      	mov	r0, r6
 8006f14:	f7f9 fa76 	bl	8000404 <__aeabi_i2d>
 8006f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f1c:	f7f9 fadc 	bl	80004d8 <__aeabi_dmul>
 8006f20:	2200      	movs	r2, #0
 8006f22:	4b4f      	ldr	r3, [pc, #316]	@ (8007060 <_dtoa_r+0x530>)
 8006f24:	f7f9 f922 	bl	800016c <__adddf3>
 8006f28:	4605      	mov	r5, r0
 8006f2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006f2e:	2c00      	cmp	r4, #0
 8006f30:	f040 809a 	bne.w	8007068 <_dtoa_r+0x538>
 8006f34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8007064 <_dtoa_r+0x534>)
 8006f3c:	f7f9 f914 	bl	8000168 <__aeabi_dsub>
 8006f40:	4602      	mov	r2, r0
 8006f42:	460b      	mov	r3, r1
 8006f44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f48:	462a      	mov	r2, r5
 8006f4a:	4633      	mov	r3, r6
 8006f4c:	f7f9 fd54 	bl	80009f8 <__aeabi_dcmpgt>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	f040 828e 	bne.w	8007472 <_dtoa_r+0x942>
 8006f56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f5a:	462a      	mov	r2, r5
 8006f5c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f60:	f7f9 fd2c 	bl	80009bc <__aeabi_dcmplt>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	f040 8127 	bne.w	80071b8 <_dtoa_r+0x688>
 8006f6a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f72:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f2c0 8163 	blt.w	8007240 <_dtoa_r+0x710>
 8006f7a:	2f0e      	cmp	r7, #14
 8006f7c:	f300 8160 	bgt.w	8007240 <_dtoa_r+0x710>
 8006f80:	4b33      	ldr	r3, [pc, #204]	@ (8007050 <_dtoa_r+0x520>)
 8006f82:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f86:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006f8a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006f8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	da03      	bge.n	8006f9c <_dtoa_r+0x46c>
 8006f94:	9b07      	ldr	r3, [sp, #28]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	f340 8100 	ble.w	800719c <_dtoa_r+0x66c>
 8006f9c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fa0:	4656      	mov	r6, sl
 8006fa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f7f9 fbbf 	bl	800072c <__aeabi_ddiv>
 8006fae:	f7f9 fd43 	bl	8000a38 <__aeabi_d2iz>
 8006fb2:	4680      	mov	r8, r0
 8006fb4:	f7f9 fa26 	bl	8000404 <__aeabi_i2d>
 8006fb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fbc:	f7f9 fa8c 	bl	80004d8 <__aeabi_dmul>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	f7f9 f8ce 	bl	8000168 <__aeabi_dsub>
 8006fcc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fd0:	9d07      	ldr	r5, [sp, #28]
 8006fd2:	f806 4b01 	strb.w	r4, [r6], #1
 8006fd6:	eba6 040a 	sub.w	r4, r6, sl
 8006fda:	42a5      	cmp	r5, r4
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	f040 8116 	bne.w	8007210 <_dtoa_r+0x6e0>
 8006fe4:	f7f9 f8c2 	bl	800016c <__adddf3>
 8006fe8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fec:	4604      	mov	r4, r0
 8006fee:	460d      	mov	r5, r1
 8006ff0:	f7f9 fd02 	bl	80009f8 <__aeabi_dcmpgt>
 8006ff4:	2800      	cmp	r0, #0
 8006ff6:	f040 80f8 	bne.w	80071ea <_dtoa_r+0x6ba>
 8006ffa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ffe:	4620      	mov	r0, r4
 8007000:	4629      	mov	r1, r5
 8007002:	f7f9 fcd1 	bl	80009a8 <__aeabi_dcmpeq>
 8007006:	b118      	cbz	r0, 8007010 <_dtoa_r+0x4e0>
 8007008:	f018 0f01 	tst.w	r8, #1
 800700c:	f040 80ed 	bne.w	80071ea <_dtoa_r+0x6ba>
 8007010:	4649      	mov	r1, r9
 8007012:	4658      	mov	r0, fp
 8007014:	f000 fc92 	bl	800793c <_Bfree>
 8007018:	2300      	movs	r3, #0
 800701a:	7033      	strb	r3, [r6, #0]
 800701c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800701e:	3701      	adds	r7, #1
 8007020:	601f      	str	r7, [r3, #0]
 8007022:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 8320 	beq.w	800766a <_dtoa_r+0xb3a>
 800702a:	601e      	str	r6, [r3, #0]
 800702c:	e31d      	b.n	800766a <_dtoa_r+0xb3a>
 800702e:	07e2      	lsls	r2, r4, #31
 8007030:	d505      	bpl.n	800703e <_dtoa_r+0x50e>
 8007032:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007036:	f7f9 fa4f 	bl	80004d8 <__aeabi_dmul>
 800703a:	2301      	movs	r3, #1
 800703c:	3601      	adds	r6, #1
 800703e:	1064      	asrs	r4, r4, #1
 8007040:	3508      	adds	r5, #8
 8007042:	e73f      	b.n	8006ec4 <_dtoa_r+0x394>
 8007044:	2602      	movs	r6, #2
 8007046:	e742      	b.n	8006ece <_dtoa_r+0x39e>
 8007048:	9c07      	ldr	r4, [sp, #28]
 800704a:	9704      	str	r7, [sp, #16]
 800704c:	e761      	b.n	8006f12 <_dtoa_r+0x3e2>
 800704e:	bf00      	nop
 8007050:	08008cd8 	.word	0x08008cd8
 8007054:	08008cb0 	.word	0x08008cb0
 8007058:	3ff00000 	.word	0x3ff00000
 800705c:	40240000 	.word	0x40240000
 8007060:	401c0000 	.word	0x401c0000
 8007064:	40140000 	.word	0x40140000
 8007068:	4b70      	ldr	r3, [pc, #448]	@ (800722c <_dtoa_r+0x6fc>)
 800706a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800706c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007070:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007074:	4454      	add	r4, sl
 8007076:	2900      	cmp	r1, #0
 8007078:	d045      	beq.n	8007106 <_dtoa_r+0x5d6>
 800707a:	2000      	movs	r0, #0
 800707c:	496c      	ldr	r1, [pc, #432]	@ (8007230 <_dtoa_r+0x700>)
 800707e:	f7f9 fb55 	bl	800072c <__aeabi_ddiv>
 8007082:	4633      	mov	r3, r6
 8007084:	462a      	mov	r2, r5
 8007086:	f7f9 f86f 	bl	8000168 <__aeabi_dsub>
 800708a:	4656      	mov	r6, sl
 800708c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007094:	f7f9 fcd0 	bl	8000a38 <__aeabi_d2iz>
 8007098:	4605      	mov	r5, r0
 800709a:	f7f9 f9b3 	bl	8000404 <__aeabi_i2d>
 800709e:	4602      	mov	r2, r0
 80070a0:	460b      	mov	r3, r1
 80070a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070a6:	f7f9 f85f 	bl	8000168 <__aeabi_dsub>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	3530      	adds	r5, #48	@ 0x30
 80070b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070b8:	f806 5b01 	strb.w	r5, [r6], #1
 80070bc:	f7f9 fc7e 	bl	80009bc <__aeabi_dcmplt>
 80070c0:	2800      	cmp	r0, #0
 80070c2:	d163      	bne.n	800718c <_dtoa_r+0x65c>
 80070c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070c8:	2000      	movs	r0, #0
 80070ca:	495a      	ldr	r1, [pc, #360]	@ (8007234 <_dtoa_r+0x704>)
 80070cc:	f7f9 f84c 	bl	8000168 <__aeabi_dsub>
 80070d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070d4:	f7f9 fc72 	bl	80009bc <__aeabi_dcmplt>
 80070d8:	2800      	cmp	r0, #0
 80070da:	f040 8087 	bne.w	80071ec <_dtoa_r+0x6bc>
 80070de:	42a6      	cmp	r6, r4
 80070e0:	f43f af43 	beq.w	8006f6a <_dtoa_r+0x43a>
 80070e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070e8:	2200      	movs	r2, #0
 80070ea:	4b53      	ldr	r3, [pc, #332]	@ (8007238 <_dtoa_r+0x708>)
 80070ec:	f7f9 f9f4 	bl	80004d8 <__aeabi_dmul>
 80070f0:	2200      	movs	r2, #0
 80070f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070fa:	4b4f      	ldr	r3, [pc, #316]	@ (8007238 <_dtoa_r+0x708>)
 80070fc:	f7f9 f9ec 	bl	80004d8 <__aeabi_dmul>
 8007100:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007104:	e7c4      	b.n	8007090 <_dtoa_r+0x560>
 8007106:	4631      	mov	r1, r6
 8007108:	4628      	mov	r0, r5
 800710a:	f7f9 f9e5 	bl	80004d8 <__aeabi_dmul>
 800710e:	4656      	mov	r6, sl
 8007110:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007114:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800711a:	f7f9 fc8d 	bl	8000a38 <__aeabi_d2iz>
 800711e:	4605      	mov	r5, r0
 8007120:	f7f9 f970 	bl	8000404 <__aeabi_i2d>
 8007124:	4602      	mov	r2, r0
 8007126:	460b      	mov	r3, r1
 8007128:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800712c:	f7f9 f81c 	bl	8000168 <__aeabi_dsub>
 8007130:	4602      	mov	r2, r0
 8007132:	460b      	mov	r3, r1
 8007134:	3530      	adds	r5, #48	@ 0x30
 8007136:	f806 5b01 	strb.w	r5, [r6], #1
 800713a:	42a6      	cmp	r6, r4
 800713c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007140:	f04f 0200 	mov.w	r2, #0
 8007144:	d124      	bne.n	8007190 <_dtoa_r+0x660>
 8007146:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800714a:	4b39      	ldr	r3, [pc, #228]	@ (8007230 <_dtoa_r+0x700>)
 800714c:	f7f9 f80e 	bl	800016c <__adddf3>
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007158:	f7f9 fc4e 	bl	80009f8 <__aeabi_dcmpgt>
 800715c:	2800      	cmp	r0, #0
 800715e:	d145      	bne.n	80071ec <_dtoa_r+0x6bc>
 8007160:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007164:	2000      	movs	r0, #0
 8007166:	4932      	ldr	r1, [pc, #200]	@ (8007230 <_dtoa_r+0x700>)
 8007168:	f7f8 fffe 	bl	8000168 <__aeabi_dsub>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007174:	f7f9 fc22 	bl	80009bc <__aeabi_dcmplt>
 8007178:	2800      	cmp	r0, #0
 800717a:	f43f aef6 	beq.w	8006f6a <_dtoa_r+0x43a>
 800717e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007180:	1e73      	subs	r3, r6, #1
 8007182:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007184:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007188:	2b30      	cmp	r3, #48	@ 0x30
 800718a:	d0f8      	beq.n	800717e <_dtoa_r+0x64e>
 800718c:	9f04      	ldr	r7, [sp, #16]
 800718e:	e73f      	b.n	8007010 <_dtoa_r+0x4e0>
 8007190:	4b29      	ldr	r3, [pc, #164]	@ (8007238 <_dtoa_r+0x708>)
 8007192:	f7f9 f9a1 	bl	80004d8 <__aeabi_dmul>
 8007196:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800719a:	e7bc      	b.n	8007116 <_dtoa_r+0x5e6>
 800719c:	d10c      	bne.n	80071b8 <_dtoa_r+0x688>
 800719e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071a2:	2200      	movs	r2, #0
 80071a4:	4b25      	ldr	r3, [pc, #148]	@ (800723c <_dtoa_r+0x70c>)
 80071a6:	f7f9 f997 	bl	80004d8 <__aeabi_dmul>
 80071aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071ae:	f7f9 fc19 	bl	80009e4 <__aeabi_dcmpge>
 80071b2:	2800      	cmp	r0, #0
 80071b4:	f000 815b 	beq.w	800746e <_dtoa_r+0x93e>
 80071b8:	2400      	movs	r4, #0
 80071ba:	4625      	mov	r5, r4
 80071bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80071be:	4656      	mov	r6, sl
 80071c0:	43db      	mvns	r3, r3
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	2700      	movs	r7, #0
 80071c6:	4621      	mov	r1, r4
 80071c8:	4658      	mov	r0, fp
 80071ca:	f000 fbb7 	bl	800793c <_Bfree>
 80071ce:	2d00      	cmp	r5, #0
 80071d0:	d0dc      	beq.n	800718c <_dtoa_r+0x65c>
 80071d2:	b12f      	cbz	r7, 80071e0 <_dtoa_r+0x6b0>
 80071d4:	42af      	cmp	r7, r5
 80071d6:	d003      	beq.n	80071e0 <_dtoa_r+0x6b0>
 80071d8:	4639      	mov	r1, r7
 80071da:	4658      	mov	r0, fp
 80071dc:	f000 fbae 	bl	800793c <_Bfree>
 80071e0:	4629      	mov	r1, r5
 80071e2:	4658      	mov	r0, fp
 80071e4:	f000 fbaa 	bl	800793c <_Bfree>
 80071e8:	e7d0      	b.n	800718c <_dtoa_r+0x65c>
 80071ea:	9704      	str	r7, [sp, #16]
 80071ec:	4633      	mov	r3, r6
 80071ee:	461e      	mov	r6, r3
 80071f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071f4:	2a39      	cmp	r2, #57	@ 0x39
 80071f6:	d107      	bne.n	8007208 <_dtoa_r+0x6d8>
 80071f8:	459a      	cmp	sl, r3
 80071fa:	d1f8      	bne.n	80071ee <_dtoa_r+0x6be>
 80071fc:	9a04      	ldr	r2, [sp, #16]
 80071fe:	3201      	adds	r2, #1
 8007200:	9204      	str	r2, [sp, #16]
 8007202:	2230      	movs	r2, #48	@ 0x30
 8007204:	f88a 2000 	strb.w	r2, [sl]
 8007208:	781a      	ldrb	r2, [r3, #0]
 800720a:	3201      	adds	r2, #1
 800720c:	701a      	strb	r2, [r3, #0]
 800720e:	e7bd      	b.n	800718c <_dtoa_r+0x65c>
 8007210:	2200      	movs	r2, #0
 8007212:	4b09      	ldr	r3, [pc, #36]	@ (8007238 <_dtoa_r+0x708>)
 8007214:	f7f9 f960 	bl	80004d8 <__aeabi_dmul>
 8007218:	2200      	movs	r2, #0
 800721a:	2300      	movs	r3, #0
 800721c:	4604      	mov	r4, r0
 800721e:	460d      	mov	r5, r1
 8007220:	f7f9 fbc2 	bl	80009a8 <__aeabi_dcmpeq>
 8007224:	2800      	cmp	r0, #0
 8007226:	f43f aebc 	beq.w	8006fa2 <_dtoa_r+0x472>
 800722a:	e6f1      	b.n	8007010 <_dtoa_r+0x4e0>
 800722c:	08008cd8 	.word	0x08008cd8
 8007230:	3fe00000 	.word	0x3fe00000
 8007234:	3ff00000 	.word	0x3ff00000
 8007238:	40240000 	.word	0x40240000
 800723c:	40140000 	.word	0x40140000
 8007240:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007242:	2a00      	cmp	r2, #0
 8007244:	f000 80db 	beq.w	80073fe <_dtoa_r+0x8ce>
 8007248:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800724a:	2a01      	cmp	r2, #1
 800724c:	f300 80bf 	bgt.w	80073ce <_dtoa_r+0x89e>
 8007250:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007252:	2a00      	cmp	r2, #0
 8007254:	f000 80b7 	beq.w	80073c6 <_dtoa_r+0x896>
 8007258:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800725c:	4646      	mov	r6, r8
 800725e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007260:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007262:	2101      	movs	r1, #1
 8007264:	441a      	add	r2, r3
 8007266:	4658      	mov	r0, fp
 8007268:	4498      	add	r8, r3
 800726a:	9209      	str	r2, [sp, #36]	@ 0x24
 800726c:	f000 fc1a 	bl	8007aa4 <__i2b>
 8007270:	4605      	mov	r5, r0
 8007272:	b15e      	cbz	r6, 800728c <_dtoa_r+0x75c>
 8007274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007276:	2b00      	cmp	r3, #0
 8007278:	dd08      	ble.n	800728c <_dtoa_r+0x75c>
 800727a:	42b3      	cmp	r3, r6
 800727c:	bfa8      	it	ge
 800727e:	4633      	movge	r3, r6
 8007280:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007282:	eba8 0803 	sub.w	r8, r8, r3
 8007286:	1af6      	subs	r6, r6, r3
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	9309      	str	r3, [sp, #36]	@ 0x24
 800728c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800728e:	b1f3      	cbz	r3, 80072ce <_dtoa_r+0x79e>
 8007290:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 80b7 	beq.w	8007406 <_dtoa_r+0x8d6>
 8007298:	b18c      	cbz	r4, 80072be <_dtoa_r+0x78e>
 800729a:	4629      	mov	r1, r5
 800729c:	4622      	mov	r2, r4
 800729e:	4658      	mov	r0, fp
 80072a0:	f000 fcbe 	bl	8007c20 <__pow5mult>
 80072a4:	464a      	mov	r2, r9
 80072a6:	4601      	mov	r1, r0
 80072a8:	4605      	mov	r5, r0
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fc10 	bl	8007ad0 <__multiply>
 80072b0:	4649      	mov	r1, r9
 80072b2:	9004      	str	r0, [sp, #16]
 80072b4:	4658      	mov	r0, fp
 80072b6:	f000 fb41 	bl	800793c <_Bfree>
 80072ba:	9b04      	ldr	r3, [sp, #16]
 80072bc:	4699      	mov	r9, r3
 80072be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072c0:	1b1a      	subs	r2, r3, r4
 80072c2:	d004      	beq.n	80072ce <_dtoa_r+0x79e>
 80072c4:	4649      	mov	r1, r9
 80072c6:	4658      	mov	r0, fp
 80072c8:	f000 fcaa 	bl	8007c20 <__pow5mult>
 80072cc:	4681      	mov	r9, r0
 80072ce:	2101      	movs	r1, #1
 80072d0:	4658      	mov	r0, fp
 80072d2:	f000 fbe7 	bl	8007aa4 <__i2b>
 80072d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072d8:	4604      	mov	r4, r0
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 81c9 	beq.w	8007672 <_dtoa_r+0xb42>
 80072e0:	461a      	mov	r2, r3
 80072e2:	4601      	mov	r1, r0
 80072e4:	4658      	mov	r0, fp
 80072e6:	f000 fc9b 	bl	8007c20 <__pow5mult>
 80072ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072ec:	4604      	mov	r4, r0
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	f300 808f 	bgt.w	8007412 <_dtoa_r+0x8e2>
 80072f4:	9b02      	ldr	r3, [sp, #8]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f040 8087 	bne.w	800740a <_dtoa_r+0x8da>
 80072fc:	9b03      	ldr	r3, [sp, #12]
 80072fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007302:	2b00      	cmp	r3, #0
 8007304:	f040 8083 	bne.w	800740e <_dtoa_r+0x8de>
 8007308:	9b03      	ldr	r3, [sp, #12]
 800730a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800730e:	0d1b      	lsrs	r3, r3, #20
 8007310:	051b      	lsls	r3, r3, #20
 8007312:	b12b      	cbz	r3, 8007320 <_dtoa_r+0x7f0>
 8007314:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007316:	f108 0801 	add.w	r8, r8, #1
 800731a:	3301      	adds	r3, #1
 800731c:	9309      	str	r3, [sp, #36]	@ 0x24
 800731e:	2301      	movs	r3, #1
 8007320:	930a      	str	r3, [sp, #40]	@ 0x28
 8007322:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 81aa 	beq.w	800767e <_dtoa_r+0xb4e>
 800732a:	6923      	ldr	r3, [r4, #16]
 800732c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007330:	6918      	ldr	r0, [r3, #16]
 8007332:	f000 fb6b 	bl	8007a0c <__hi0bits>
 8007336:	f1c0 0020 	rsb	r0, r0, #32
 800733a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800733c:	4418      	add	r0, r3
 800733e:	f010 001f 	ands.w	r0, r0, #31
 8007342:	d071      	beq.n	8007428 <_dtoa_r+0x8f8>
 8007344:	f1c0 0320 	rsb	r3, r0, #32
 8007348:	2b04      	cmp	r3, #4
 800734a:	dd65      	ble.n	8007418 <_dtoa_r+0x8e8>
 800734c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800734e:	f1c0 001c 	rsb	r0, r0, #28
 8007352:	4403      	add	r3, r0
 8007354:	4480      	add	r8, r0
 8007356:	4406      	add	r6, r0
 8007358:	9309      	str	r3, [sp, #36]	@ 0x24
 800735a:	f1b8 0f00 	cmp.w	r8, #0
 800735e:	dd05      	ble.n	800736c <_dtoa_r+0x83c>
 8007360:	4649      	mov	r1, r9
 8007362:	4642      	mov	r2, r8
 8007364:	4658      	mov	r0, fp
 8007366:	f000 fcb5 	bl	8007cd4 <__lshift>
 800736a:	4681      	mov	r9, r0
 800736c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800736e:	2b00      	cmp	r3, #0
 8007370:	dd05      	ble.n	800737e <_dtoa_r+0x84e>
 8007372:	4621      	mov	r1, r4
 8007374:	461a      	mov	r2, r3
 8007376:	4658      	mov	r0, fp
 8007378:	f000 fcac 	bl	8007cd4 <__lshift>
 800737c:	4604      	mov	r4, r0
 800737e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007380:	2b00      	cmp	r3, #0
 8007382:	d053      	beq.n	800742c <_dtoa_r+0x8fc>
 8007384:	4621      	mov	r1, r4
 8007386:	4648      	mov	r0, r9
 8007388:	f000 fd10 	bl	8007dac <__mcmp>
 800738c:	2800      	cmp	r0, #0
 800738e:	da4d      	bge.n	800742c <_dtoa_r+0x8fc>
 8007390:	1e7b      	subs	r3, r7, #1
 8007392:	4649      	mov	r1, r9
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	220a      	movs	r2, #10
 8007398:	2300      	movs	r3, #0
 800739a:	4658      	mov	r0, fp
 800739c:	f000 faf0 	bl	8007980 <__multadd>
 80073a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073a2:	4681      	mov	r9, r0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	f000 816c 	beq.w	8007682 <_dtoa_r+0xb52>
 80073aa:	2300      	movs	r3, #0
 80073ac:	4629      	mov	r1, r5
 80073ae:	220a      	movs	r2, #10
 80073b0:	4658      	mov	r0, fp
 80073b2:	f000 fae5 	bl	8007980 <__multadd>
 80073b6:	9b08      	ldr	r3, [sp, #32]
 80073b8:	4605      	mov	r5, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	dc61      	bgt.n	8007482 <_dtoa_r+0x952>
 80073be:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80073c0:	2b02      	cmp	r3, #2
 80073c2:	dc3b      	bgt.n	800743c <_dtoa_r+0x90c>
 80073c4:	e05d      	b.n	8007482 <_dtoa_r+0x952>
 80073c6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80073c8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80073cc:	e746      	b.n	800725c <_dtoa_r+0x72c>
 80073ce:	9b07      	ldr	r3, [sp, #28]
 80073d0:	1e5c      	subs	r4, r3, #1
 80073d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	bfbf      	itttt	lt
 80073d8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80073da:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80073dc:	1ae3      	sublt	r3, r4, r3
 80073de:	18d2      	addlt	r2, r2, r3
 80073e0:	bfa8      	it	ge
 80073e2:	1b1c      	subge	r4, r3, r4
 80073e4:	9b07      	ldr	r3, [sp, #28]
 80073e6:	bfbe      	ittt	lt
 80073e8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80073ea:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80073ec:	2400      	movlt	r4, #0
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	bfb5      	itete	lt
 80073f2:	eba8 0603 	sublt.w	r6, r8, r3
 80073f6:	4646      	movge	r6, r8
 80073f8:	2300      	movlt	r3, #0
 80073fa:	9b07      	ldrge	r3, [sp, #28]
 80073fc:	e730      	b.n	8007260 <_dtoa_r+0x730>
 80073fe:	4646      	mov	r6, r8
 8007400:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007402:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007404:	e735      	b.n	8007272 <_dtoa_r+0x742>
 8007406:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007408:	e75c      	b.n	80072c4 <_dtoa_r+0x794>
 800740a:	2300      	movs	r3, #0
 800740c:	e788      	b.n	8007320 <_dtoa_r+0x7f0>
 800740e:	9b02      	ldr	r3, [sp, #8]
 8007410:	e786      	b.n	8007320 <_dtoa_r+0x7f0>
 8007412:	2300      	movs	r3, #0
 8007414:	930a      	str	r3, [sp, #40]	@ 0x28
 8007416:	e788      	b.n	800732a <_dtoa_r+0x7fa>
 8007418:	d09f      	beq.n	800735a <_dtoa_r+0x82a>
 800741a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800741c:	331c      	adds	r3, #28
 800741e:	441a      	add	r2, r3
 8007420:	4498      	add	r8, r3
 8007422:	441e      	add	r6, r3
 8007424:	9209      	str	r2, [sp, #36]	@ 0x24
 8007426:	e798      	b.n	800735a <_dtoa_r+0x82a>
 8007428:	4603      	mov	r3, r0
 800742a:	e7f6      	b.n	800741a <_dtoa_r+0x8ea>
 800742c:	9b07      	ldr	r3, [sp, #28]
 800742e:	9704      	str	r7, [sp, #16]
 8007430:	2b00      	cmp	r3, #0
 8007432:	dc20      	bgt.n	8007476 <_dtoa_r+0x946>
 8007434:	9308      	str	r3, [sp, #32]
 8007436:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007438:	2b02      	cmp	r3, #2
 800743a:	dd1e      	ble.n	800747a <_dtoa_r+0x94a>
 800743c:	9b08      	ldr	r3, [sp, #32]
 800743e:	2b00      	cmp	r3, #0
 8007440:	f47f aebc 	bne.w	80071bc <_dtoa_r+0x68c>
 8007444:	4621      	mov	r1, r4
 8007446:	2205      	movs	r2, #5
 8007448:	4658      	mov	r0, fp
 800744a:	f000 fa99 	bl	8007980 <__multadd>
 800744e:	4601      	mov	r1, r0
 8007450:	4604      	mov	r4, r0
 8007452:	4648      	mov	r0, r9
 8007454:	f000 fcaa 	bl	8007dac <__mcmp>
 8007458:	2800      	cmp	r0, #0
 800745a:	f77f aeaf 	ble.w	80071bc <_dtoa_r+0x68c>
 800745e:	2331      	movs	r3, #49	@ 0x31
 8007460:	4656      	mov	r6, sl
 8007462:	f806 3b01 	strb.w	r3, [r6], #1
 8007466:	9b04      	ldr	r3, [sp, #16]
 8007468:	3301      	adds	r3, #1
 800746a:	9304      	str	r3, [sp, #16]
 800746c:	e6aa      	b.n	80071c4 <_dtoa_r+0x694>
 800746e:	9c07      	ldr	r4, [sp, #28]
 8007470:	9704      	str	r7, [sp, #16]
 8007472:	4625      	mov	r5, r4
 8007474:	e7f3      	b.n	800745e <_dtoa_r+0x92e>
 8007476:	9b07      	ldr	r3, [sp, #28]
 8007478:	9308      	str	r3, [sp, #32]
 800747a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 8104 	beq.w	800768a <_dtoa_r+0xb5a>
 8007482:	2e00      	cmp	r6, #0
 8007484:	dd05      	ble.n	8007492 <_dtoa_r+0x962>
 8007486:	4629      	mov	r1, r5
 8007488:	4632      	mov	r2, r6
 800748a:	4658      	mov	r0, fp
 800748c:	f000 fc22 	bl	8007cd4 <__lshift>
 8007490:	4605      	mov	r5, r0
 8007492:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007494:	2b00      	cmp	r3, #0
 8007496:	d05a      	beq.n	800754e <_dtoa_r+0xa1e>
 8007498:	4658      	mov	r0, fp
 800749a:	6869      	ldr	r1, [r5, #4]
 800749c:	f000 fa0e 	bl	80078bc <_Balloc>
 80074a0:	4606      	mov	r6, r0
 80074a2:	b928      	cbnz	r0, 80074b0 <_dtoa_r+0x980>
 80074a4:	4602      	mov	r2, r0
 80074a6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80074aa:	4b83      	ldr	r3, [pc, #524]	@ (80076b8 <_dtoa_r+0xb88>)
 80074ac:	f7ff bb54 	b.w	8006b58 <_dtoa_r+0x28>
 80074b0:	692a      	ldr	r2, [r5, #16]
 80074b2:	f105 010c 	add.w	r1, r5, #12
 80074b6:	3202      	adds	r2, #2
 80074b8:	0092      	lsls	r2, r2, #2
 80074ba:	300c      	adds	r0, #12
 80074bc:	f000 fffa 	bl	80084b4 <memcpy>
 80074c0:	2201      	movs	r2, #1
 80074c2:	4631      	mov	r1, r6
 80074c4:	4658      	mov	r0, fp
 80074c6:	f000 fc05 	bl	8007cd4 <__lshift>
 80074ca:	462f      	mov	r7, r5
 80074cc:	4605      	mov	r5, r0
 80074ce:	f10a 0301 	add.w	r3, sl, #1
 80074d2:	9307      	str	r3, [sp, #28]
 80074d4:	9b08      	ldr	r3, [sp, #32]
 80074d6:	4453      	add	r3, sl
 80074d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	f003 0301 	and.w	r3, r3, #1
 80074e0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074e2:	9b07      	ldr	r3, [sp, #28]
 80074e4:	4621      	mov	r1, r4
 80074e6:	3b01      	subs	r3, #1
 80074e8:	4648      	mov	r0, r9
 80074ea:	9302      	str	r3, [sp, #8]
 80074ec:	f7ff fa97 	bl	8006a1e <quorem>
 80074f0:	4639      	mov	r1, r7
 80074f2:	9008      	str	r0, [sp, #32]
 80074f4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80074f8:	4648      	mov	r0, r9
 80074fa:	f000 fc57 	bl	8007dac <__mcmp>
 80074fe:	462a      	mov	r2, r5
 8007500:	9009      	str	r0, [sp, #36]	@ 0x24
 8007502:	4621      	mov	r1, r4
 8007504:	4658      	mov	r0, fp
 8007506:	f000 fc6d 	bl	8007de4 <__mdiff>
 800750a:	68c2      	ldr	r2, [r0, #12]
 800750c:	4606      	mov	r6, r0
 800750e:	bb02      	cbnz	r2, 8007552 <_dtoa_r+0xa22>
 8007510:	4601      	mov	r1, r0
 8007512:	4648      	mov	r0, r9
 8007514:	f000 fc4a 	bl	8007dac <__mcmp>
 8007518:	4602      	mov	r2, r0
 800751a:	4631      	mov	r1, r6
 800751c:	4658      	mov	r0, fp
 800751e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007520:	f000 fa0c 	bl	800793c <_Bfree>
 8007524:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007526:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007528:	9e07      	ldr	r6, [sp, #28]
 800752a:	ea43 0102 	orr.w	r1, r3, r2
 800752e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007530:	4319      	orrs	r1, r3
 8007532:	d110      	bne.n	8007556 <_dtoa_r+0xa26>
 8007534:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007538:	d029      	beq.n	800758e <_dtoa_r+0xa5e>
 800753a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800753c:	2b00      	cmp	r3, #0
 800753e:	dd02      	ble.n	8007546 <_dtoa_r+0xa16>
 8007540:	9b08      	ldr	r3, [sp, #32]
 8007542:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007546:	9b02      	ldr	r3, [sp, #8]
 8007548:	f883 8000 	strb.w	r8, [r3]
 800754c:	e63b      	b.n	80071c6 <_dtoa_r+0x696>
 800754e:	4628      	mov	r0, r5
 8007550:	e7bb      	b.n	80074ca <_dtoa_r+0x99a>
 8007552:	2201      	movs	r2, #1
 8007554:	e7e1      	b.n	800751a <_dtoa_r+0x9ea>
 8007556:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007558:	2b00      	cmp	r3, #0
 800755a:	db04      	blt.n	8007566 <_dtoa_r+0xa36>
 800755c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800755e:	430b      	orrs	r3, r1
 8007560:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007562:	430b      	orrs	r3, r1
 8007564:	d120      	bne.n	80075a8 <_dtoa_r+0xa78>
 8007566:	2a00      	cmp	r2, #0
 8007568:	dded      	ble.n	8007546 <_dtoa_r+0xa16>
 800756a:	4649      	mov	r1, r9
 800756c:	2201      	movs	r2, #1
 800756e:	4658      	mov	r0, fp
 8007570:	f000 fbb0 	bl	8007cd4 <__lshift>
 8007574:	4621      	mov	r1, r4
 8007576:	4681      	mov	r9, r0
 8007578:	f000 fc18 	bl	8007dac <__mcmp>
 800757c:	2800      	cmp	r0, #0
 800757e:	dc03      	bgt.n	8007588 <_dtoa_r+0xa58>
 8007580:	d1e1      	bne.n	8007546 <_dtoa_r+0xa16>
 8007582:	f018 0f01 	tst.w	r8, #1
 8007586:	d0de      	beq.n	8007546 <_dtoa_r+0xa16>
 8007588:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800758c:	d1d8      	bne.n	8007540 <_dtoa_r+0xa10>
 800758e:	2339      	movs	r3, #57	@ 0x39
 8007590:	9a02      	ldr	r2, [sp, #8]
 8007592:	7013      	strb	r3, [r2, #0]
 8007594:	4633      	mov	r3, r6
 8007596:	461e      	mov	r6, r3
 8007598:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800759c:	3b01      	subs	r3, #1
 800759e:	2a39      	cmp	r2, #57	@ 0x39
 80075a0:	d052      	beq.n	8007648 <_dtoa_r+0xb18>
 80075a2:	3201      	adds	r2, #1
 80075a4:	701a      	strb	r2, [r3, #0]
 80075a6:	e60e      	b.n	80071c6 <_dtoa_r+0x696>
 80075a8:	2a00      	cmp	r2, #0
 80075aa:	dd07      	ble.n	80075bc <_dtoa_r+0xa8c>
 80075ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80075b0:	d0ed      	beq.n	800758e <_dtoa_r+0xa5e>
 80075b2:	9a02      	ldr	r2, [sp, #8]
 80075b4:	f108 0301 	add.w	r3, r8, #1
 80075b8:	7013      	strb	r3, [r2, #0]
 80075ba:	e604      	b.n	80071c6 <_dtoa_r+0x696>
 80075bc:	9b07      	ldr	r3, [sp, #28]
 80075be:	9a07      	ldr	r2, [sp, #28]
 80075c0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80075c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d028      	beq.n	800761c <_dtoa_r+0xaec>
 80075ca:	4649      	mov	r1, r9
 80075cc:	2300      	movs	r3, #0
 80075ce:	220a      	movs	r2, #10
 80075d0:	4658      	mov	r0, fp
 80075d2:	f000 f9d5 	bl	8007980 <__multadd>
 80075d6:	42af      	cmp	r7, r5
 80075d8:	4681      	mov	r9, r0
 80075da:	f04f 0300 	mov.w	r3, #0
 80075de:	f04f 020a 	mov.w	r2, #10
 80075e2:	4639      	mov	r1, r7
 80075e4:	4658      	mov	r0, fp
 80075e6:	d107      	bne.n	80075f8 <_dtoa_r+0xac8>
 80075e8:	f000 f9ca 	bl	8007980 <__multadd>
 80075ec:	4607      	mov	r7, r0
 80075ee:	4605      	mov	r5, r0
 80075f0:	9b07      	ldr	r3, [sp, #28]
 80075f2:	3301      	adds	r3, #1
 80075f4:	9307      	str	r3, [sp, #28]
 80075f6:	e774      	b.n	80074e2 <_dtoa_r+0x9b2>
 80075f8:	f000 f9c2 	bl	8007980 <__multadd>
 80075fc:	4629      	mov	r1, r5
 80075fe:	4607      	mov	r7, r0
 8007600:	2300      	movs	r3, #0
 8007602:	220a      	movs	r2, #10
 8007604:	4658      	mov	r0, fp
 8007606:	f000 f9bb 	bl	8007980 <__multadd>
 800760a:	4605      	mov	r5, r0
 800760c:	e7f0      	b.n	80075f0 <_dtoa_r+0xac0>
 800760e:	9b08      	ldr	r3, [sp, #32]
 8007610:	2700      	movs	r7, #0
 8007612:	2b00      	cmp	r3, #0
 8007614:	bfcc      	ite	gt
 8007616:	461e      	movgt	r6, r3
 8007618:	2601      	movle	r6, #1
 800761a:	4456      	add	r6, sl
 800761c:	4649      	mov	r1, r9
 800761e:	2201      	movs	r2, #1
 8007620:	4658      	mov	r0, fp
 8007622:	f000 fb57 	bl	8007cd4 <__lshift>
 8007626:	4621      	mov	r1, r4
 8007628:	4681      	mov	r9, r0
 800762a:	f000 fbbf 	bl	8007dac <__mcmp>
 800762e:	2800      	cmp	r0, #0
 8007630:	dcb0      	bgt.n	8007594 <_dtoa_r+0xa64>
 8007632:	d102      	bne.n	800763a <_dtoa_r+0xb0a>
 8007634:	f018 0f01 	tst.w	r8, #1
 8007638:	d1ac      	bne.n	8007594 <_dtoa_r+0xa64>
 800763a:	4633      	mov	r3, r6
 800763c:	461e      	mov	r6, r3
 800763e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007642:	2a30      	cmp	r2, #48	@ 0x30
 8007644:	d0fa      	beq.n	800763c <_dtoa_r+0xb0c>
 8007646:	e5be      	b.n	80071c6 <_dtoa_r+0x696>
 8007648:	459a      	cmp	sl, r3
 800764a:	d1a4      	bne.n	8007596 <_dtoa_r+0xa66>
 800764c:	9b04      	ldr	r3, [sp, #16]
 800764e:	3301      	adds	r3, #1
 8007650:	9304      	str	r3, [sp, #16]
 8007652:	2331      	movs	r3, #49	@ 0x31
 8007654:	f88a 3000 	strb.w	r3, [sl]
 8007658:	e5b5      	b.n	80071c6 <_dtoa_r+0x696>
 800765a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800765c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80076bc <_dtoa_r+0xb8c>
 8007660:	b11b      	cbz	r3, 800766a <_dtoa_r+0xb3a>
 8007662:	f10a 0308 	add.w	r3, sl, #8
 8007666:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	4650      	mov	r0, sl
 800766c:	b017      	add	sp, #92	@ 0x5c
 800766e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007672:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007674:	2b01      	cmp	r3, #1
 8007676:	f77f ae3d 	ble.w	80072f4 <_dtoa_r+0x7c4>
 800767a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800767c:	930a      	str	r3, [sp, #40]	@ 0x28
 800767e:	2001      	movs	r0, #1
 8007680:	e65b      	b.n	800733a <_dtoa_r+0x80a>
 8007682:	9b08      	ldr	r3, [sp, #32]
 8007684:	2b00      	cmp	r3, #0
 8007686:	f77f aed6 	ble.w	8007436 <_dtoa_r+0x906>
 800768a:	4656      	mov	r6, sl
 800768c:	4621      	mov	r1, r4
 800768e:	4648      	mov	r0, r9
 8007690:	f7ff f9c5 	bl	8006a1e <quorem>
 8007694:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007698:	9b08      	ldr	r3, [sp, #32]
 800769a:	f806 8b01 	strb.w	r8, [r6], #1
 800769e:	eba6 020a 	sub.w	r2, r6, sl
 80076a2:	4293      	cmp	r3, r2
 80076a4:	ddb3      	ble.n	800760e <_dtoa_r+0xade>
 80076a6:	4649      	mov	r1, r9
 80076a8:	2300      	movs	r3, #0
 80076aa:	220a      	movs	r2, #10
 80076ac:	4658      	mov	r0, fp
 80076ae:	f000 f967 	bl	8007980 <__multadd>
 80076b2:	4681      	mov	r9, r0
 80076b4:	e7ea      	b.n	800768c <_dtoa_r+0xb5c>
 80076b6:	bf00      	nop
 80076b8:	08008c34 	.word	0x08008c34
 80076bc:	08008bb8 	.word	0x08008bb8

080076c0 <_free_r>:
 80076c0:	b538      	push	{r3, r4, r5, lr}
 80076c2:	4605      	mov	r5, r0
 80076c4:	2900      	cmp	r1, #0
 80076c6:	d040      	beq.n	800774a <_free_r+0x8a>
 80076c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076cc:	1f0c      	subs	r4, r1, #4
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	bfb8      	it	lt
 80076d2:	18e4      	addlt	r4, r4, r3
 80076d4:	f000 f8e6 	bl	80078a4 <__malloc_lock>
 80076d8:	4a1c      	ldr	r2, [pc, #112]	@ (800774c <_free_r+0x8c>)
 80076da:	6813      	ldr	r3, [r2, #0]
 80076dc:	b933      	cbnz	r3, 80076ec <_free_r+0x2c>
 80076de:	6063      	str	r3, [r4, #4]
 80076e0:	6014      	str	r4, [r2, #0]
 80076e2:	4628      	mov	r0, r5
 80076e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076e8:	f000 b8e2 	b.w	80078b0 <__malloc_unlock>
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	d908      	bls.n	8007702 <_free_r+0x42>
 80076f0:	6820      	ldr	r0, [r4, #0]
 80076f2:	1821      	adds	r1, r4, r0
 80076f4:	428b      	cmp	r3, r1
 80076f6:	bf01      	itttt	eq
 80076f8:	6819      	ldreq	r1, [r3, #0]
 80076fa:	685b      	ldreq	r3, [r3, #4]
 80076fc:	1809      	addeq	r1, r1, r0
 80076fe:	6021      	streq	r1, [r4, #0]
 8007700:	e7ed      	b.n	80076de <_free_r+0x1e>
 8007702:	461a      	mov	r2, r3
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	b10b      	cbz	r3, 800770c <_free_r+0x4c>
 8007708:	42a3      	cmp	r3, r4
 800770a:	d9fa      	bls.n	8007702 <_free_r+0x42>
 800770c:	6811      	ldr	r1, [r2, #0]
 800770e:	1850      	adds	r0, r2, r1
 8007710:	42a0      	cmp	r0, r4
 8007712:	d10b      	bne.n	800772c <_free_r+0x6c>
 8007714:	6820      	ldr	r0, [r4, #0]
 8007716:	4401      	add	r1, r0
 8007718:	1850      	adds	r0, r2, r1
 800771a:	4283      	cmp	r3, r0
 800771c:	6011      	str	r1, [r2, #0]
 800771e:	d1e0      	bne.n	80076e2 <_free_r+0x22>
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	4408      	add	r0, r1
 8007726:	6010      	str	r0, [r2, #0]
 8007728:	6053      	str	r3, [r2, #4]
 800772a:	e7da      	b.n	80076e2 <_free_r+0x22>
 800772c:	d902      	bls.n	8007734 <_free_r+0x74>
 800772e:	230c      	movs	r3, #12
 8007730:	602b      	str	r3, [r5, #0]
 8007732:	e7d6      	b.n	80076e2 <_free_r+0x22>
 8007734:	6820      	ldr	r0, [r4, #0]
 8007736:	1821      	adds	r1, r4, r0
 8007738:	428b      	cmp	r3, r1
 800773a:	bf01      	itttt	eq
 800773c:	6819      	ldreq	r1, [r3, #0]
 800773e:	685b      	ldreq	r3, [r3, #4]
 8007740:	1809      	addeq	r1, r1, r0
 8007742:	6021      	streq	r1, [r4, #0]
 8007744:	6063      	str	r3, [r4, #4]
 8007746:	6054      	str	r4, [r2, #4]
 8007748:	e7cb      	b.n	80076e2 <_free_r+0x22>
 800774a:	bd38      	pop	{r3, r4, r5, pc}
 800774c:	2000053c 	.word	0x2000053c

08007750 <malloc>:
 8007750:	4b02      	ldr	r3, [pc, #8]	@ (800775c <malloc+0xc>)
 8007752:	4601      	mov	r1, r0
 8007754:	6818      	ldr	r0, [r3, #0]
 8007756:	f000 b825 	b.w	80077a4 <_malloc_r>
 800775a:	bf00      	nop
 800775c:	2000003c 	.word	0x2000003c

08007760 <sbrk_aligned>:
 8007760:	b570      	push	{r4, r5, r6, lr}
 8007762:	4e0f      	ldr	r6, [pc, #60]	@ (80077a0 <sbrk_aligned+0x40>)
 8007764:	460c      	mov	r4, r1
 8007766:	6831      	ldr	r1, [r6, #0]
 8007768:	4605      	mov	r5, r0
 800776a:	b911      	cbnz	r1, 8007772 <sbrk_aligned+0x12>
 800776c:	f000 fe92 	bl	8008494 <_sbrk_r>
 8007770:	6030      	str	r0, [r6, #0]
 8007772:	4621      	mov	r1, r4
 8007774:	4628      	mov	r0, r5
 8007776:	f000 fe8d 	bl	8008494 <_sbrk_r>
 800777a:	1c43      	adds	r3, r0, #1
 800777c:	d103      	bne.n	8007786 <sbrk_aligned+0x26>
 800777e:	f04f 34ff 	mov.w	r4, #4294967295
 8007782:	4620      	mov	r0, r4
 8007784:	bd70      	pop	{r4, r5, r6, pc}
 8007786:	1cc4      	adds	r4, r0, #3
 8007788:	f024 0403 	bic.w	r4, r4, #3
 800778c:	42a0      	cmp	r0, r4
 800778e:	d0f8      	beq.n	8007782 <sbrk_aligned+0x22>
 8007790:	1a21      	subs	r1, r4, r0
 8007792:	4628      	mov	r0, r5
 8007794:	f000 fe7e 	bl	8008494 <_sbrk_r>
 8007798:	3001      	adds	r0, #1
 800779a:	d1f2      	bne.n	8007782 <sbrk_aligned+0x22>
 800779c:	e7ef      	b.n	800777e <sbrk_aligned+0x1e>
 800779e:	bf00      	nop
 80077a0:	20000538 	.word	0x20000538

080077a4 <_malloc_r>:
 80077a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a8:	1ccd      	adds	r5, r1, #3
 80077aa:	f025 0503 	bic.w	r5, r5, #3
 80077ae:	3508      	adds	r5, #8
 80077b0:	2d0c      	cmp	r5, #12
 80077b2:	bf38      	it	cc
 80077b4:	250c      	movcc	r5, #12
 80077b6:	2d00      	cmp	r5, #0
 80077b8:	4606      	mov	r6, r0
 80077ba:	db01      	blt.n	80077c0 <_malloc_r+0x1c>
 80077bc:	42a9      	cmp	r1, r5
 80077be:	d904      	bls.n	80077ca <_malloc_r+0x26>
 80077c0:	230c      	movs	r3, #12
 80077c2:	6033      	str	r3, [r6, #0]
 80077c4:	2000      	movs	r0, #0
 80077c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078a0 <_malloc_r+0xfc>
 80077ce:	f000 f869 	bl	80078a4 <__malloc_lock>
 80077d2:	f8d8 3000 	ldr.w	r3, [r8]
 80077d6:	461c      	mov	r4, r3
 80077d8:	bb44      	cbnz	r4, 800782c <_malloc_r+0x88>
 80077da:	4629      	mov	r1, r5
 80077dc:	4630      	mov	r0, r6
 80077de:	f7ff ffbf 	bl	8007760 <sbrk_aligned>
 80077e2:	1c43      	adds	r3, r0, #1
 80077e4:	4604      	mov	r4, r0
 80077e6:	d158      	bne.n	800789a <_malloc_r+0xf6>
 80077e8:	f8d8 4000 	ldr.w	r4, [r8]
 80077ec:	4627      	mov	r7, r4
 80077ee:	2f00      	cmp	r7, #0
 80077f0:	d143      	bne.n	800787a <_malloc_r+0xd6>
 80077f2:	2c00      	cmp	r4, #0
 80077f4:	d04b      	beq.n	800788e <_malloc_r+0xea>
 80077f6:	6823      	ldr	r3, [r4, #0]
 80077f8:	4639      	mov	r1, r7
 80077fa:	4630      	mov	r0, r6
 80077fc:	eb04 0903 	add.w	r9, r4, r3
 8007800:	f000 fe48 	bl	8008494 <_sbrk_r>
 8007804:	4581      	cmp	r9, r0
 8007806:	d142      	bne.n	800788e <_malloc_r+0xea>
 8007808:	6821      	ldr	r1, [r4, #0]
 800780a:	4630      	mov	r0, r6
 800780c:	1a6d      	subs	r5, r5, r1
 800780e:	4629      	mov	r1, r5
 8007810:	f7ff ffa6 	bl	8007760 <sbrk_aligned>
 8007814:	3001      	adds	r0, #1
 8007816:	d03a      	beq.n	800788e <_malloc_r+0xea>
 8007818:	6823      	ldr	r3, [r4, #0]
 800781a:	442b      	add	r3, r5
 800781c:	6023      	str	r3, [r4, #0]
 800781e:	f8d8 3000 	ldr.w	r3, [r8]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	bb62      	cbnz	r2, 8007880 <_malloc_r+0xdc>
 8007826:	f8c8 7000 	str.w	r7, [r8]
 800782a:	e00f      	b.n	800784c <_malloc_r+0xa8>
 800782c:	6822      	ldr	r2, [r4, #0]
 800782e:	1b52      	subs	r2, r2, r5
 8007830:	d420      	bmi.n	8007874 <_malloc_r+0xd0>
 8007832:	2a0b      	cmp	r2, #11
 8007834:	d917      	bls.n	8007866 <_malloc_r+0xc2>
 8007836:	1961      	adds	r1, r4, r5
 8007838:	42a3      	cmp	r3, r4
 800783a:	6025      	str	r5, [r4, #0]
 800783c:	bf18      	it	ne
 800783e:	6059      	strne	r1, [r3, #4]
 8007840:	6863      	ldr	r3, [r4, #4]
 8007842:	bf08      	it	eq
 8007844:	f8c8 1000 	streq.w	r1, [r8]
 8007848:	5162      	str	r2, [r4, r5]
 800784a:	604b      	str	r3, [r1, #4]
 800784c:	4630      	mov	r0, r6
 800784e:	f000 f82f 	bl	80078b0 <__malloc_unlock>
 8007852:	f104 000b 	add.w	r0, r4, #11
 8007856:	1d23      	adds	r3, r4, #4
 8007858:	f020 0007 	bic.w	r0, r0, #7
 800785c:	1ac2      	subs	r2, r0, r3
 800785e:	bf1c      	itt	ne
 8007860:	1a1b      	subne	r3, r3, r0
 8007862:	50a3      	strne	r3, [r4, r2]
 8007864:	e7af      	b.n	80077c6 <_malloc_r+0x22>
 8007866:	6862      	ldr	r2, [r4, #4]
 8007868:	42a3      	cmp	r3, r4
 800786a:	bf0c      	ite	eq
 800786c:	f8c8 2000 	streq.w	r2, [r8]
 8007870:	605a      	strne	r2, [r3, #4]
 8007872:	e7eb      	b.n	800784c <_malloc_r+0xa8>
 8007874:	4623      	mov	r3, r4
 8007876:	6864      	ldr	r4, [r4, #4]
 8007878:	e7ae      	b.n	80077d8 <_malloc_r+0x34>
 800787a:	463c      	mov	r4, r7
 800787c:	687f      	ldr	r7, [r7, #4]
 800787e:	e7b6      	b.n	80077ee <_malloc_r+0x4a>
 8007880:	461a      	mov	r2, r3
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	42a3      	cmp	r3, r4
 8007886:	d1fb      	bne.n	8007880 <_malloc_r+0xdc>
 8007888:	2300      	movs	r3, #0
 800788a:	6053      	str	r3, [r2, #4]
 800788c:	e7de      	b.n	800784c <_malloc_r+0xa8>
 800788e:	230c      	movs	r3, #12
 8007890:	4630      	mov	r0, r6
 8007892:	6033      	str	r3, [r6, #0]
 8007894:	f000 f80c 	bl	80078b0 <__malloc_unlock>
 8007898:	e794      	b.n	80077c4 <_malloc_r+0x20>
 800789a:	6005      	str	r5, [r0, #0]
 800789c:	e7d6      	b.n	800784c <_malloc_r+0xa8>
 800789e:	bf00      	nop
 80078a0:	2000053c 	.word	0x2000053c

080078a4 <__malloc_lock>:
 80078a4:	4801      	ldr	r0, [pc, #4]	@ (80078ac <__malloc_lock+0x8>)
 80078a6:	f7ff b8aa 	b.w	80069fe <__retarget_lock_acquire_recursive>
 80078aa:	bf00      	nop
 80078ac:	20000534 	.word	0x20000534

080078b0 <__malloc_unlock>:
 80078b0:	4801      	ldr	r0, [pc, #4]	@ (80078b8 <__malloc_unlock+0x8>)
 80078b2:	f7ff b8a5 	b.w	8006a00 <__retarget_lock_release_recursive>
 80078b6:	bf00      	nop
 80078b8:	20000534 	.word	0x20000534

080078bc <_Balloc>:
 80078bc:	b570      	push	{r4, r5, r6, lr}
 80078be:	69c6      	ldr	r6, [r0, #28]
 80078c0:	4604      	mov	r4, r0
 80078c2:	460d      	mov	r5, r1
 80078c4:	b976      	cbnz	r6, 80078e4 <_Balloc+0x28>
 80078c6:	2010      	movs	r0, #16
 80078c8:	f7ff ff42 	bl	8007750 <malloc>
 80078cc:	4602      	mov	r2, r0
 80078ce:	61e0      	str	r0, [r4, #28]
 80078d0:	b920      	cbnz	r0, 80078dc <_Balloc+0x20>
 80078d2:	216b      	movs	r1, #107	@ 0x6b
 80078d4:	4b17      	ldr	r3, [pc, #92]	@ (8007934 <_Balloc+0x78>)
 80078d6:	4818      	ldr	r0, [pc, #96]	@ (8007938 <_Balloc+0x7c>)
 80078d8:	f000 fdfa 	bl	80084d0 <__assert_func>
 80078dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078e0:	6006      	str	r6, [r0, #0]
 80078e2:	60c6      	str	r6, [r0, #12]
 80078e4:	69e6      	ldr	r6, [r4, #28]
 80078e6:	68f3      	ldr	r3, [r6, #12]
 80078e8:	b183      	cbz	r3, 800790c <_Balloc+0x50>
 80078ea:	69e3      	ldr	r3, [r4, #28]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80078f2:	b9b8      	cbnz	r0, 8007924 <_Balloc+0x68>
 80078f4:	2101      	movs	r1, #1
 80078f6:	fa01 f605 	lsl.w	r6, r1, r5
 80078fa:	1d72      	adds	r2, r6, #5
 80078fc:	4620      	mov	r0, r4
 80078fe:	0092      	lsls	r2, r2, #2
 8007900:	f000 fe04 	bl	800850c <_calloc_r>
 8007904:	b160      	cbz	r0, 8007920 <_Balloc+0x64>
 8007906:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800790a:	e00e      	b.n	800792a <_Balloc+0x6e>
 800790c:	2221      	movs	r2, #33	@ 0x21
 800790e:	2104      	movs	r1, #4
 8007910:	4620      	mov	r0, r4
 8007912:	f000 fdfb 	bl	800850c <_calloc_r>
 8007916:	69e3      	ldr	r3, [r4, #28]
 8007918:	60f0      	str	r0, [r6, #12]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e4      	bne.n	80078ea <_Balloc+0x2e>
 8007920:	2000      	movs	r0, #0
 8007922:	bd70      	pop	{r4, r5, r6, pc}
 8007924:	6802      	ldr	r2, [r0, #0]
 8007926:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800792a:	2300      	movs	r3, #0
 800792c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007930:	e7f7      	b.n	8007922 <_Balloc+0x66>
 8007932:	bf00      	nop
 8007934:	08008bc5 	.word	0x08008bc5
 8007938:	08008c45 	.word	0x08008c45

0800793c <_Bfree>:
 800793c:	b570      	push	{r4, r5, r6, lr}
 800793e:	69c6      	ldr	r6, [r0, #28]
 8007940:	4605      	mov	r5, r0
 8007942:	460c      	mov	r4, r1
 8007944:	b976      	cbnz	r6, 8007964 <_Bfree+0x28>
 8007946:	2010      	movs	r0, #16
 8007948:	f7ff ff02 	bl	8007750 <malloc>
 800794c:	4602      	mov	r2, r0
 800794e:	61e8      	str	r0, [r5, #28]
 8007950:	b920      	cbnz	r0, 800795c <_Bfree+0x20>
 8007952:	218f      	movs	r1, #143	@ 0x8f
 8007954:	4b08      	ldr	r3, [pc, #32]	@ (8007978 <_Bfree+0x3c>)
 8007956:	4809      	ldr	r0, [pc, #36]	@ (800797c <_Bfree+0x40>)
 8007958:	f000 fdba 	bl	80084d0 <__assert_func>
 800795c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007960:	6006      	str	r6, [r0, #0]
 8007962:	60c6      	str	r6, [r0, #12]
 8007964:	b13c      	cbz	r4, 8007976 <_Bfree+0x3a>
 8007966:	69eb      	ldr	r3, [r5, #28]
 8007968:	6862      	ldr	r2, [r4, #4]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007970:	6021      	str	r1, [r4, #0]
 8007972:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007976:	bd70      	pop	{r4, r5, r6, pc}
 8007978:	08008bc5 	.word	0x08008bc5
 800797c:	08008c45 	.word	0x08008c45

08007980 <__multadd>:
 8007980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007984:	4607      	mov	r7, r0
 8007986:	460c      	mov	r4, r1
 8007988:	461e      	mov	r6, r3
 800798a:	2000      	movs	r0, #0
 800798c:	690d      	ldr	r5, [r1, #16]
 800798e:	f101 0c14 	add.w	ip, r1, #20
 8007992:	f8dc 3000 	ldr.w	r3, [ip]
 8007996:	3001      	adds	r0, #1
 8007998:	b299      	uxth	r1, r3
 800799a:	fb02 6101 	mla	r1, r2, r1, r6
 800799e:	0c1e      	lsrs	r6, r3, #16
 80079a0:	0c0b      	lsrs	r3, r1, #16
 80079a2:	fb02 3306 	mla	r3, r2, r6, r3
 80079a6:	b289      	uxth	r1, r1
 80079a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079ac:	4285      	cmp	r5, r0
 80079ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079b2:	f84c 1b04 	str.w	r1, [ip], #4
 80079b6:	dcec      	bgt.n	8007992 <__multadd+0x12>
 80079b8:	b30e      	cbz	r6, 80079fe <__multadd+0x7e>
 80079ba:	68a3      	ldr	r3, [r4, #8]
 80079bc:	42ab      	cmp	r3, r5
 80079be:	dc19      	bgt.n	80079f4 <__multadd+0x74>
 80079c0:	6861      	ldr	r1, [r4, #4]
 80079c2:	4638      	mov	r0, r7
 80079c4:	3101      	adds	r1, #1
 80079c6:	f7ff ff79 	bl	80078bc <_Balloc>
 80079ca:	4680      	mov	r8, r0
 80079cc:	b928      	cbnz	r0, 80079da <__multadd+0x5a>
 80079ce:	4602      	mov	r2, r0
 80079d0:	21ba      	movs	r1, #186	@ 0xba
 80079d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007a04 <__multadd+0x84>)
 80079d4:	480c      	ldr	r0, [pc, #48]	@ (8007a08 <__multadd+0x88>)
 80079d6:	f000 fd7b 	bl	80084d0 <__assert_func>
 80079da:	6922      	ldr	r2, [r4, #16]
 80079dc:	f104 010c 	add.w	r1, r4, #12
 80079e0:	3202      	adds	r2, #2
 80079e2:	0092      	lsls	r2, r2, #2
 80079e4:	300c      	adds	r0, #12
 80079e6:	f000 fd65 	bl	80084b4 <memcpy>
 80079ea:	4621      	mov	r1, r4
 80079ec:	4638      	mov	r0, r7
 80079ee:	f7ff ffa5 	bl	800793c <_Bfree>
 80079f2:	4644      	mov	r4, r8
 80079f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80079f8:	3501      	adds	r5, #1
 80079fa:	615e      	str	r6, [r3, #20]
 80079fc:	6125      	str	r5, [r4, #16]
 80079fe:	4620      	mov	r0, r4
 8007a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a04:	08008c34 	.word	0x08008c34
 8007a08:	08008c45 	.word	0x08008c45

08007a0c <__hi0bits>:
 8007a0c:	4603      	mov	r3, r0
 8007a0e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a12:	bf3a      	itte	cc
 8007a14:	0403      	lslcc	r3, r0, #16
 8007a16:	2010      	movcc	r0, #16
 8007a18:	2000      	movcs	r0, #0
 8007a1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a1e:	bf3c      	itt	cc
 8007a20:	021b      	lslcc	r3, r3, #8
 8007a22:	3008      	addcc	r0, #8
 8007a24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a28:	bf3c      	itt	cc
 8007a2a:	011b      	lslcc	r3, r3, #4
 8007a2c:	3004      	addcc	r0, #4
 8007a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a32:	bf3c      	itt	cc
 8007a34:	009b      	lslcc	r3, r3, #2
 8007a36:	3002      	addcc	r0, #2
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	db05      	blt.n	8007a48 <__hi0bits+0x3c>
 8007a3c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a40:	f100 0001 	add.w	r0, r0, #1
 8007a44:	bf08      	it	eq
 8007a46:	2020      	moveq	r0, #32
 8007a48:	4770      	bx	lr

08007a4a <__lo0bits>:
 8007a4a:	6803      	ldr	r3, [r0, #0]
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	f013 0007 	ands.w	r0, r3, #7
 8007a52:	d00b      	beq.n	8007a6c <__lo0bits+0x22>
 8007a54:	07d9      	lsls	r1, r3, #31
 8007a56:	d421      	bmi.n	8007a9c <__lo0bits+0x52>
 8007a58:	0798      	lsls	r0, r3, #30
 8007a5a:	bf49      	itett	mi
 8007a5c:	085b      	lsrmi	r3, r3, #1
 8007a5e:	089b      	lsrpl	r3, r3, #2
 8007a60:	2001      	movmi	r0, #1
 8007a62:	6013      	strmi	r3, [r2, #0]
 8007a64:	bf5c      	itt	pl
 8007a66:	2002      	movpl	r0, #2
 8007a68:	6013      	strpl	r3, [r2, #0]
 8007a6a:	4770      	bx	lr
 8007a6c:	b299      	uxth	r1, r3
 8007a6e:	b909      	cbnz	r1, 8007a74 <__lo0bits+0x2a>
 8007a70:	2010      	movs	r0, #16
 8007a72:	0c1b      	lsrs	r3, r3, #16
 8007a74:	b2d9      	uxtb	r1, r3
 8007a76:	b909      	cbnz	r1, 8007a7c <__lo0bits+0x32>
 8007a78:	3008      	adds	r0, #8
 8007a7a:	0a1b      	lsrs	r3, r3, #8
 8007a7c:	0719      	lsls	r1, r3, #28
 8007a7e:	bf04      	itt	eq
 8007a80:	091b      	lsreq	r3, r3, #4
 8007a82:	3004      	addeq	r0, #4
 8007a84:	0799      	lsls	r1, r3, #30
 8007a86:	bf04      	itt	eq
 8007a88:	089b      	lsreq	r3, r3, #2
 8007a8a:	3002      	addeq	r0, #2
 8007a8c:	07d9      	lsls	r1, r3, #31
 8007a8e:	d403      	bmi.n	8007a98 <__lo0bits+0x4e>
 8007a90:	085b      	lsrs	r3, r3, #1
 8007a92:	f100 0001 	add.w	r0, r0, #1
 8007a96:	d003      	beq.n	8007aa0 <__lo0bits+0x56>
 8007a98:	6013      	str	r3, [r2, #0]
 8007a9a:	4770      	bx	lr
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	4770      	bx	lr
 8007aa0:	2020      	movs	r0, #32
 8007aa2:	4770      	bx	lr

08007aa4 <__i2b>:
 8007aa4:	b510      	push	{r4, lr}
 8007aa6:	460c      	mov	r4, r1
 8007aa8:	2101      	movs	r1, #1
 8007aaa:	f7ff ff07 	bl	80078bc <_Balloc>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	b928      	cbnz	r0, 8007abe <__i2b+0x1a>
 8007ab2:	f240 1145 	movw	r1, #325	@ 0x145
 8007ab6:	4b04      	ldr	r3, [pc, #16]	@ (8007ac8 <__i2b+0x24>)
 8007ab8:	4804      	ldr	r0, [pc, #16]	@ (8007acc <__i2b+0x28>)
 8007aba:	f000 fd09 	bl	80084d0 <__assert_func>
 8007abe:	2301      	movs	r3, #1
 8007ac0:	6144      	str	r4, [r0, #20]
 8007ac2:	6103      	str	r3, [r0, #16]
 8007ac4:	bd10      	pop	{r4, pc}
 8007ac6:	bf00      	nop
 8007ac8:	08008c34 	.word	0x08008c34
 8007acc:	08008c45 	.word	0x08008c45

08007ad0 <__multiply>:
 8007ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ad4:	4614      	mov	r4, r2
 8007ad6:	690a      	ldr	r2, [r1, #16]
 8007ad8:	6923      	ldr	r3, [r4, #16]
 8007ada:	460f      	mov	r7, r1
 8007adc:	429a      	cmp	r2, r3
 8007ade:	bfa2      	ittt	ge
 8007ae0:	4623      	movge	r3, r4
 8007ae2:	460c      	movge	r4, r1
 8007ae4:	461f      	movge	r7, r3
 8007ae6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007aea:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007aee:	68a3      	ldr	r3, [r4, #8]
 8007af0:	6861      	ldr	r1, [r4, #4]
 8007af2:	eb0a 0609 	add.w	r6, sl, r9
 8007af6:	42b3      	cmp	r3, r6
 8007af8:	b085      	sub	sp, #20
 8007afa:	bfb8      	it	lt
 8007afc:	3101      	addlt	r1, #1
 8007afe:	f7ff fedd 	bl	80078bc <_Balloc>
 8007b02:	b930      	cbnz	r0, 8007b12 <__multiply+0x42>
 8007b04:	4602      	mov	r2, r0
 8007b06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b0a:	4b43      	ldr	r3, [pc, #268]	@ (8007c18 <__multiply+0x148>)
 8007b0c:	4843      	ldr	r0, [pc, #268]	@ (8007c1c <__multiply+0x14c>)
 8007b0e:	f000 fcdf 	bl	80084d0 <__assert_func>
 8007b12:	f100 0514 	add.w	r5, r0, #20
 8007b16:	462b      	mov	r3, r5
 8007b18:	2200      	movs	r2, #0
 8007b1a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b1e:	4543      	cmp	r3, r8
 8007b20:	d321      	bcc.n	8007b66 <__multiply+0x96>
 8007b22:	f107 0114 	add.w	r1, r7, #20
 8007b26:	f104 0214 	add.w	r2, r4, #20
 8007b2a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b2e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b32:	9302      	str	r3, [sp, #8]
 8007b34:	1b13      	subs	r3, r2, r4
 8007b36:	3b15      	subs	r3, #21
 8007b38:	f023 0303 	bic.w	r3, r3, #3
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	f104 0715 	add.w	r7, r4, #21
 8007b42:	42ba      	cmp	r2, r7
 8007b44:	bf38      	it	cc
 8007b46:	2304      	movcc	r3, #4
 8007b48:	9301      	str	r3, [sp, #4]
 8007b4a:	9b02      	ldr	r3, [sp, #8]
 8007b4c:	9103      	str	r1, [sp, #12]
 8007b4e:	428b      	cmp	r3, r1
 8007b50:	d80c      	bhi.n	8007b6c <__multiply+0x9c>
 8007b52:	2e00      	cmp	r6, #0
 8007b54:	dd03      	ble.n	8007b5e <__multiply+0x8e>
 8007b56:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d05a      	beq.n	8007c14 <__multiply+0x144>
 8007b5e:	6106      	str	r6, [r0, #16]
 8007b60:	b005      	add	sp, #20
 8007b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b66:	f843 2b04 	str.w	r2, [r3], #4
 8007b6a:	e7d8      	b.n	8007b1e <__multiply+0x4e>
 8007b6c:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b70:	f1ba 0f00 	cmp.w	sl, #0
 8007b74:	d023      	beq.n	8007bbe <__multiply+0xee>
 8007b76:	46a9      	mov	r9, r5
 8007b78:	f04f 0c00 	mov.w	ip, #0
 8007b7c:	f104 0e14 	add.w	lr, r4, #20
 8007b80:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b84:	f8d9 3000 	ldr.w	r3, [r9]
 8007b88:	fa1f fb87 	uxth.w	fp, r7
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	fb0a 330b 	mla	r3, sl, fp, r3
 8007b92:	4463      	add	r3, ip
 8007b94:	f8d9 c000 	ldr.w	ip, [r9]
 8007b98:	0c3f      	lsrs	r7, r7, #16
 8007b9a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007b9e:	fb0a c707 	mla	r7, sl, r7, ip
 8007ba2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007bac:	4572      	cmp	r2, lr
 8007bae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bb2:	f849 3b04 	str.w	r3, [r9], #4
 8007bb6:	d8e3      	bhi.n	8007b80 <__multiply+0xb0>
 8007bb8:	9b01      	ldr	r3, [sp, #4]
 8007bba:	f845 c003 	str.w	ip, [r5, r3]
 8007bbe:	9b03      	ldr	r3, [sp, #12]
 8007bc0:	3104      	adds	r1, #4
 8007bc2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bc6:	f1b9 0f00 	cmp.w	r9, #0
 8007bca:	d021      	beq.n	8007c10 <__multiply+0x140>
 8007bcc:	46ae      	mov	lr, r5
 8007bce:	f04f 0a00 	mov.w	sl, #0
 8007bd2:	682b      	ldr	r3, [r5, #0]
 8007bd4:	f104 0c14 	add.w	ip, r4, #20
 8007bd8:	f8bc b000 	ldrh.w	fp, [ip]
 8007bdc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	fb09 770b 	mla	r7, r9, fp, r7
 8007be6:	4457      	add	r7, sl
 8007be8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007bec:	f84e 3b04 	str.w	r3, [lr], #4
 8007bf0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007bf4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bf8:	f8be 3000 	ldrh.w	r3, [lr]
 8007bfc:	4562      	cmp	r2, ip
 8007bfe:	fb09 330a 	mla	r3, r9, sl, r3
 8007c02:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c0a:	d8e5      	bhi.n	8007bd8 <__multiply+0x108>
 8007c0c:	9f01      	ldr	r7, [sp, #4]
 8007c0e:	51eb      	str	r3, [r5, r7]
 8007c10:	3504      	adds	r5, #4
 8007c12:	e79a      	b.n	8007b4a <__multiply+0x7a>
 8007c14:	3e01      	subs	r6, #1
 8007c16:	e79c      	b.n	8007b52 <__multiply+0x82>
 8007c18:	08008c34 	.word	0x08008c34
 8007c1c:	08008c45 	.word	0x08008c45

08007c20 <__pow5mult>:
 8007c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c24:	4615      	mov	r5, r2
 8007c26:	f012 0203 	ands.w	r2, r2, #3
 8007c2a:	4607      	mov	r7, r0
 8007c2c:	460e      	mov	r6, r1
 8007c2e:	d007      	beq.n	8007c40 <__pow5mult+0x20>
 8007c30:	4c25      	ldr	r4, [pc, #148]	@ (8007cc8 <__pow5mult+0xa8>)
 8007c32:	3a01      	subs	r2, #1
 8007c34:	2300      	movs	r3, #0
 8007c36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c3a:	f7ff fea1 	bl	8007980 <__multadd>
 8007c3e:	4606      	mov	r6, r0
 8007c40:	10ad      	asrs	r5, r5, #2
 8007c42:	d03d      	beq.n	8007cc0 <__pow5mult+0xa0>
 8007c44:	69fc      	ldr	r4, [r7, #28]
 8007c46:	b97c      	cbnz	r4, 8007c68 <__pow5mult+0x48>
 8007c48:	2010      	movs	r0, #16
 8007c4a:	f7ff fd81 	bl	8007750 <malloc>
 8007c4e:	4602      	mov	r2, r0
 8007c50:	61f8      	str	r0, [r7, #28]
 8007c52:	b928      	cbnz	r0, 8007c60 <__pow5mult+0x40>
 8007c54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c58:	4b1c      	ldr	r3, [pc, #112]	@ (8007ccc <__pow5mult+0xac>)
 8007c5a:	481d      	ldr	r0, [pc, #116]	@ (8007cd0 <__pow5mult+0xb0>)
 8007c5c:	f000 fc38 	bl	80084d0 <__assert_func>
 8007c60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c64:	6004      	str	r4, [r0, #0]
 8007c66:	60c4      	str	r4, [r0, #12]
 8007c68:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c70:	b94c      	cbnz	r4, 8007c86 <__pow5mult+0x66>
 8007c72:	f240 2171 	movw	r1, #625	@ 0x271
 8007c76:	4638      	mov	r0, r7
 8007c78:	f7ff ff14 	bl	8007aa4 <__i2b>
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	4604      	mov	r4, r0
 8007c80:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c84:	6003      	str	r3, [r0, #0]
 8007c86:	f04f 0900 	mov.w	r9, #0
 8007c8a:	07eb      	lsls	r3, r5, #31
 8007c8c:	d50a      	bpl.n	8007ca4 <__pow5mult+0x84>
 8007c8e:	4631      	mov	r1, r6
 8007c90:	4622      	mov	r2, r4
 8007c92:	4638      	mov	r0, r7
 8007c94:	f7ff ff1c 	bl	8007ad0 <__multiply>
 8007c98:	4680      	mov	r8, r0
 8007c9a:	4631      	mov	r1, r6
 8007c9c:	4638      	mov	r0, r7
 8007c9e:	f7ff fe4d 	bl	800793c <_Bfree>
 8007ca2:	4646      	mov	r6, r8
 8007ca4:	106d      	asrs	r5, r5, #1
 8007ca6:	d00b      	beq.n	8007cc0 <__pow5mult+0xa0>
 8007ca8:	6820      	ldr	r0, [r4, #0]
 8007caa:	b938      	cbnz	r0, 8007cbc <__pow5mult+0x9c>
 8007cac:	4622      	mov	r2, r4
 8007cae:	4621      	mov	r1, r4
 8007cb0:	4638      	mov	r0, r7
 8007cb2:	f7ff ff0d 	bl	8007ad0 <__multiply>
 8007cb6:	6020      	str	r0, [r4, #0]
 8007cb8:	f8c0 9000 	str.w	r9, [r0]
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	e7e4      	b.n	8007c8a <__pow5mult+0x6a>
 8007cc0:	4630      	mov	r0, r6
 8007cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cc6:	bf00      	nop
 8007cc8:	08008ca0 	.word	0x08008ca0
 8007ccc:	08008bc5 	.word	0x08008bc5
 8007cd0:	08008c45 	.word	0x08008c45

08007cd4 <__lshift>:
 8007cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cd8:	460c      	mov	r4, r1
 8007cda:	4607      	mov	r7, r0
 8007cdc:	4691      	mov	r9, r2
 8007cde:	6923      	ldr	r3, [r4, #16]
 8007ce0:	6849      	ldr	r1, [r1, #4]
 8007ce2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007ce6:	68a3      	ldr	r3, [r4, #8]
 8007ce8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cec:	f108 0601 	add.w	r6, r8, #1
 8007cf0:	42b3      	cmp	r3, r6
 8007cf2:	db0b      	blt.n	8007d0c <__lshift+0x38>
 8007cf4:	4638      	mov	r0, r7
 8007cf6:	f7ff fde1 	bl	80078bc <_Balloc>
 8007cfa:	4605      	mov	r5, r0
 8007cfc:	b948      	cbnz	r0, 8007d12 <__lshift+0x3e>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d04:	4b27      	ldr	r3, [pc, #156]	@ (8007da4 <__lshift+0xd0>)
 8007d06:	4828      	ldr	r0, [pc, #160]	@ (8007da8 <__lshift+0xd4>)
 8007d08:	f000 fbe2 	bl	80084d0 <__assert_func>
 8007d0c:	3101      	adds	r1, #1
 8007d0e:	005b      	lsls	r3, r3, #1
 8007d10:	e7ee      	b.n	8007cf0 <__lshift+0x1c>
 8007d12:	2300      	movs	r3, #0
 8007d14:	f100 0114 	add.w	r1, r0, #20
 8007d18:	f100 0210 	add.w	r2, r0, #16
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	4553      	cmp	r3, sl
 8007d20:	db33      	blt.n	8007d8a <__lshift+0xb6>
 8007d22:	6920      	ldr	r0, [r4, #16]
 8007d24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d28:	f104 0314 	add.w	r3, r4, #20
 8007d2c:	f019 091f 	ands.w	r9, r9, #31
 8007d30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d38:	d02b      	beq.n	8007d92 <__lshift+0xbe>
 8007d3a:	468a      	mov	sl, r1
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f1c9 0e20 	rsb	lr, r9, #32
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	fa00 f009 	lsl.w	r0, r0, r9
 8007d48:	4310      	orrs	r0, r2
 8007d4a:	f84a 0b04 	str.w	r0, [sl], #4
 8007d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d52:	459c      	cmp	ip, r3
 8007d54:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d58:	d8f3      	bhi.n	8007d42 <__lshift+0x6e>
 8007d5a:	ebac 0304 	sub.w	r3, ip, r4
 8007d5e:	3b15      	subs	r3, #21
 8007d60:	f023 0303 	bic.w	r3, r3, #3
 8007d64:	3304      	adds	r3, #4
 8007d66:	f104 0015 	add.w	r0, r4, #21
 8007d6a:	4584      	cmp	ip, r0
 8007d6c:	bf38      	it	cc
 8007d6e:	2304      	movcc	r3, #4
 8007d70:	50ca      	str	r2, [r1, r3]
 8007d72:	b10a      	cbz	r2, 8007d78 <__lshift+0xa4>
 8007d74:	f108 0602 	add.w	r6, r8, #2
 8007d78:	3e01      	subs	r6, #1
 8007d7a:	4638      	mov	r0, r7
 8007d7c:	4621      	mov	r1, r4
 8007d7e:	612e      	str	r6, [r5, #16]
 8007d80:	f7ff fddc 	bl	800793c <_Bfree>
 8007d84:	4628      	mov	r0, r5
 8007d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d8a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007d8e:	3301      	adds	r3, #1
 8007d90:	e7c5      	b.n	8007d1e <__lshift+0x4a>
 8007d92:	3904      	subs	r1, #4
 8007d94:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d98:	459c      	cmp	ip, r3
 8007d9a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d9e:	d8f9      	bhi.n	8007d94 <__lshift+0xc0>
 8007da0:	e7ea      	b.n	8007d78 <__lshift+0xa4>
 8007da2:	bf00      	nop
 8007da4:	08008c34 	.word	0x08008c34
 8007da8:	08008c45 	.word	0x08008c45

08007dac <__mcmp>:
 8007dac:	4603      	mov	r3, r0
 8007dae:	690a      	ldr	r2, [r1, #16]
 8007db0:	6900      	ldr	r0, [r0, #16]
 8007db2:	b530      	push	{r4, r5, lr}
 8007db4:	1a80      	subs	r0, r0, r2
 8007db6:	d10e      	bne.n	8007dd6 <__mcmp+0x2a>
 8007db8:	3314      	adds	r3, #20
 8007dba:	3114      	adds	r1, #20
 8007dbc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007dc0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007dc4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007dc8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007dcc:	4295      	cmp	r5, r2
 8007dce:	d003      	beq.n	8007dd8 <__mcmp+0x2c>
 8007dd0:	d205      	bcs.n	8007dde <__mcmp+0x32>
 8007dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd6:	bd30      	pop	{r4, r5, pc}
 8007dd8:	42a3      	cmp	r3, r4
 8007dda:	d3f3      	bcc.n	8007dc4 <__mcmp+0x18>
 8007ddc:	e7fb      	b.n	8007dd6 <__mcmp+0x2a>
 8007dde:	2001      	movs	r0, #1
 8007de0:	e7f9      	b.n	8007dd6 <__mcmp+0x2a>
	...

08007de4 <__mdiff>:
 8007de4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de8:	4689      	mov	r9, r1
 8007dea:	4606      	mov	r6, r0
 8007dec:	4611      	mov	r1, r2
 8007dee:	4648      	mov	r0, r9
 8007df0:	4614      	mov	r4, r2
 8007df2:	f7ff ffdb 	bl	8007dac <__mcmp>
 8007df6:	1e05      	subs	r5, r0, #0
 8007df8:	d112      	bne.n	8007e20 <__mdiff+0x3c>
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7ff fd5d 	bl	80078bc <_Balloc>
 8007e02:	4602      	mov	r2, r0
 8007e04:	b928      	cbnz	r0, 8007e12 <__mdiff+0x2e>
 8007e06:	f240 2137 	movw	r1, #567	@ 0x237
 8007e0a:	4b3e      	ldr	r3, [pc, #248]	@ (8007f04 <__mdiff+0x120>)
 8007e0c:	483e      	ldr	r0, [pc, #248]	@ (8007f08 <__mdiff+0x124>)
 8007e0e:	f000 fb5f 	bl	80084d0 <__assert_func>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e18:	4610      	mov	r0, r2
 8007e1a:	b003      	add	sp, #12
 8007e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e20:	bfbc      	itt	lt
 8007e22:	464b      	movlt	r3, r9
 8007e24:	46a1      	movlt	r9, r4
 8007e26:	4630      	mov	r0, r6
 8007e28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e2c:	bfba      	itte	lt
 8007e2e:	461c      	movlt	r4, r3
 8007e30:	2501      	movlt	r5, #1
 8007e32:	2500      	movge	r5, #0
 8007e34:	f7ff fd42 	bl	80078bc <_Balloc>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	b918      	cbnz	r0, 8007e44 <__mdiff+0x60>
 8007e3c:	f240 2145 	movw	r1, #581	@ 0x245
 8007e40:	4b30      	ldr	r3, [pc, #192]	@ (8007f04 <__mdiff+0x120>)
 8007e42:	e7e3      	b.n	8007e0c <__mdiff+0x28>
 8007e44:	f100 0b14 	add.w	fp, r0, #20
 8007e48:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e4c:	f109 0310 	add.w	r3, r9, #16
 8007e50:	60c5      	str	r5, [r0, #12]
 8007e52:	f04f 0c00 	mov.w	ip, #0
 8007e56:	f109 0514 	add.w	r5, r9, #20
 8007e5a:	46d9      	mov	r9, fp
 8007e5c:	6926      	ldr	r6, [r4, #16]
 8007e5e:	f104 0e14 	add.w	lr, r4, #20
 8007e62:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e66:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e6a:	9301      	str	r3, [sp, #4]
 8007e6c:	9b01      	ldr	r3, [sp, #4]
 8007e6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e72:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e76:	b281      	uxth	r1, r0
 8007e78:	9301      	str	r3, [sp, #4]
 8007e7a:	fa1f f38a 	uxth.w	r3, sl
 8007e7e:	1a5b      	subs	r3, r3, r1
 8007e80:	0c00      	lsrs	r0, r0, #16
 8007e82:	4463      	add	r3, ip
 8007e84:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007e88:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007e92:	4576      	cmp	r6, lr
 8007e94:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e98:	f849 3b04 	str.w	r3, [r9], #4
 8007e9c:	d8e6      	bhi.n	8007e6c <__mdiff+0x88>
 8007e9e:	1b33      	subs	r3, r6, r4
 8007ea0:	3b15      	subs	r3, #21
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	3415      	adds	r4, #21
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	42a6      	cmp	r6, r4
 8007eac:	bf38      	it	cc
 8007eae:	2304      	movcc	r3, #4
 8007eb0:	441d      	add	r5, r3
 8007eb2:	445b      	add	r3, fp
 8007eb4:	461e      	mov	r6, r3
 8007eb6:	462c      	mov	r4, r5
 8007eb8:	4544      	cmp	r4, r8
 8007eba:	d30e      	bcc.n	8007eda <__mdiff+0xf6>
 8007ebc:	f108 0103 	add.w	r1, r8, #3
 8007ec0:	1b49      	subs	r1, r1, r5
 8007ec2:	f021 0103 	bic.w	r1, r1, #3
 8007ec6:	3d03      	subs	r5, #3
 8007ec8:	45a8      	cmp	r8, r5
 8007eca:	bf38      	it	cc
 8007ecc:	2100      	movcc	r1, #0
 8007ece:	440b      	add	r3, r1
 8007ed0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ed4:	b199      	cbz	r1, 8007efe <__mdiff+0x11a>
 8007ed6:	6117      	str	r7, [r2, #16]
 8007ed8:	e79e      	b.n	8007e18 <__mdiff+0x34>
 8007eda:	46e6      	mov	lr, ip
 8007edc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ee0:	fa1f fc81 	uxth.w	ip, r1
 8007ee4:	44f4      	add	ip, lr
 8007ee6:	0c08      	lsrs	r0, r1, #16
 8007ee8:	4471      	add	r1, lr
 8007eea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007eee:	b289      	uxth	r1, r1
 8007ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007ef4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ef8:	f846 1b04 	str.w	r1, [r6], #4
 8007efc:	e7dc      	b.n	8007eb8 <__mdiff+0xd4>
 8007efe:	3f01      	subs	r7, #1
 8007f00:	e7e6      	b.n	8007ed0 <__mdiff+0xec>
 8007f02:	bf00      	nop
 8007f04:	08008c34 	.word	0x08008c34
 8007f08:	08008c45 	.word	0x08008c45

08007f0c <__d2b>:
 8007f0c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007f10:	2101      	movs	r1, #1
 8007f12:	4690      	mov	r8, r2
 8007f14:	4699      	mov	r9, r3
 8007f16:	9e08      	ldr	r6, [sp, #32]
 8007f18:	f7ff fcd0 	bl	80078bc <_Balloc>
 8007f1c:	4604      	mov	r4, r0
 8007f1e:	b930      	cbnz	r0, 8007f2e <__d2b+0x22>
 8007f20:	4602      	mov	r2, r0
 8007f22:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f26:	4b23      	ldr	r3, [pc, #140]	@ (8007fb4 <__d2b+0xa8>)
 8007f28:	4823      	ldr	r0, [pc, #140]	@ (8007fb8 <__d2b+0xac>)
 8007f2a:	f000 fad1 	bl	80084d0 <__assert_func>
 8007f2e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f32:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f36:	b10d      	cbz	r5, 8007f3c <__d2b+0x30>
 8007f38:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f3c:	9301      	str	r3, [sp, #4]
 8007f3e:	f1b8 0300 	subs.w	r3, r8, #0
 8007f42:	d024      	beq.n	8007f8e <__d2b+0x82>
 8007f44:	4668      	mov	r0, sp
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	f7ff fd7f 	bl	8007a4a <__lo0bits>
 8007f4c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f50:	b1d8      	cbz	r0, 8007f8a <__d2b+0x7e>
 8007f52:	f1c0 0320 	rsb	r3, r0, #32
 8007f56:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5a:	430b      	orrs	r3, r1
 8007f5c:	40c2      	lsrs	r2, r0
 8007f5e:	6163      	str	r3, [r4, #20]
 8007f60:	9201      	str	r2, [sp, #4]
 8007f62:	9b01      	ldr	r3, [sp, #4]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	bf0c      	ite	eq
 8007f68:	2201      	moveq	r2, #1
 8007f6a:	2202      	movne	r2, #2
 8007f6c:	61a3      	str	r3, [r4, #24]
 8007f6e:	6122      	str	r2, [r4, #16]
 8007f70:	b1ad      	cbz	r5, 8007f9e <__d2b+0x92>
 8007f72:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f76:	4405      	add	r5, r0
 8007f78:	6035      	str	r5, [r6, #0]
 8007f7a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f80:	6018      	str	r0, [r3, #0]
 8007f82:	4620      	mov	r0, r4
 8007f84:	b002      	add	sp, #8
 8007f86:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007f8a:	6161      	str	r1, [r4, #20]
 8007f8c:	e7e9      	b.n	8007f62 <__d2b+0x56>
 8007f8e:	a801      	add	r0, sp, #4
 8007f90:	f7ff fd5b 	bl	8007a4a <__lo0bits>
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	6163      	str	r3, [r4, #20]
 8007f9a:	3020      	adds	r0, #32
 8007f9c:	e7e7      	b.n	8007f6e <__d2b+0x62>
 8007f9e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007fa2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007fa6:	6030      	str	r0, [r6, #0]
 8007fa8:	6918      	ldr	r0, [r3, #16]
 8007faa:	f7ff fd2f 	bl	8007a0c <__hi0bits>
 8007fae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007fb2:	e7e4      	b.n	8007f7e <__d2b+0x72>
 8007fb4:	08008c34 	.word	0x08008c34
 8007fb8:	08008c45 	.word	0x08008c45

08007fbc <__sfputc_r>:
 8007fbc:	6893      	ldr	r3, [r2, #8]
 8007fbe:	b410      	push	{r4}
 8007fc0:	3b01      	subs	r3, #1
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	6093      	str	r3, [r2, #8]
 8007fc6:	da07      	bge.n	8007fd8 <__sfputc_r+0x1c>
 8007fc8:	6994      	ldr	r4, [r2, #24]
 8007fca:	42a3      	cmp	r3, r4
 8007fcc:	db01      	blt.n	8007fd2 <__sfputc_r+0x16>
 8007fce:	290a      	cmp	r1, #10
 8007fd0:	d102      	bne.n	8007fd8 <__sfputc_r+0x1c>
 8007fd2:	bc10      	pop	{r4}
 8007fd4:	f7fe bc01 	b.w	80067da <__swbuf_r>
 8007fd8:	6813      	ldr	r3, [r2, #0]
 8007fda:	1c58      	adds	r0, r3, #1
 8007fdc:	6010      	str	r0, [r2, #0]
 8007fde:	7019      	strb	r1, [r3, #0]
 8007fe0:	4608      	mov	r0, r1
 8007fe2:	bc10      	pop	{r4}
 8007fe4:	4770      	bx	lr

08007fe6 <__sfputs_r>:
 8007fe6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe8:	4606      	mov	r6, r0
 8007fea:	460f      	mov	r7, r1
 8007fec:	4614      	mov	r4, r2
 8007fee:	18d5      	adds	r5, r2, r3
 8007ff0:	42ac      	cmp	r4, r5
 8007ff2:	d101      	bne.n	8007ff8 <__sfputs_r+0x12>
 8007ff4:	2000      	movs	r0, #0
 8007ff6:	e007      	b.n	8008008 <__sfputs_r+0x22>
 8007ff8:	463a      	mov	r2, r7
 8007ffa:	4630      	mov	r0, r6
 8007ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008000:	f7ff ffdc 	bl	8007fbc <__sfputc_r>
 8008004:	1c43      	adds	r3, r0, #1
 8008006:	d1f3      	bne.n	8007ff0 <__sfputs_r+0xa>
 8008008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800800c <_vfiprintf_r>:
 800800c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008010:	460d      	mov	r5, r1
 8008012:	4614      	mov	r4, r2
 8008014:	4698      	mov	r8, r3
 8008016:	4606      	mov	r6, r0
 8008018:	b09d      	sub	sp, #116	@ 0x74
 800801a:	b118      	cbz	r0, 8008024 <_vfiprintf_r+0x18>
 800801c:	6a03      	ldr	r3, [r0, #32]
 800801e:	b90b      	cbnz	r3, 8008024 <_vfiprintf_r+0x18>
 8008020:	f7fe fb50 	bl	80066c4 <__sinit>
 8008024:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008026:	07d9      	lsls	r1, r3, #31
 8008028:	d405      	bmi.n	8008036 <_vfiprintf_r+0x2a>
 800802a:	89ab      	ldrh	r3, [r5, #12]
 800802c:	059a      	lsls	r2, r3, #22
 800802e:	d402      	bmi.n	8008036 <_vfiprintf_r+0x2a>
 8008030:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008032:	f7fe fce4 	bl	80069fe <__retarget_lock_acquire_recursive>
 8008036:	89ab      	ldrh	r3, [r5, #12]
 8008038:	071b      	lsls	r3, r3, #28
 800803a:	d501      	bpl.n	8008040 <_vfiprintf_r+0x34>
 800803c:	692b      	ldr	r3, [r5, #16]
 800803e:	b99b      	cbnz	r3, 8008068 <_vfiprintf_r+0x5c>
 8008040:	4629      	mov	r1, r5
 8008042:	4630      	mov	r0, r6
 8008044:	f7fe fc08 	bl	8006858 <__swsetup_r>
 8008048:	b170      	cbz	r0, 8008068 <_vfiprintf_r+0x5c>
 800804a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800804c:	07dc      	lsls	r4, r3, #31
 800804e:	d504      	bpl.n	800805a <_vfiprintf_r+0x4e>
 8008050:	f04f 30ff 	mov.w	r0, #4294967295
 8008054:	b01d      	add	sp, #116	@ 0x74
 8008056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800805a:	89ab      	ldrh	r3, [r5, #12]
 800805c:	0598      	lsls	r0, r3, #22
 800805e:	d4f7      	bmi.n	8008050 <_vfiprintf_r+0x44>
 8008060:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008062:	f7fe fccd 	bl	8006a00 <__retarget_lock_release_recursive>
 8008066:	e7f3      	b.n	8008050 <_vfiprintf_r+0x44>
 8008068:	2300      	movs	r3, #0
 800806a:	9309      	str	r3, [sp, #36]	@ 0x24
 800806c:	2320      	movs	r3, #32
 800806e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008072:	2330      	movs	r3, #48	@ 0x30
 8008074:	f04f 0901 	mov.w	r9, #1
 8008078:	f8cd 800c 	str.w	r8, [sp, #12]
 800807c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008228 <_vfiprintf_r+0x21c>
 8008080:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008084:	4623      	mov	r3, r4
 8008086:	469a      	mov	sl, r3
 8008088:	f813 2b01 	ldrb.w	r2, [r3], #1
 800808c:	b10a      	cbz	r2, 8008092 <_vfiprintf_r+0x86>
 800808e:	2a25      	cmp	r2, #37	@ 0x25
 8008090:	d1f9      	bne.n	8008086 <_vfiprintf_r+0x7a>
 8008092:	ebba 0b04 	subs.w	fp, sl, r4
 8008096:	d00b      	beq.n	80080b0 <_vfiprintf_r+0xa4>
 8008098:	465b      	mov	r3, fp
 800809a:	4622      	mov	r2, r4
 800809c:	4629      	mov	r1, r5
 800809e:	4630      	mov	r0, r6
 80080a0:	f7ff ffa1 	bl	8007fe6 <__sfputs_r>
 80080a4:	3001      	adds	r0, #1
 80080a6:	f000 80a7 	beq.w	80081f8 <_vfiprintf_r+0x1ec>
 80080aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80080ac:	445a      	add	r2, fp
 80080ae:	9209      	str	r2, [sp, #36]	@ 0x24
 80080b0:	f89a 3000 	ldrb.w	r3, [sl]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	f000 809f 	beq.w	80081f8 <_vfiprintf_r+0x1ec>
 80080ba:	2300      	movs	r3, #0
 80080bc:	f04f 32ff 	mov.w	r2, #4294967295
 80080c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80080c4:	f10a 0a01 	add.w	sl, sl, #1
 80080c8:	9304      	str	r3, [sp, #16]
 80080ca:	9307      	str	r3, [sp, #28]
 80080cc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80080d0:	931a      	str	r3, [sp, #104]	@ 0x68
 80080d2:	4654      	mov	r4, sl
 80080d4:	2205      	movs	r2, #5
 80080d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080da:	4853      	ldr	r0, [pc, #332]	@ (8008228 <_vfiprintf_r+0x21c>)
 80080dc:	f7fe fc91 	bl	8006a02 <memchr>
 80080e0:	9a04      	ldr	r2, [sp, #16]
 80080e2:	b9d8      	cbnz	r0, 800811c <_vfiprintf_r+0x110>
 80080e4:	06d1      	lsls	r1, r2, #27
 80080e6:	bf44      	itt	mi
 80080e8:	2320      	movmi	r3, #32
 80080ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080ee:	0713      	lsls	r3, r2, #28
 80080f0:	bf44      	itt	mi
 80080f2:	232b      	movmi	r3, #43	@ 0x2b
 80080f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80080f8:	f89a 3000 	ldrb.w	r3, [sl]
 80080fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80080fe:	d015      	beq.n	800812c <_vfiprintf_r+0x120>
 8008100:	4654      	mov	r4, sl
 8008102:	2000      	movs	r0, #0
 8008104:	f04f 0c0a 	mov.w	ip, #10
 8008108:	9a07      	ldr	r2, [sp, #28]
 800810a:	4621      	mov	r1, r4
 800810c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008110:	3b30      	subs	r3, #48	@ 0x30
 8008112:	2b09      	cmp	r3, #9
 8008114:	d94b      	bls.n	80081ae <_vfiprintf_r+0x1a2>
 8008116:	b1b0      	cbz	r0, 8008146 <_vfiprintf_r+0x13a>
 8008118:	9207      	str	r2, [sp, #28]
 800811a:	e014      	b.n	8008146 <_vfiprintf_r+0x13a>
 800811c:	eba0 0308 	sub.w	r3, r0, r8
 8008120:	fa09 f303 	lsl.w	r3, r9, r3
 8008124:	4313      	orrs	r3, r2
 8008126:	46a2      	mov	sl, r4
 8008128:	9304      	str	r3, [sp, #16]
 800812a:	e7d2      	b.n	80080d2 <_vfiprintf_r+0xc6>
 800812c:	9b03      	ldr	r3, [sp, #12]
 800812e:	1d19      	adds	r1, r3, #4
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	9103      	str	r1, [sp, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	bfbb      	ittet	lt
 8008138:	425b      	neglt	r3, r3
 800813a:	f042 0202 	orrlt.w	r2, r2, #2
 800813e:	9307      	strge	r3, [sp, #28]
 8008140:	9307      	strlt	r3, [sp, #28]
 8008142:	bfb8      	it	lt
 8008144:	9204      	strlt	r2, [sp, #16]
 8008146:	7823      	ldrb	r3, [r4, #0]
 8008148:	2b2e      	cmp	r3, #46	@ 0x2e
 800814a:	d10a      	bne.n	8008162 <_vfiprintf_r+0x156>
 800814c:	7863      	ldrb	r3, [r4, #1]
 800814e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008150:	d132      	bne.n	80081b8 <_vfiprintf_r+0x1ac>
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	3402      	adds	r4, #2
 8008156:	1d1a      	adds	r2, r3, #4
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	9203      	str	r2, [sp, #12]
 800815c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008160:	9305      	str	r3, [sp, #20]
 8008162:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800822c <_vfiprintf_r+0x220>
 8008166:	2203      	movs	r2, #3
 8008168:	4650      	mov	r0, sl
 800816a:	7821      	ldrb	r1, [r4, #0]
 800816c:	f7fe fc49 	bl	8006a02 <memchr>
 8008170:	b138      	cbz	r0, 8008182 <_vfiprintf_r+0x176>
 8008172:	2240      	movs	r2, #64	@ 0x40
 8008174:	9b04      	ldr	r3, [sp, #16]
 8008176:	eba0 000a 	sub.w	r0, r0, sl
 800817a:	4082      	lsls	r2, r0
 800817c:	4313      	orrs	r3, r2
 800817e:	3401      	adds	r4, #1
 8008180:	9304      	str	r3, [sp, #16]
 8008182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008186:	2206      	movs	r2, #6
 8008188:	4829      	ldr	r0, [pc, #164]	@ (8008230 <_vfiprintf_r+0x224>)
 800818a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800818e:	f7fe fc38 	bl	8006a02 <memchr>
 8008192:	2800      	cmp	r0, #0
 8008194:	d03f      	beq.n	8008216 <_vfiprintf_r+0x20a>
 8008196:	4b27      	ldr	r3, [pc, #156]	@ (8008234 <_vfiprintf_r+0x228>)
 8008198:	bb1b      	cbnz	r3, 80081e2 <_vfiprintf_r+0x1d6>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	3307      	adds	r3, #7
 800819e:	f023 0307 	bic.w	r3, r3, #7
 80081a2:	3308      	adds	r3, #8
 80081a4:	9303      	str	r3, [sp, #12]
 80081a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a8:	443b      	add	r3, r7
 80081aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80081ac:	e76a      	b.n	8008084 <_vfiprintf_r+0x78>
 80081ae:	460c      	mov	r4, r1
 80081b0:	2001      	movs	r0, #1
 80081b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80081b6:	e7a8      	b.n	800810a <_vfiprintf_r+0xfe>
 80081b8:	2300      	movs	r3, #0
 80081ba:	f04f 0c0a 	mov.w	ip, #10
 80081be:	4619      	mov	r1, r3
 80081c0:	3401      	adds	r4, #1
 80081c2:	9305      	str	r3, [sp, #20]
 80081c4:	4620      	mov	r0, r4
 80081c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80081ca:	3a30      	subs	r2, #48	@ 0x30
 80081cc:	2a09      	cmp	r2, #9
 80081ce:	d903      	bls.n	80081d8 <_vfiprintf_r+0x1cc>
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d0c6      	beq.n	8008162 <_vfiprintf_r+0x156>
 80081d4:	9105      	str	r1, [sp, #20]
 80081d6:	e7c4      	b.n	8008162 <_vfiprintf_r+0x156>
 80081d8:	4604      	mov	r4, r0
 80081da:	2301      	movs	r3, #1
 80081dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80081e0:	e7f0      	b.n	80081c4 <_vfiprintf_r+0x1b8>
 80081e2:	ab03      	add	r3, sp, #12
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	462a      	mov	r2, r5
 80081e8:	4630      	mov	r0, r6
 80081ea:	4b13      	ldr	r3, [pc, #76]	@ (8008238 <_vfiprintf_r+0x22c>)
 80081ec:	a904      	add	r1, sp, #16
 80081ee:	f7fd fe1f 	bl	8005e30 <_printf_float>
 80081f2:	4607      	mov	r7, r0
 80081f4:	1c78      	adds	r0, r7, #1
 80081f6:	d1d6      	bne.n	80081a6 <_vfiprintf_r+0x19a>
 80081f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80081fa:	07d9      	lsls	r1, r3, #31
 80081fc:	d405      	bmi.n	800820a <_vfiprintf_r+0x1fe>
 80081fe:	89ab      	ldrh	r3, [r5, #12]
 8008200:	059a      	lsls	r2, r3, #22
 8008202:	d402      	bmi.n	800820a <_vfiprintf_r+0x1fe>
 8008204:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008206:	f7fe fbfb 	bl	8006a00 <__retarget_lock_release_recursive>
 800820a:	89ab      	ldrh	r3, [r5, #12]
 800820c:	065b      	lsls	r3, r3, #25
 800820e:	f53f af1f 	bmi.w	8008050 <_vfiprintf_r+0x44>
 8008212:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008214:	e71e      	b.n	8008054 <_vfiprintf_r+0x48>
 8008216:	ab03      	add	r3, sp, #12
 8008218:	9300      	str	r3, [sp, #0]
 800821a:	462a      	mov	r2, r5
 800821c:	4630      	mov	r0, r6
 800821e:	4b06      	ldr	r3, [pc, #24]	@ (8008238 <_vfiprintf_r+0x22c>)
 8008220:	a904      	add	r1, sp, #16
 8008222:	f7fe f8a3 	bl	800636c <_printf_i>
 8008226:	e7e4      	b.n	80081f2 <_vfiprintf_r+0x1e6>
 8008228:	08008da0 	.word	0x08008da0
 800822c:	08008da6 	.word	0x08008da6
 8008230:	08008daa 	.word	0x08008daa
 8008234:	08005e31 	.word	0x08005e31
 8008238:	08007fe7 	.word	0x08007fe7

0800823c <__sflush_r>:
 800823c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008242:	0716      	lsls	r6, r2, #28
 8008244:	4605      	mov	r5, r0
 8008246:	460c      	mov	r4, r1
 8008248:	d454      	bmi.n	80082f4 <__sflush_r+0xb8>
 800824a:	684b      	ldr	r3, [r1, #4]
 800824c:	2b00      	cmp	r3, #0
 800824e:	dc02      	bgt.n	8008256 <__sflush_r+0x1a>
 8008250:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008252:	2b00      	cmp	r3, #0
 8008254:	dd48      	ble.n	80082e8 <__sflush_r+0xac>
 8008256:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008258:	2e00      	cmp	r6, #0
 800825a:	d045      	beq.n	80082e8 <__sflush_r+0xac>
 800825c:	2300      	movs	r3, #0
 800825e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008262:	682f      	ldr	r7, [r5, #0]
 8008264:	6a21      	ldr	r1, [r4, #32]
 8008266:	602b      	str	r3, [r5, #0]
 8008268:	d030      	beq.n	80082cc <__sflush_r+0x90>
 800826a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800826c:	89a3      	ldrh	r3, [r4, #12]
 800826e:	0759      	lsls	r1, r3, #29
 8008270:	d505      	bpl.n	800827e <__sflush_r+0x42>
 8008272:	6863      	ldr	r3, [r4, #4]
 8008274:	1ad2      	subs	r2, r2, r3
 8008276:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008278:	b10b      	cbz	r3, 800827e <__sflush_r+0x42>
 800827a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800827c:	1ad2      	subs	r2, r2, r3
 800827e:	2300      	movs	r3, #0
 8008280:	4628      	mov	r0, r5
 8008282:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008284:	6a21      	ldr	r1, [r4, #32]
 8008286:	47b0      	blx	r6
 8008288:	1c43      	adds	r3, r0, #1
 800828a:	89a3      	ldrh	r3, [r4, #12]
 800828c:	d106      	bne.n	800829c <__sflush_r+0x60>
 800828e:	6829      	ldr	r1, [r5, #0]
 8008290:	291d      	cmp	r1, #29
 8008292:	d82b      	bhi.n	80082ec <__sflush_r+0xb0>
 8008294:	4a28      	ldr	r2, [pc, #160]	@ (8008338 <__sflush_r+0xfc>)
 8008296:	410a      	asrs	r2, r1
 8008298:	07d6      	lsls	r6, r2, #31
 800829a:	d427      	bmi.n	80082ec <__sflush_r+0xb0>
 800829c:	2200      	movs	r2, #0
 800829e:	6062      	str	r2, [r4, #4]
 80082a0:	6922      	ldr	r2, [r4, #16]
 80082a2:	04d9      	lsls	r1, r3, #19
 80082a4:	6022      	str	r2, [r4, #0]
 80082a6:	d504      	bpl.n	80082b2 <__sflush_r+0x76>
 80082a8:	1c42      	adds	r2, r0, #1
 80082aa:	d101      	bne.n	80082b0 <__sflush_r+0x74>
 80082ac:	682b      	ldr	r3, [r5, #0]
 80082ae:	b903      	cbnz	r3, 80082b2 <__sflush_r+0x76>
 80082b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80082b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082b4:	602f      	str	r7, [r5, #0]
 80082b6:	b1b9      	cbz	r1, 80082e8 <__sflush_r+0xac>
 80082b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082bc:	4299      	cmp	r1, r3
 80082be:	d002      	beq.n	80082c6 <__sflush_r+0x8a>
 80082c0:	4628      	mov	r0, r5
 80082c2:	f7ff f9fd 	bl	80076c0 <_free_r>
 80082c6:	2300      	movs	r3, #0
 80082c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80082ca:	e00d      	b.n	80082e8 <__sflush_r+0xac>
 80082cc:	2301      	movs	r3, #1
 80082ce:	4628      	mov	r0, r5
 80082d0:	47b0      	blx	r6
 80082d2:	4602      	mov	r2, r0
 80082d4:	1c50      	adds	r0, r2, #1
 80082d6:	d1c9      	bne.n	800826c <__sflush_r+0x30>
 80082d8:	682b      	ldr	r3, [r5, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0c6      	beq.n	800826c <__sflush_r+0x30>
 80082de:	2b1d      	cmp	r3, #29
 80082e0:	d001      	beq.n	80082e6 <__sflush_r+0xaa>
 80082e2:	2b16      	cmp	r3, #22
 80082e4:	d11d      	bne.n	8008322 <__sflush_r+0xe6>
 80082e6:	602f      	str	r7, [r5, #0]
 80082e8:	2000      	movs	r0, #0
 80082ea:	e021      	b.n	8008330 <__sflush_r+0xf4>
 80082ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082f0:	b21b      	sxth	r3, r3
 80082f2:	e01a      	b.n	800832a <__sflush_r+0xee>
 80082f4:	690f      	ldr	r7, [r1, #16]
 80082f6:	2f00      	cmp	r7, #0
 80082f8:	d0f6      	beq.n	80082e8 <__sflush_r+0xac>
 80082fa:	0793      	lsls	r3, r2, #30
 80082fc:	bf18      	it	ne
 80082fe:	2300      	movne	r3, #0
 8008300:	680e      	ldr	r6, [r1, #0]
 8008302:	bf08      	it	eq
 8008304:	694b      	ldreq	r3, [r1, #20]
 8008306:	1bf6      	subs	r6, r6, r7
 8008308:	600f      	str	r7, [r1, #0]
 800830a:	608b      	str	r3, [r1, #8]
 800830c:	2e00      	cmp	r6, #0
 800830e:	ddeb      	ble.n	80082e8 <__sflush_r+0xac>
 8008310:	4633      	mov	r3, r6
 8008312:	463a      	mov	r2, r7
 8008314:	4628      	mov	r0, r5
 8008316:	6a21      	ldr	r1, [r4, #32]
 8008318:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800831c:	47e0      	blx	ip
 800831e:	2800      	cmp	r0, #0
 8008320:	dc07      	bgt.n	8008332 <__sflush_r+0xf6>
 8008322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800832a:	f04f 30ff 	mov.w	r0, #4294967295
 800832e:	81a3      	strh	r3, [r4, #12]
 8008330:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008332:	4407      	add	r7, r0
 8008334:	1a36      	subs	r6, r6, r0
 8008336:	e7e9      	b.n	800830c <__sflush_r+0xd0>
 8008338:	dfbffffe 	.word	0xdfbffffe

0800833c <_fflush_r>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	690b      	ldr	r3, [r1, #16]
 8008340:	4605      	mov	r5, r0
 8008342:	460c      	mov	r4, r1
 8008344:	b913      	cbnz	r3, 800834c <_fflush_r+0x10>
 8008346:	2500      	movs	r5, #0
 8008348:	4628      	mov	r0, r5
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	b118      	cbz	r0, 8008356 <_fflush_r+0x1a>
 800834e:	6a03      	ldr	r3, [r0, #32]
 8008350:	b90b      	cbnz	r3, 8008356 <_fflush_r+0x1a>
 8008352:	f7fe f9b7 	bl	80066c4 <__sinit>
 8008356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d0f3      	beq.n	8008346 <_fflush_r+0xa>
 800835e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008360:	07d0      	lsls	r0, r2, #31
 8008362:	d404      	bmi.n	800836e <_fflush_r+0x32>
 8008364:	0599      	lsls	r1, r3, #22
 8008366:	d402      	bmi.n	800836e <_fflush_r+0x32>
 8008368:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800836a:	f7fe fb48 	bl	80069fe <__retarget_lock_acquire_recursive>
 800836e:	4628      	mov	r0, r5
 8008370:	4621      	mov	r1, r4
 8008372:	f7ff ff63 	bl	800823c <__sflush_r>
 8008376:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008378:	4605      	mov	r5, r0
 800837a:	07da      	lsls	r2, r3, #31
 800837c:	d4e4      	bmi.n	8008348 <_fflush_r+0xc>
 800837e:	89a3      	ldrh	r3, [r4, #12]
 8008380:	059b      	lsls	r3, r3, #22
 8008382:	d4e1      	bmi.n	8008348 <_fflush_r+0xc>
 8008384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008386:	f7fe fb3b 	bl	8006a00 <__retarget_lock_release_recursive>
 800838a:	e7dd      	b.n	8008348 <_fflush_r+0xc>

0800838c <__swhatbuf_r>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	460c      	mov	r4, r1
 8008390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008394:	4615      	mov	r5, r2
 8008396:	2900      	cmp	r1, #0
 8008398:	461e      	mov	r6, r3
 800839a:	b096      	sub	sp, #88	@ 0x58
 800839c:	da0c      	bge.n	80083b8 <__swhatbuf_r+0x2c>
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	2100      	movs	r1, #0
 80083a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80083a6:	bf14      	ite	ne
 80083a8:	2340      	movne	r3, #64	@ 0x40
 80083aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80083ae:	2000      	movs	r0, #0
 80083b0:	6031      	str	r1, [r6, #0]
 80083b2:	602b      	str	r3, [r5, #0]
 80083b4:	b016      	add	sp, #88	@ 0x58
 80083b6:	bd70      	pop	{r4, r5, r6, pc}
 80083b8:	466a      	mov	r2, sp
 80083ba:	f000 f849 	bl	8008450 <_fstat_r>
 80083be:	2800      	cmp	r0, #0
 80083c0:	dbed      	blt.n	800839e <__swhatbuf_r+0x12>
 80083c2:	9901      	ldr	r1, [sp, #4]
 80083c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80083c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80083cc:	4259      	negs	r1, r3
 80083ce:	4159      	adcs	r1, r3
 80083d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083d4:	e7eb      	b.n	80083ae <__swhatbuf_r+0x22>

080083d6 <__smakebuf_r>:
 80083d6:	898b      	ldrh	r3, [r1, #12]
 80083d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083da:	079d      	lsls	r5, r3, #30
 80083dc:	4606      	mov	r6, r0
 80083de:	460c      	mov	r4, r1
 80083e0:	d507      	bpl.n	80083f2 <__smakebuf_r+0x1c>
 80083e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80083e6:	6023      	str	r3, [r4, #0]
 80083e8:	6123      	str	r3, [r4, #16]
 80083ea:	2301      	movs	r3, #1
 80083ec:	6163      	str	r3, [r4, #20]
 80083ee:	b003      	add	sp, #12
 80083f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083f2:	466a      	mov	r2, sp
 80083f4:	ab01      	add	r3, sp, #4
 80083f6:	f7ff ffc9 	bl	800838c <__swhatbuf_r>
 80083fa:	9f00      	ldr	r7, [sp, #0]
 80083fc:	4605      	mov	r5, r0
 80083fe:	4639      	mov	r1, r7
 8008400:	4630      	mov	r0, r6
 8008402:	f7ff f9cf 	bl	80077a4 <_malloc_r>
 8008406:	b948      	cbnz	r0, 800841c <__smakebuf_r+0x46>
 8008408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800840c:	059a      	lsls	r2, r3, #22
 800840e:	d4ee      	bmi.n	80083ee <__smakebuf_r+0x18>
 8008410:	f023 0303 	bic.w	r3, r3, #3
 8008414:	f043 0302 	orr.w	r3, r3, #2
 8008418:	81a3      	strh	r3, [r4, #12]
 800841a:	e7e2      	b.n	80083e2 <__smakebuf_r+0xc>
 800841c:	89a3      	ldrh	r3, [r4, #12]
 800841e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008422:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008426:	81a3      	strh	r3, [r4, #12]
 8008428:	9b01      	ldr	r3, [sp, #4]
 800842a:	6020      	str	r0, [r4, #0]
 800842c:	b15b      	cbz	r3, 8008446 <__smakebuf_r+0x70>
 800842e:	4630      	mov	r0, r6
 8008430:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008434:	f000 f81e 	bl	8008474 <_isatty_r>
 8008438:	b128      	cbz	r0, 8008446 <__smakebuf_r+0x70>
 800843a:	89a3      	ldrh	r3, [r4, #12]
 800843c:	f023 0303 	bic.w	r3, r3, #3
 8008440:	f043 0301 	orr.w	r3, r3, #1
 8008444:	81a3      	strh	r3, [r4, #12]
 8008446:	89a3      	ldrh	r3, [r4, #12]
 8008448:	431d      	orrs	r5, r3
 800844a:	81a5      	strh	r5, [r4, #12]
 800844c:	e7cf      	b.n	80083ee <__smakebuf_r+0x18>
	...

08008450 <_fstat_r>:
 8008450:	b538      	push	{r3, r4, r5, lr}
 8008452:	2300      	movs	r3, #0
 8008454:	4d06      	ldr	r5, [pc, #24]	@ (8008470 <_fstat_r+0x20>)
 8008456:	4604      	mov	r4, r0
 8008458:	4608      	mov	r0, r1
 800845a:	4611      	mov	r1, r2
 800845c:	602b      	str	r3, [r5, #0]
 800845e:	f7f9 ff69 	bl	8002334 <_fstat>
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	d102      	bne.n	800846c <_fstat_r+0x1c>
 8008466:	682b      	ldr	r3, [r5, #0]
 8008468:	b103      	cbz	r3, 800846c <_fstat_r+0x1c>
 800846a:	6023      	str	r3, [r4, #0]
 800846c:	bd38      	pop	{r3, r4, r5, pc}
 800846e:	bf00      	nop
 8008470:	20000530 	.word	0x20000530

08008474 <_isatty_r>:
 8008474:	b538      	push	{r3, r4, r5, lr}
 8008476:	2300      	movs	r3, #0
 8008478:	4d05      	ldr	r5, [pc, #20]	@ (8008490 <_isatty_r+0x1c>)
 800847a:	4604      	mov	r4, r0
 800847c:	4608      	mov	r0, r1
 800847e:	602b      	str	r3, [r5, #0]
 8008480:	f7f9 ff67 	bl	8002352 <_isatty>
 8008484:	1c43      	adds	r3, r0, #1
 8008486:	d102      	bne.n	800848e <_isatty_r+0x1a>
 8008488:	682b      	ldr	r3, [r5, #0]
 800848a:	b103      	cbz	r3, 800848e <_isatty_r+0x1a>
 800848c:	6023      	str	r3, [r4, #0]
 800848e:	bd38      	pop	{r3, r4, r5, pc}
 8008490:	20000530 	.word	0x20000530

08008494 <_sbrk_r>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	2300      	movs	r3, #0
 8008498:	4d05      	ldr	r5, [pc, #20]	@ (80084b0 <_sbrk_r+0x1c>)
 800849a:	4604      	mov	r4, r0
 800849c:	4608      	mov	r0, r1
 800849e:	602b      	str	r3, [r5, #0]
 80084a0:	f7f9 ff6e 	bl	8002380 <_sbrk>
 80084a4:	1c43      	adds	r3, r0, #1
 80084a6:	d102      	bne.n	80084ae <_sbrk_r+0x1a>
 80084a8:	682b      	ldr	r3, [r5, #0]
 80084aa:	b103      	cbz	r3, 80084ae <_sbrk_r+0x1a>
 80084ac:	6023      	str	r3, [r4, #0]
 80084ae:	bd38      	pop	{r3, r4, r5, pc}
 80084b0:	20000530 	.word	0x20000530

080084b4 <memcpy>:
 80084b4:	440a      	add	r2, r1
 80084b6:	4291      	cmp	r1, r2
 80084b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80084bc:	d100      	bne.n	80084c0 <memcpy+0xc>
 80084be:	4770      	bx	lr
 80084c0:	b510      	push	{r4, lr}
 80084c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084c6:	4291      	cmp	r1, r2
 80084c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084cc:	d1f9      	bne.n	80084c2 <memcpy+0xe>
 80084ce:	bd10      	pop	{r4, pc}

080084d0 <__assert_func>:
 80084d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084d2:	4614      	mov	r4, r2
 80084d4:	461a      	mov	r2, r3
 80084d6:	4b09      	ldr	r3, [pc, #36]	@ (80084fc <__assert_func+0x2c>)
 80084d8:	4605      	mov	r5, r0
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68d8      	ldr	r0, [r3, #12]
 80084de:	b954      	cbnz	r4, 80084f6 <__assert_func+0x26>
 80084e0:	4b07      	ldr	r3, [pc, #28]	@ (8008500 <__assert_func+0x30>)
 80084e2:	461c      	mov	r4, r3
 80084e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084e8:	9100      	str	r1, [sp, #0]
 80084ea:	462b      	mov	r3, r5
 80084ec:	4905      	ldr	r1, [pc, #20]	@ (8008504 <__assert_func+0x34>)
 80084ee:	f000 f841 	bl	8008574 <fiprintf>
 80084f2:	f000 f851 	bl	8008598 <abort>
 80084f6:	4b04      	ldr	r3, [pc, #16]	@ (8008508 <__assert_func+0x38>)
 80084f8:	e7f4      	b.n	80084e4 <__assert_func+0x14>
 80084fa:	bf00      	nop
 80084fc:	2000003c 	.word	0x2000003c
 8008500:	08008df6 	.word	0x08008df6
 8008504:	08008dc8 	.word	0x08008dc8
 8008508:	08008dbb 	.word	0x08008dbb

0800850c <_calloc_r>:
 800850c:	b570      	push	{r4, r5, r6, lr}
 800850e:	fba1 5402 	umull	r5, r4, r1, r2
 8008512:	b93c      	cbnz	r4, 8008524 <_calloc_r+0x18>
 8008514:	4629      	mov	r1, r5
 8008516:	f7ff f945 	bl	80077a4 <_malloc_r>
 800851a:	4606      	mov	r6, r0
 800851c:	b928      	cbnz	r0, 800852a <_calloc_r+0x1e>
 800851e:	2600      	movs	r6, #0
 8008520:	4630      	mov	r0, r6
 8008522:	bd70      	pop	{r4, r5, r6, pc}
 8008524:	220c      	movs	r2, #12
 8008526:	6002      	str	r2, [r0, #0]
 8008528:	e7f9      	b.n	800851e <_calloc_r+0x12>
 800852a:	462a      	mov	r2, r5
 800852c:	4621      	mov	r1, r4
 800852e:	f7fe f9e9 	bl	8006904 <memset>
 8008532:	e7f5      	b.n	8008520 <_calloc_r+0x14>

08008534 <__ascii_mbtowc>:
 8008534:	b082      	sub	sp, #8
 8008536:	b901      	cbnz	r1, 800853a <__ascii_mbtowc+0x6>
 8008538:	a901      	add	r1, sp, #4
 800853a:	b142      	cbz	r2, 800854e <__ascii_mbtowc+0x1a>
 800853c:	b14b      	cbz	r3, 8008552 <__ascii_mbtowc+0x1e>
 800853e:	7813      	ldrb	r3, [r2, #0]
 8008540:	600b      	str	r3, [r1, #0]
 8008542:	7812      	ldrb	r2, [r2, #0]
 8008544:	1e10      	subs	r0, r2, #0
 8008546:	bf18      	it	ne
 8008548:	2001      	movne	r0, #1
 800854a:	b002      	add	sp, #8
 800854c:	4770      	bx	lr
 800854e:	4610      	mov	r0, r2
 8008550:	e7fb      	b.n	800854a <__ascii_mbtowc+0x16>
 8008552:	f06f 0001 	mvn.w	r0, #1
 8008556:	e7f8      	b.n	800854a <__ascii_mbtowc+0x16>

08008558 <__ascii_wctomb>:
 8008558:	4603      	mov	r3, r0
 800855a:	4608      	mov	r0, r1
 800855c:	b141      	cbz	r1, 8008570 <__ascii_wctomb+0x18>
 800855e:	2aff      	cmp	r2, #255	@ 0xff
 8008560:	d904      	bls.n	800856c <__ascii_wctomb+0x14>
 8008562:	228a      	movs	r2, #138	@ 0x8a
 8008564:	f04f 30ff 	mov.w	r0, #4294967295
 8008568:	601a      	str	r2, [r3, #0]
 800856a:	4770      	bx	lr
 800856c:	2001      	movs	r0, #1
 800856e:	700a      	strb	r2, [r1, #0]
 8008570:	4770      	bx	lr
	...

08008574 <fiprintf>:
 8008574:	b40e      	push	{r1, r2, r3}
 8008576:	b503      	push	{r0, r1, lr}
 8008578:	4601      	mov	r1, r0
 800857a:	ab03      	add	r3, sp, #12
 800857c:	4805      	ldr	r0, [pc, #20]	@ (8008594 <fiprintf+0x20>)
 800857e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008582:	6800      	ldr	r0, [r0, #0]
 8008584:	9301      	str	r3, [sp, #4]
 8008586:	f7ff fd41 	bl	800800c <_vfiprintf_r>
 800858a:	b002      	add	sp, #8
 800858c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008590:	b003      	add	sp, #12
 8008592:	4770      	bx	lr
 8008594:	2000003c 	.word	0x2000003c

08008598 <abort>:
 8008598:	2006      	movs	r0, #6
 800859a:	b508      	push	{r3, lr}
 800859c:	f000 f82c 	bl	80085f8 <raise>
 80085a0:	2001      	movs	r0, #1
 80085a2:	f7f9 fe78 	bl	8002296 <_exit>

080085a6 <_raise_r>:
 80085a6:	291f      	cmp	r1, #31
 80085a8:	b538      	push	{r3, r4, r5, lr}
 80085aa:	4605      	mov	r5, r0
 80085ac:	460c      	mov	r4, r1
 80085ae:	d904      	bls.n	80085ba <_raise_r+0x14>
 80085b0:	2316      	movs	r3, #22
 80085b2:	6003      	str	r3, [r0, #0]
 80085b4:	f04f 30ff 	mov.w	r0, #4294967295
 80085b8:	bd38      	pop	{r3, r4, r5, pc}
 80085ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80085bc:	b112      	cbz	r2, 80085c4 <_raise_r+0x1e>
 80085be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085c2:	b94b      	cbnz	r3, 80085d8 <_raise_r+0x32>
 80085c4:	4628      	mov	r0, r5
 80085c6:	f000 f831 	bl	800862c <_getpid_r>
 80085ca:	4622      	mov	r2, r4
 80085cc:	4601      	mov	r1, r0
 80085ce:	4628      	mov	r0, r5
 80085d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085d4:	f000 b818 	b.w	8008608 <_kill_r>
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d00a      	beq.n	80085f2 <_raise_r+0x4c>
 80085dc:	1c59      	adds	r1, r3, #1
 80085de:	d103      	bne.n	80085e8 <_raise_r+0x42>
 80085e0:	2316      	movs	r3, #22
 80085e2:	6003      	str	r3, [r0, #0]
 80085e4:	2001      	movs	r0, #1
 80085e6:	e7e7      	b.n	80085b8 <_raise_r+0x12>
 80085e8:	2100      	movs	r1, #0
 80085ea:	4620      	mov	r0, r4
 80085ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80085f0:	4798      	blx	r3
 80085f2:	2000      	movs	r0, #0
 80085f4:	e7e0      	b.n	80085b8 <_raise_r+0x12>
	...

080085f8 <raise>:
 80085f8:	4b02      	ldr	r3, [pc, #8]	@ (8008604 <raise+0xc>)
 80085fa:	4601      	mov	r1, r0
 80085fc:	6818      	ldr	r0, [r3, #0]
 80085fe:	f7ff bfd2 	b.w	80085a6 <_raise_r>
 8008602:	bf00      	nop
 8008604:	2000003c 	.word	0x2000003c

08008608 <_kill_r>:
 8008608:	b538      	push	{r3, r4, r5, lr}
 800860a:	2300      	movs	r3, #0
 800860c:	4d06      	ldr	r5, [pc, #24]	@ (8008628 <_kill_r+0x20>)
 800860e:	4604      	mov	r4, r0
 8008610:	4608      	mov	r0, r1
 8008612:	4611      	mov	r1, r2
 8008614:	602b      	str	r3, [r5, #0]
 8008616:	f7f9 fe2e 	bl	8002276 <_kill>
 800861a:	1c43      	adds	r3, r0, #1
 800861c:	d102      	bne.n	8008624 <_kill_r+0x1c>
 800861e:	682b      	ldr	r3, [r5, #0]
 8008620:	b103      	cbz	r3, 8008624 <_kill_r+0x1c>
 8008622:	6023      	str	r3, [r4, #0]
 8008624:	bd38      	pop	{r3, r4, r5, pc}
 8008626:	bf00      	nop
 8008628:	20000530 	.word	0x20000530

0800862c <_getpid_r>:
 800862c:	f7f9 be1c 	b.w	8002268 <_getpid>

08008630 <atan2>:
 8008630:	f000 b806 	b.w	8008640 <__ieee754_atan2>

08008634 <fabs>:
 8008634:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008638:	4619      	mov	r1, r3
 800863a:	4770      	bx	lr
 800863c:	0000      	movs	r0, r0
	...

08008640 <__ieee754_atan2>:
 8008640:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	4617      	mov	r7, r2
 8008646:	4690      	mov	r8, r2
 8008648:	4699      	mov	r9, r3
 800864a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800864e:	427b      	negs	r3, r7
 8008650:	f8df a184 	ldr.w	sl, [pc, #388]	@ 80087d8 <__ieee754_atan2+0x198>
 8008654:	433b      	orrs	r3, r7
 8008656:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800865a:	4553      	cmp	r3, sl
 800865c:	4604      	mov	r4, r0
 800865e:	460d      	mov	r5, r1
 8008660:	d809      	bhi.n	8008676 <__ieee754_atan2+0x36>
 8008662:	4246      	negs	r6, r0
 8008664:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008668:	4306      	orrs	r6, r0
 800866a:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800866e:	4556      	cmp	r6, sl
 8008670:	468e      	mov	lr, r1
 8008672:	4683      	mov	fp, r0
 8008674:	d908      	bls.n	8008688 <__ieee754_atan2+0x48>
 8008676:	4642      	mov	r2, r8
 8008678:	464b      	mov	r3, r9
 800867a:	4620      	mov	r0, r4
 800867c:	4629      	mov	r1, r5
 800867e:	f7f7 fd75 	bl	800016c <__adddf3>
 8008682:	4604      	mov	r4, r0
 8008684:	460d      	mov	r5, r1
 8008686:	e016      	b.n	80086b6 <__ieee754_atan2+0x76>
 8008688:	f109 4640 	add.w	r6, r9, #3221225472	@ 0xc0000000
 800868c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 8008690:	433e      	orrs	r6, r7
 8008692:	d103      	bne.n	800869c <__ieee754_atan2+0x5c>
 8008694:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008698:	f000 b8a6 	b.w	80087e8 <atan>
 800869c:	ea4f 76a9 	mov.w	r6, r9, asr #30
 80086a0:	f006 0602 	and.w	r6, r6, #2
 80086a4:	ea53 0b0b 	orrs.w	fp, r3, fp
 80086a8:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80086ac:	d107      	bne.n	80086be <__ieee754_atan2+0x7e>
 80086ae:	2e02      	cmp	r6, #2
 80086b0:	d064      	beq.n	800877c <__ieee754_atan2+0x13c>
 80086b2:	2e03      	cmp	r6, #3
 80086b4:	d066      	beq.n	8008784 <__ieee754_atan2+0x144>
 80086b6:	4620      	mov	r0, r4
 80086b8:	4629      	mov	r1, r5
 80086ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086be:	4317      	orrs	r7, r2
 80086c0:	d106      	bne.n	80086d0 <__ieee754_atan2+0x90>
 80086c2:	f1be 0f00 	cmp.w	lr, #0
 80086c6:	da68      	bge.n	800879a <__ieee754_atan2+0x15a>
 80086c8:	a537      	add	r5, pc, #220	@ (adr r5, 80087a8 <__ieee754_atan2+0x168>)
 80086ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80086ce:	e7f2      	b.n	80086b6 <__ieee754_atan2+0x76>
 80086d0:	4552      	cmp	r2, sl
 80086d2:	d10f      	bne.n	80086f4 <__ieee754_atan2+0xb4>
 80086d4:	4293      	cmp	r3, r2
 80086d6:	f106 36ff 	add.w	r6, r6, #4294967295
 80086da:	d107      	bne.n	80086ec <__ieee754_atan2+0xac>
 80086dc:	2e02      	cmp	r6, #2
 80086de:	d855      	bhi.n	800878c <__ieee754_atan2+0x14c>
 80086e0:	4b3e      	ldr	r3, [pc, #248]	@ (80087dc <__ieee754_atan2+0x19c>)
 80086e2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80086e6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80086ea:	e7e4      	b.n	80086b6 <__ieee754_atan2+0x76>
 80086ec:	2e02      	cmp	r6, #2
 80086ee:	d851      	bhi.n	8008794 <__ieee754_atan2+0x154>
 80086f0:	4b3b      	ldr	r3, [pc, #236]	@ (80087e0 <__ieee754_atan2+0x1a0>)
 80086f2:	e7f6      	b.n	80086e2 <__ieee754_atan2+0xa2>
 80086f4:	4553      	cmp	r3, sl
 80086f6:	d0e4      	beq.n	80086c2 <__ieee754_atan2+0x82>
 80086f8:	1a9b      	subs	r3, r3, r2
 80086fa:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80086fe:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008702:	da21      	bge.n	8008748 <__ieee754_atan2+0x108>
 8008704:	f1b9 0f00 	cmp.w	r9, #0
 8008708:	da01      	bge.n	800870e <__ieee754_atan2+0xce>
 800870a:	323c      	adds	r2, #60	@ 0x3c
 800870c:	db20      	blt.n	8008750 <__ieee754_atan2+0x110>
 800870e:	4642      	mov	r2, r8
 8008710:	464b      	mov	r3, r9
 8008712:	4620      	mov	r0, r4
 8008714:	4629      	mov	r1, r5
 8008716:	f7f8 f809 	bl	800072c <__aeabi_ddiv>
 800871a:	f7ff ff8b 	bl	8008634 <fabs>
 800871e:	f000 f863 	bl	80087e8 <atan>
 8008722:	4604      	mov	r4, r0
 8008724:	460d      	mov	r5, r1
 8008726:	2e01      	cmp	r6, #1
 8008728:	d015      	beq.n	8008756 <__ieee754_atan2+0x116>
 800872a:	2e02      	cmp	r6, #2
 800872c:	d017      	beq.n	800875e <__ieee754_atan2+0x11e>
 800872e:	2e00      	cmp	r6, #0
 8008730:	d0c1      	beq.n	80086b6 <__ieee754_atan2+0x76>
 8008732:	a31f      	add	r3, pc, #124	@ (adr r3, 80087b0 <__ieee754_atan2+0x170>)
 8008734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008738:	4620      	mov	r0, r4
 800873a:	4629      	mov	r1, r5
 800873c:	f7f7 fd14 	bl	8000168 <__aeabi_dsub>
 8008740:	a31d      	add	r3, pc, #116	@ (adr r3, 80087b8 <__ieee754_atan2+0x178>)
 8008742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008746:	e016      	b.n	8008776 <__ieee754_atan2+0x136>
 8008748:	a51d      	add	r5, pc, #116	@ (adr r5, 80087c0 <__ieee754_atan2+0x180>)
 800874a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800874e:	e7ea      	b.n	8008726 <__ieee754_atan2+0xe6>
 8008750:	2400      	movs	r4, #0
 8008752:	2500      	movs	r5, #0
 8008754:	e7e7      	b.n	8008726 <__ieee754_atan2+0xe6>
 8008756:	f105 4300 	add.w	r3, r5, #2147483648	@ 0x80000000
 800875a:	461d      	mov	r5, r3
 800875c:	e7ab      	b.n	80086b6 <__ieee754_atan2+0x76>
 800875e:	a314      	add	r3, pc, #80	@ (adr r3, 80087b0 <__ieee754_atan2+0x170>)
 8008760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008764:	4620      	mov	r0, r4
 8008766:	4629      	mov	r1, r5
 8008768:	f7f7 fcfe 	bl	8000168 <__aeabi_dsub>
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	a111      	add	r1, pc, #68	@ (adr r1, 80087b8 <__ieee754_atan2+0x178>)
 8008772:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008776:	f7f7 fcf7 	bl	8000168 <__aeabi_dsub>
 800877a:	e782      	b.n	8008682 <__ieee754_atan2+0x42>
 800877c:	a50e      	add	r5, pc, #56	@ (adr r5, 80087b8 <__ieee754_atan2+0x178>)
 800877e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008782:	e798      	b.n	80086b6 <__ieee754_atan2+0x76>
 8008784:	a510      	add	r5, pc, #64	@ (adr r5, 80087c8 <__ieee754_atan2+0x188>)
 8008786:	e9d5 4500 	ldrd	r4, r5, [r5]
 800878a:	e794      	b.n	80086b6 <__ieee754_atan2+0x76>
 800878c:	a510      	add	r5, pc, #64	@ (adr r5, 80087d0 <__ieee754_atan2+0x190>)
 800878e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008792:	e790      	b.n	80086b6 <__ieee754_atan2+0x76>
 8008794:	2400      	movs	r4, #0
 8008796:	2500      	movs	r5, #0
 8008798:	e78d      	b.n	80086b6 <__ieee754_atan2+0x76>
 800879a:	a509      	add	r5, pc, #36	@ (adr r5, 80087c0 <__ieee754_atan2+0x180>)
 800879c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80087a0:	e789      	b.n	80086b6 <__ieee754_atan2+0x76>
 80087a2:	bf00      	nop
 80087a4:	f3af 8000 	nop.w
 80087a8:	54442d18 	.word	0x54442d18
 80087ac:	bff921fb 	.word	0xbff921fb
 80087b0:	33145c07 	.word	0x33145c07
 80087b4:	3ca1a626 	.word	0x3ca1a626
 80087b8:	54442d18 	.word	0x54442d18
 80087bc:	400921fb 	.word	0x400921fb
 80087c0:	54442d18 	.word	0x54442d18
 80087c4:	3ff921fb 	.word	0x3ff921fb
 80087c8:	54442d18 	.word	0x54442d18
 80087cc:	c00921fb 	.word	0xc00921fb
 80087d0:	54442d18 	.word	0x54442d18
 80087d4:	3fe921fb 	.word	0x3fe921fb
 80087d8:	7ff00000 	.word	0x7ff00000
 80087dc:	08008f10 	.word	0x08008f10
 80087e0:	08008ef8 	.word	0x08008ef8
 80087e4:	00000000 	.word	0x00000000

080087e8 <atan>:
 80087e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ec:	4bbc      	ldr	r3, [pc, #752]	@ (8008ae0 <atan+0x2f8>)
 80087ee:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80087f2:	429e      	cmp	r6, r3
 80087f4:	4604      	mov	r4, r0
 80087f6:	460d      	mov	r5, r1
 80087f8:	468b      	mov	fp, r1
 80087fa:	d918      	bls.n	800882e <atan+0x46>
 80087fc:	4bb9      	ldr	r3, [pc, #740]	@ (8008ae4 <atan+0x2fc>)
 80087fe:	429e      	cmp	r6, r3
 8008800:	d801      	bhi.n	8008806 <atan+0x1e>
 8008802:	d109      	bne.n	8008818 <atan+0x30>
 8008804:	b140      	cbz	r0, 8008818 <atan+0x30>
 8008806:	4622      	mov	r2, r4
 8008808:	462b      	mov	r3, r5
 800880a:	4620      	mov	r0, r4
 800880c:	4629      	mov	r1, r5
 800880e:	f7f7 fcad 	bl	800016c <__adddf3>
 8008812:	4604      	mov	r4, r0
 8008814:	460d      	mov	r5, r1
 8008816:	e006      	b.n	8008826 <atan+0x3e>
 8008818:	f1bb 0f00 	cmp.w	fp, #0
 800881c:	f340 8123 	ble.w	8008a66 <atan+0x27e>
 8008820:	a593      	add	r5, pc, #588	@ (adr r5, 8008a70 <atan+0x288>)
 8008822:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008826:	4620      	mov	r0, r4
 8008828:	4629      	mov	r1, r5
 800882a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	4bae      	ldr	r3, [pc, #696]	@ (8008ae8 <atan+0x300>)
 8008830:	429e      	cmp	r6, r3
 8008832:	d811      	bhi.n	8008858 <atan+0x70>
 8008834:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8008838:	429e      	cmp	r6, r3
 800883a:	d80a      	bhi.n	8008852 <atan+0x6a>
 800883c:	a38e      	add	r3, pc, #568	@ (adr r3, 8008a78 <atan+0x290>)
 800883e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008842:	f7f7 fc93 	bl	800016c <__adddf3>
 8008846:	2200      	movs	r2, #0
 8008848:	4ba8      	ldr	r3, [pc, #672]	@ (8008aec <atan+0x304>)
 800884a:	f7f8 f8d5 	bl	80009f8 <__aeabi_dcmpgt>
 800884e:	2800      	cmp	r0, #0
 8008850:	d1e9      	bne.n	8008826 <atan+0x3e>
 8008852:	f04f 3aff 	mov.w	sl, #4294967295
 8008856:	e027      	b.n	80088a8 <atan+0xc0>
 8008858:	f7ff feec 	bl	8008634 <fabs>
 800885c:	4ba4      	ldr	r3, [pc, #656]	@ (8008af0 <atan+0x308>)
 800885e:	4604      	mov	r4, r0
 8008860:	429e      	cmp	r6, r3
 8008862:	460d      	mov	r5, r1
 8008864:	f200 80b8 	bhi.w	80089d8 <atan+0x1f0>
 8008868:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800886c:	429e      	cmp	r6, r3
 800886e:	f200 809c 	bhi.w	80089aa <atan+0x1c2>
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	f7f7 fc79 	bl	800016c <__adddf3>
 800887a:	2200      	movs	r2, #0
 800887c:	4b9b      	ldr	r3, [pc, #620]	@ (8008aec <atan+0x304>)
 800887e:	f7f7 fc73 	bl	8000168 <__aeabi_dsub>
 8008882:	2200      	movs	r2, #0
 8008884:	4606      	mov	r6, r0
 8008886:	460f      	mov	r7, r1
 8008888:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800888c:	4620      	mov	r0, r4
 800888e:	4629      	mov	r1, r5
 8008890:	f7f7 fc6c 	bl	800016c <__adddf3>
 8008894:	4602      	mov	r2, r0
 8008896:	460b      	mov	r3, r1
 8008898:	4630      	mov	r0, r6
 800889a:	4639      	mov	r1, r7
 800889c:	f7f7 ff46 	bl	800072c <__aeabi_ddiv>
 80088a0:	f04f 0a00 	mov.w	sl, #0
 80088a4:	4604      	mov	r4, r0
 80088a6:	460d      	mov	r5, r1
 80088a8:	4622      	mov	r2, r4
 80088aa:	462b      	mov	r3, r5
 80088ac:	4620      	mov	r0, r4
 80088ae:	4629      	mov	r1, r5
 80088b0:	f7f7 fe12 	bl	80004d8 <__aeabi_dmul>
 80088b4:	4602      	mov	r2, r0
 80088b6:	460b      	mov	r3, r1
 80088b8:	4680      	mov	r8, r0
 80088ba:	4689      	mov	r9, r1
 80088bc:	f7f7 fe0c 	bl	80004d8 <__aeabi_dmul>
 80088c0:	a36f      	add	r3, pc, #444	@ (adr r3, 8008a80 <atan+0x298>)
 80088c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c6:	4606      	mov	r6, r0
 80088c8:	460f      	mov	r7, r1
 80088ca:	f7f7 fe05 	bl	80004d8 <__aeabi_dmul>
 80088ce:	a36e      	add	r3, pc, #440	@ (adr r3, 8008a88 <atan+0x2a0>)
 80088d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d4:	f7f7 fc4a 	bl	800016c <__adddf3>
 80088d8:	4632      	mov	r2, r6
 80088da:	463b      	mov	r3, r7
 80088dc:	f7f7 fdfc 	bl	80004d8 <__aeabi_dmul>
 80088e0:	a36b      	add	r3, pc, #428	@ (adr r3, 8008a90 <atan+0x2a8>)
 80088e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088e6:	f7f7 fc41 	bl	800016c <__adddf3>
 80088ea:	4632      	mov	r2, r6
 80088ec:	463b      	mov	r3, r7
 80088ee:	f7f7 fdf3 	bl	80004d8 <__aeabi_dmul>
 80088f2:	a369      	add	r3, pc, #420	@ (adr r3, 8008a98 <atan+0x2b0>)
 80088f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088f8:	f7f7 fc38 	bl	800016c <__adddf3>
 80088fc:	4632      	mov	r2, r6
 80088fe:	463b      	mov	r3, r7
 8008900:	f7f7 fdea 	bl	80004d8 <__aeabi_dmul>
 8008904:	a366      	add	r3, pc, #408	@ (adr r3, 8008aa0 <atan+0x2b8>)
 8008906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890a:	f7f7 fc2f 	bl	800016c <__adddf3>
 800890e:	4632      	mov	r2, r6
 8008910:	463b      	mov	r3, r7
 8008912:	f7f7 fde1 	bl	80004d8 <__aeabi_dmul>
 8008916:	a364      	add	r3, pc, #400	@ (adr r3, 8008aa8 <atan+0x2c0>)
 8008918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891c:	f7f7 fc26 	bl	800016c <__adddf3>
 8008920:	4642      	mov	r2, r8
 8008922:	464b      	mov	r3, r9
 8008924:	f7f7 fdd8 	bl	80004d8 <__aeabi_dmul>
 8008928:	a361      	add	r3, pc, #388	@ (adr r3, 8008ab0 <atan+0x2c8>)
 800892a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892e:	4680      	mov	r8, r0
 8008930:	4689      	mov	r9, r1
 8008932:	4630      	mov	r0, r6
 8008934:	4639      	mov	r1, r7
 8008936:	f7f7 fdcf 	bl	80004d8 <__aeabi_dmul>
 800893a:	a35f      	add	r3, pc, #380	@ (adr r3, 8008ab8 <atan+0x2d0>)
 800893c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008940:	f7f7 fc12 	bl	8000168 <__aeabi_dsub>
 8008944:	4632      	mov	r2, r6
 8008946:	463b      	mov	r3, r7
 8008948:	f7f7 fdc6 	bl	80004d8 <__aeabi_dmul>
 800894c:	a35c      	add	r3, pc, #368	@ (adr r3, 8008ac0 <atan+0x2d8>)
 800894e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008952:	f7f7 fc09 	bl	8000168 <__aeabi_dsub>
 8008956:	4632      	mov	r2, r6
 8008958:	463b      	mov	r3, r7
 800895a:	f7f7 fdbd 	bl	80004d8 <__aeabi_dmul>
 800895e:	a35a      	add	r3, pc, #360	@ (adr r3, 8008ac8 <atan+0x2e0>)
 8008960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008964:	f7f7 fc00 	bl	8000168 <__aeabi_dsub>
 8008968:	4632      	mov	r2, r6
 800896a:	463b      	mov	r3, r7
 800896c:	f7f7 fdb4 	bl	80004d8 <__aeabi_dmul>
 8008970:	a357      	add	r3, pc, #348	@ (adr r3, 8008ad0 <atan+0x2e8>)
 8008972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008976:	f7f7 fbf7 	bl	8000168 <__aeabi_dsub>
 800897a:	4632      	mov	r2, r6
 800897c:	463b      	mov	r3, r7
 800897e:	f7f7 fdab 	bl	80004d8 <__aeabi_dmul>
 8008982:	4602      	mov	r2, r0
 8008984:	460b      	mov	r3, r1
 8008986:	4640      	mov	r0, r8
 8008988:	4649      	mov	r1, r9
 800898a:	f7f7 fbef 	bl	800016c <__adddf3>
 800898e:	4622      	mov	r2, r4
 8008990:	462b      	mov	r3, r5
 8008992:	f7f7 fda1 	bl	80004d8 <__aeabi_dmul>
 8008996:	f1ba 3fff 	cmp.w	sl, #4294967295
 800899a:	4602      	mov	r2, r0
 800899c:	460b      	mov	r3, r1
 800899e:	d144      	bne.n	8008a2a <atan+0x242>
 80089a0:	4620      	mov	r0, r4
 80089a2:	4629      	mov	r1, r5
 80089a4:	f7f7 fbe0 	bl	8000168 <__aeabi_dsub>
 80089a8:	e733      	b.n	8008812 <atan+0x2a>
 80089aa:	2200      	movs	r2, #0
 80089ac:	4b4f      	ldr	r3, [pc, #316]	@ (8008aec <atan+0x304>)
 80089ae:	f7f7 fbdb 	bl	8000168 <__aeabi_dsub>
 80089b2:	2200      	movs	r2, #0
 80089b4:	4606      	mov	r6, r0
 80089b6:	460f      	mov	r7, r1
 80089b8:	4620      	mov	r0, r4
 80089ba:	4629      	mov	r1, r5
 80089bc:	4b4b      	ldr	r3, [pc, #300]	@ (8008aec <atan+0x304>)
 80089be:	f7f7 fbd5 	bl	800016c <__adddf3>
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	4630      	mov	r0, r6
 80089c8:	4639      	mov	r1, r7
 80089ca:	f7f7 feaf 	bl	800072c <__aeabi_ddiv>
 80089ce:	f04f 0a01 	mov.w	sl, #1
 80089d2:	4604      	mov	r4, r0
 80089d4:	460d      	mov	r5, r1
 80089d6:	e767      	b.n	80088a8 <atan+0xc0>
 80089d8:	4b46      	ldr	r3, [pc, #280]	@ (8008af4 <atan+0x30c>)
 80089da:	429e      	cmp	r6, r3
 80089dc:	d21a      	bcs.n	8008a14 <atan+0x22c>
 80089de:	2200      	movs	r2, #0
 80089e0:	4b45      	ldr	r3, [pc, #276]	@ (8008af8 <atan+0x310>)
 80089e2:	f7f7 fbc1 	bl	8000168 <__aeabi_dsub>
 80089e6:	2200      	movs	r2, #0
 80089e8:	4606      	mov	r6, r0
 80089ea:	460f      	mov	r7, r1
 80089ec:	4620      	mov	r0, r4
 80089ee:	4629      	mov	r1, r5
 80089f0:	4b41      	ldr	r3, [pc, #260]	@ (8008af8 <atan+0x310>)
 80089f2:	f7f7 fd71 	bl	80004d8 <__aeabi_dmul>
 80089f6:	2200      	movs	r2, #0
 80089f8:	4b3c      	ldr	r3, [pc, #240]	@ (8008aec <atan+0x304>)
 80089fa:	f7f7 fbb7 	bl	800016c <__adddf3>
 80089fe:	4602      	mov	r2, r0
 8008a00:	460b      	mov	r3, r1
 8008a02:	4630      	mov	r0, r6
 8008a04:	4639      	mov	r1, r7
 8008a06:	f7f7 fe91 	bl	800072c <__aeabi_ddiv>
 8008a0a:	f04f 0a02 	mov.w	sl, #2
 8008a0e:	4604      	mov	r4, r0
 8008a10:	460d      	mov	r5, r1
 8008a12:	e749      	b.n	80088a8 <atan+0xc0>
 8008a14:	4602      	mov	r2, r0
 8008a16:	460b      	mov	r3, r1
 8008a18:	2000      	movs	r0, #0
 8008a1a:	4938      	ldr	r1, [pc, #224]	@ (8008afc <atan+0x314>)
 8008a1c:	f7f7 fe86 	bl	800072c <__aeabi_ddiv>
 8008a20:	f04f 0a03 	mov.w	sl, #3
 8008a24:	4604      	mov	r4, r0
 8008a26:	460d      	mov	r5, r1
 8008a28:	e73e      	b.n	80088a8 <atan+0xc0>
 8008a2a:	4b35      	ldr	r3, [pc, #212]	@ (8008b00 <atan+0x318>)
 8008a2c:	4e35      	ldr	r6, [pc, #212]	@ (8008b04 <atan+0x31c>)
 8008a2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a36:	f7f7 fb97 	bl	8000168 <__aeabi_dsub>
 8008a3a:	4622      	mov	r2, r4
 8008a3c:	462b      	mov	r3, r5
 8008a3e:	f7f7 fb93 	bl	8000168 <__aeabi_dsub>
 8008a42:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8008a46:	4602      	mov	r2, r0
 8008a48:	460b      	mov	r3, r1
 8008a4a:	e9d6 0100 	ldrd	r0, r1, [r6]
 8008a4e:	f7f7 fb8b 	bl	8000168 <__aeabi_dsub>
 8008a52:	f1bb 0f00 	cmp.w	fp, #0
 8008a56:	4604      	mov	r4, r0
 8008a58:	460d      	mov	r5, r1
 8008a5a:	f6bf aee4 	bge.w	8008826 <atan+0x3e>
 8008a5e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008a62:	461d      	mov	r5, r3
 8008a64:	e6df      	b.n	8008826 <atan+0x3e>
 8008a66:	a51c      	add	r5, pc, #112	@ (adr r5, 8008ad8 <atan+0x2f0>)
 8008a68:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008a6c:	e6db      	b.n	8008826 <atan+0x3e>
 8008a6e:	bf00      	nop
 8008a70:	54442d18 	.word	0x54442d18
 8008a74:	3ff921fb 	.word	0x3ff921fb
 8008a78:	8800759c 	.word	0x8800759c
 8008a7c:	7e37e43c 	.word	0x7e37e43c
 8008a80:	e322da11 	.word	0xe322da11
 8008a84:	3f90ad3a 	.word	0x3f90ad3a
 8008a88:	24760deb 	.word	0x24760deb
 8008a8c:	3fa97b4b 	.word	0x3fa97b4b
 8008a90:	a0d03d51 	.word	0xa0d03d51
 8008a94:	3fb10d66 	.word	0x3fb10d66
 8008a98:	c54c206e 	.word	0xc54c206e
 8008a9c:	3fb745cd 	.word	0x3fb745cd
 8008aa0:	920083ff 	.word	0x920083ff
 8008aa4:	3fc24924 	.word	0x3fc24924
 8008aa8:	5555550d 	.word	0x5555550d
 8008aac:	3fd55555 	.word	0x3fd55555
 8008ab0:	2c6a6c2f 	.word	0x2c6a6c2f
 8008ab4:	bfa2b444 	.word	0xbfa2b444
 8008ab8:	52defd9a 	.word	0x52defd9a
 8008abc:	3fadde2d 	.word	0x3fadde2d
 8008ac0:	af749a6d 	.word	0xaf749a6d
 8008ac4:	3fb3b0f2 	.word	0x3fb3b0f2
 8008ac8:	fe231671 	.word	0xfe231671
 8008acc:	3fbc71c6 	.word	0x3fbc71c6
 8008ad0:	9998ebc4 	.word	0x9998ebc4
 8008ad4:	3fc99999 	.word	0x3fc99999
 8008ad8:	54442d18 	.word	0x54442d18
 8008adc:	bff921fb 	.word	0xbff921fb
 8008ae0:	440fffff 	.word	0x440fffff
 8008ae4:	7ff00000 	.word	0x7ff00000
 8008ae8:	3fdbffff 	.word	0x3fdbffff
 8008aec:	3ff00000 	.word	0x3ff00000
 8008af0:	3ff2ffff 	.word	0x3ff2ffff
 8008af4:	40038000 	.word	0x40038000
 8008af8:	3ff80000 	.word	0x3ff80000
 8008afc:	bff00000 	.word	0xbff00000
 8008b00:	08008f28 	.word	0x08008f28
 8008b04:	08008f48 	.word	0x08008f48

08008b08 <_init>:
 8008b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0a:	bf00      	nop
 8008b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b0e:	bc08      	pop	{r3}
 8008b10:	469e      	mov	lr, r3
 8008b12:	4770      	bx	lr

08008b14 <_fini>:
 8008b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b16:	bf00      	nop
 8008b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1a:	bc08      	pop	{r3}
 8008b1c:	469e      	mov	lr, r3
 8008b1e:	4770      	bx	lr
