*
*---- act defproc: cell::g_0x5<> -----
* raw ports:  in[0] out
*
.subckt _8_8cell_8_8g_0x5 in_20_3 out
*.PININFO in_20_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (combinational)
*
* --- end node flags ---
*
M0_0_ out in_20_3 #l1 GND nch W=0.3U L=0.12U
M0_1_ #l1 in_20_3 GND GND nch W=0.3U L=0.12U
.ends
*---- end of process: g_0x5<> -----
.subckt foo a b
xcpx1 c d _8_8cell_8_8g_0x5
xcpx0 a b _8_8cell_8_8g_0x5
.ends
