<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="MGCChapter" />
<meta name="DC.Title" content="Mixed-Language Simulation" />
<meta name="abstract" content="Questa SIM allows you to simulate designs that are written in VHDL, SystemC, Verilog, and SystemVerilog. While design units must be entirely of one language type, any design unit may instantiate other design units from another language. Any instance in the design hierarchy may be a design unit from another language without restriction." />
<meta name="description" content="Questa SIM allows you to simulate designs that are written in VHDL, SystemC, Verilog, and SystemVerilog. While design units must be entirely of one language type, any design unit may instantiate other design units from another language. Any instance in the design hierarchy may be a design unit from another language without restriction." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id95143c12-f1b5-4bb1-a48c-09dae4fb4bb4" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Mixed-Language Simulation</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Mixed-Language Simulation" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id95143c12-f1b5-4bb1-a48c-09dae4fb4bb4">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1"> Mixed-Language Simulation</h1>
<div class="body MGCBody"><div class="abstract MGCAbstract"><span class="shortdesc"><span class="ph fmvar:ProductName">Questa SIM</span> allows you to simulate designs
that are written in VHDL, <span class="ph">SystemC, </span>Verilog, and SystemVerilog.
While design units must be entirely of one language type, any design
unit may instantiate other design units from another language. Any
instance in the design hierarchy may be a design unit from another
language without restriction. </span>
</div>
<p class="p">In addition, <span class="ph fmvar:ProductName">Questa SIM</span> supports
a procedural interface between SystemC and SystemVerilog, so you
may make calls between these languages at the procedural level.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/General_BasicMixedLanguageFlow_id4f7ac5ac.html" title="Simulating mixed-language designs with Questa SIM consists of a few basic steps. The actions you take for each step in the flow depend on which languages your design units are written in and where they are in the design hierarchy. ">Basic Mixed-Language Flow</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_DifferentCompilersCommonDesignLibraries_id96cdda4e.html" title="Depending on the language of your design units, you need to use the appropriate compilation command before running a simulation on the mixed-language design. ">Different Compilers with Common Design Libraries</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemverilogBindConstructInMixedLanguageDesigns_ide04c8136.html" title="The SystemVerilog bind construct allows you to bind a Verilog design unit to another Verilog design unit or to a VHDL design unit or to a SystemC module. This is especially useful for binding SystemVerilog assertions to your SystemC, VHDL, Verilog and mixed-language designs during verification. ">The SystemVerilog bind Construct in Mixed-Language Designs</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_OptimizingMixedDesigns_id2f70f9ab.html" title="The vopt command performs global optimizations to improve simulator performance. You run vopt on the top-level design unit. ">Optimizing Mixed Designs</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_SimulatorResolutionLimit_id3e98ae5f.html" title="In a mixed-language design with only one top-level design unit, the resolution for simulation time of the top design unit is applied to the whole design. ">Simulator Resolution Limit</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_RuntimeModelingSemantics_id6f641cae.html" title="The Questa SIM simulator is compliant with all pertinent Language Reference Manuals for each language of a mixed-language design. ">Runtime Modeling Semantics</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_MappingDataTypes_id229919b5.html" title="Cross-language (HDL) instantiation does not require additional effort on your part. As Questa SIM loads a design, it detects cross-language instantiations because it can determine the language type of each design unit as it is loaded from a library. Questa SIM then performs the necessary adaptations and data type conversions automatically. ">Mapping Data Types</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VhdlInstantiatingVerilogSystemverilog_id13eb3485.html" title="Once you have generated a component declaration for a Verilog module, you can instantiate the component just like any other VHDL component. You can reference a Verilog module in the entity aspect of a component configuration—all you need to do is specify a module name instead of an entity name. You can also specify an optional secondary name for an optimized sub-module. ">VHDL Instantiating Verilog or SystemVerilog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogSystemverilogInstantiatingVhdl_id0e0a2de3.html" title="You can reference a VHDL entity or configuration from Verilog or SystemVerilog as though the design unit is a module or a configuration of the same name. ">Verilog or SystemVerilog Instantiating VHDL</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SharingUserDefinedTypes_id1fd77c2b.html" title="You can use shared VHDL packages for both VHDL and Verilog/SystemVerilog. Each usage takes a different VHDL construct. ">Sharing User-Defined Types</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemcInstantiatingVerilogSystemverilog_id4889d79f.html" title="To instantiate Verilog or SystemVerilog modules into a SystemC design, you must first create a SystemC foreign module declaration for each Verilog/SystemVerilog module. Once you have created the foreign module declaration, you can instantiate the foreign module just like any other SystemC module. ">SystemC Instantiating Verilog or SystemVerilog</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogSystemverilogInstantiatingSystemc_id16dae6b0.html" title="You can reference a SystemC module from Verilog/SystemVerilog as though the design unit is a module of the same name.">Verilog or SystemVerilog Instantiating SystemC</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemcInstantiatingVhdl_ide4255c81.html" title="To instantiate VHDL design units into a SystemC design, you must first generate a SystemC foreign module declaration for each VHDL design unit you want to instantiate. ">SystemC Instantiating VHDL</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VhdlInstantiatingSystemc_idcbf2db1a.html" title="To instantiate SystemC in a VHDL design, you must create a component declaration for the SystemC module. Once you have generated the component declaration, you can instantiate the SystemC component just like any other VHDL component. ">VHDL Instantiating SystemC</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemcProceduralInterfaceSystemverilog_idb622845a.html" title="SystemC designs can communicate with SystemVerilog through a procedural interface, the SystemVerilog Direct Programming Interface (DPI). In contrast to a hierarchical interface, where communication is advanced through signals and ports, DPI communications consists of task and function calls passing data as arguments. This type of interface can be useful in transaction level modeling, in which bus functional models are widely used.">SystemC Procedural Interface to SystemVerilog</a></strong></li>
</ul>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Mixed-Language Simulation"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/MGCChap_MixedLanguageSimulation_id95143c12.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>