# do riscv_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v 
# -- Compiling module gen_gr
# 
# Top level modules:
# 	gen_gr
# End time: 18:39:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 18:39:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/ip/OnChipRAM {/home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/ip/OnChipRAM" /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v 
# -- Compiling module OnChipRAM
# 
# Top level modules:
# 	OnChipRAM
# End time: 18:39:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/ip/CodeROM {/home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/ip/CodeROM" /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v 
# -- Compiling module CodeROM
# 
# Top level modules:
# 	CodeROM
# End time: 18:39:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 18:39:42 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:42 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 18:39:43 on Feb 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 18:39:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/zerokfy/work/repo/riscv/src/rtl {/home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:43 on Feb 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/zerokfy/work/repo/riscv/src/rtl" /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 18:39:43 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd /home/zerokfy/work/repo/riscv/prj
# reading /opt/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/gen_gr.v 
# -- Compiling module gen_gr
# 
# Top level modules:
# 	gen_gr
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/ram_wrap.v 
# -- Compiling module ram_wrap
# 
# Top level modules:
# 	ram_wrap
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/riscv_top.v 
# -- Compiling module riscv_top
# 
# Top level modules:
# 	riscv_top
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/rom_wrap.v 
# -- Compiling module rom_wrap
# 
# Top level modules:
# 	rom_wrap
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/src/rtl/rv32i_core.v 
# -- Compiling module rv32i_core
# 
# Top level modules:
# 	rv32i_core
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 30 -work work /home/zerokfy/work/repo/riscv/src/rtl/seg7_ctrl.v 
# -- Compiling module seg7_ctrl
# -- Compiling module digit_dec
# 
# Top level modules:
# 	seg7_ctrl
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:28 on Feb 25,2018
# vlog -reportprogress 30 -work work /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v 
# -- Compiling module sim_top
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:40:28 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:33 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/ip/CodeROM/CodeROM.v 
# -- Compiling module CodeROM
# 
# Top level modules:
# 	CodeROM
# End time: 18:40:33 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:37 on Feb 25,2018
# vlog -reportprogress 300 -work work /home/zerokfy/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v 
# -- Compiling module OnChipRAM
# 
# Top level modules:
# 	OnChipRAM
# End time: 18:40:37 on Feb 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript work.tb -L altera_mf_ver -L altera_mf
# vsim -i -l msim_transcript work.tb -L altera_mf_ver -L altera_mf 
# Start time: 18:40:57 on Feb 25,2018
# Loading work.tb
# Loading work.sim_top
# Loading work.riscv_top
# Loading work.seg7_ctrl
# Loading work.digit_dec
# Loading work.ram_wrap
# Loading work.OnChipRAM
# Loading altera_mf_ver.altsyncram
# Loading work.rom_wrap
# Loading work.CodeROM
# Loading work.rv32i_core
# Loading work.gen_gr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/p_reset
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/m_clock
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/idata
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/iaddr
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/pc
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/inst
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/rs1
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/rs2
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/rd
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/imm12
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/imm
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/order
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/ift
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/dec
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exer
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exei_1
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exei_2
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exei_jalr
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exes
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exeb
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exeu
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/exej
restart
run -all
# ** Note: $stop    : /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v(39)
#    Time: 2003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v line 39
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/daddr
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v(39)
#    Time: 2003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v line 39
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/dmem_write
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/dmem_read
add wave -position end  sim:/tb/sim_top_instance/logic_top/core/rdata
restart
# Closing VCD file "sim_top.vcd"
run -all
# ** Note: $stop    : /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v(39)
#    Time: 2003 ns  Iteration: 1  Instance: /tb/sim_top_instance
# Break in Module sim_top at /home/zerokfy/work/repo/riscv/src/rtl/sim_top.v line 39
# End time: 19:36:02 on Feb 25,2018, Elapsed time: 0:55:05
# Errors: 0, Warnings: 0
