INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/alu_design/alu_design.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/alu_design/alu_design.srcs/sim_1/new/alu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_sim
