#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 10:59:56 2020
# Process ID: 15683
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_3_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_3_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_3_expand_3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1434.641 ; gain = 92.000 ; free physical = 1262 ; free virtual = 3884
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_3_expand_3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 16 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:219]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire2_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/biasing_fire3_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire2' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire2_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire2_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:108]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:111]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:114]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:206]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:207]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:208]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:209]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:210]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:211]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:212]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:213]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:214]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:215]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:216]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:217]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:218]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:219]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:220]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:221]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:222]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:223]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:224]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:225]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:226]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:227]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:228]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:229]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:230]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:231]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:232]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:233]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:234]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:235]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:236]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:237]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:238]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:239]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:240]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire2_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:241]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire2_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire2_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire2' (6#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_expand3' (7#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom_fire3_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire3_expand3' [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire3_expand3' (8#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/rom2_fire3_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire3' (9#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/wrapper_rom_fire3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_3_expand_3' (10#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/fire2_3_expand3.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.391 ; gain = 174.750 ; free physical = 1216 ; free virtual = 3857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1517.391 ; gain = 174.750 ; free physical = 1232 ; free virtual = 3873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1517.391 ; gain = 174.750 ; free physical = 1232 ; free virtual = 3873
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.969 ; gain = 0.000 ; free physical = 668 ; free virtual = 3406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2041.969 ; gain = 0.000 ; free physical = 666 ; free virtual = 3405
Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2041.969 ; gain = 1.000 ; free physical = 666 ; free virtual = 3405
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.969 ; gain = 699.328 ; free physical = 794 ; free virtual = 3518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.969 ; gain = 699.328 ; free physical = 794 ; free virtual = 3518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2041.969 ; gain = 699.328 ; free physical = 787 ; free virtual = 3519
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_37" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_38" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_39" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_40" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_41" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_42" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_43" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_44" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_45" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_46" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_47" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_48" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_49" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_50" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_51" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_52" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_53" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_54" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_55" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_56" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_57" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_58" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_59" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_60" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_61" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 2041.969 ; gain = 699.328 ; free physical = 781 ; free virtual = 3507
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|     34384|
|2     |fire2_3_expand_3__GB1 |           1|      6255|
|3     |fire2_3_expand_3__GB2 |           1|     16704|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 259   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  17 Input     16 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 193   
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_3_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 259   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 65    
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom2_fire3_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rom2_fire2_expand3 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module wrapper_rom_fire2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[34][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[34][1] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][2]' (FD) to 'i_0/biasing_wire_reg[40][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][3]' (FD) to 'i_0/biasing_wire_reg[34][4]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][4]' (FD) to 'i_0/biasing_wire_reg[34][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[34][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[34][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[34][7] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][8]' (FD) to 'i_0/biasing_wire_reg[34][9]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][9]' (FD) to 'i_0/biasing_wire_reg[34][10]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][10]' (FD) to 'i_0/biasing_wire_reg[34][11]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][11]' (FD) to 'i_0/biasing_wire_reg[34][12]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][12]' (FD) to 'i_0/biasing_wire_reg[34][13]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][13]' (FD) to 'i_0/biasing_wire_reg[34][14]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][14]' (FD) to 'i_0/biasing_wire_reg[34][15]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][15]' (FD) to 'i_0/biasing_wire_reg[34][16]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][16]' (FD) to 'i_0/biasing_wire_reg[34][17]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][17]' (FD) to 'i_0/biasing_wire_reg[34][18]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][18]' (FD) to 'i_0/biasing_wire_reg[34][19]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][19]' (FD) to 'i_0/biasing_wire_reg[34][20]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][20]' (FD) to 'i_0/biasing_wire_reg[34][21]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][21]' (FD) to 'i_0/biasing_wire_reg[34][22]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][22]' (FD) to 'i_0/biasing_wire_reg[34][23]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][23]' (FD) to 'i_0/biasing_wire_reg[34][24]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][24]' (FD) to 'i_0/biasing_wire_reg[34][25]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][25]' (FD) to 'i_0/biasing_wire_reg[34][26]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][26]' (FD) to 'i_0/biasing_wire_reg[34][27]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][27]' (FD) to 'i_0/biasing_wire_reg[34][28]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][28]' (FD) to 'i_0/biasing_wire_reg[34][29]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][29]' (FD) to 'i_0/biasing_wire_reg[34][30]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][30]' (FD) to 'i_0/biasing_wire_reg[34][31]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[34][31]' (FD) to 'i_0/biasing_wire_reg[33][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[40][0]' (FD) to 'i_0/biasing_wire_reg[40][1]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[40][1]' (FD) to 'i_0/biasing_wire_reg[40][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[40][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[40][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][4] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[40][5]' (FD) to 'i_0/biasing_wire_reg[40][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[40][6] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[40][7]' (FD) to 'i_0/biasing_wire_reg[33][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[40][31] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][0]' (FD) to 'i_0/biasing_wire_reg[33][2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[33][1] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][2]' (FD) to 'i_0/biasing_wire_reg[33][9]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][3]' (FD) to 'i_0/biasing_wire_reg[41][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[33][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[33][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[33][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[33][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[33][8] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][9]' (FD) to 'i_0/biasing_wire_reg[33][10]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][10]' (FD) to 'i_0/biasing_wire_reg[33][11]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][11]' (FD) to 'i_0/biasing_wire_reg[33][12]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][12]' (FD) to 'i_0/biasing_wire_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][13]' (FD) to 'i_0/biasing_wire_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][14]' (FD) to 'i_0/biasing_wire_reg[33][15]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][15]' (FD) to 'i_0/biasing_wire_reg[33][16]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][16]' (FD) to 'i_0/biasing_wire_reg[33][17]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][17]' (FD) to 'i_0/biasing_wire_reg[33][18]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][18]' (FD) to 'i_0/biasing_wire_reg[33][19]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][19]' (FD) to 'i_0/biasing_wire_reg[33][20]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][20]' (FD) to 'i_0/biasing_wire_reg[33][21]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][21]' (FD) to 'i_0/biasing_wire_reg[33][22]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][22]' (FD) to 'i_0/biasing_wire_reg[33][23]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][23]' (FD) to 'i_0/biasing_wire_reg[33][24]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][24]' (FD) to 'i_0/biasing_wire_reg[33][25]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][25]' (FD) to 'i_0/biasing_wire_reg[33][26]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][26]' (FD) to 'i_0/biasing_wire_reg[33][27]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][27]' (FD) to 'i_0/biasing_wire_reg[33][28]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][28]' (FD) to 'i_0/biasing_wire_reg[33][29]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][29]' (FD) to 'i_0/biasing_wire_reg[33][30]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][30]' (FD) to 'i_0/biasing_wire_reg[33][31]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[33][31]' (FD) to 'i_0/biasing_wire_reg[41][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[41][0] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[41][1]' (FD) to 'i_0/biasing_wire_reg[41][6]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[41][2]' (FD) to 'i_0/biasing_wire_reg[41][4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][3] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[41][4]' (FD) to 'i_0/biasing_wire_reg[42][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[41][5] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[41][6]' (FD) to 'i_0/biasing_wire_reg[31][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[41][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[41][31] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[31][0]' (FD) to 'i_0/biasing_wire_reg[31][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[31][2] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[31][3]' (FD) to 'i_0/biasing_wire_reg[31][4]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[31][4]' (FD) to 'i_0/biasing_wire_reg[31][5]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[31][5]' (FD) to 'i_0/biasing_wire_reg[31][6]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[31][6]' (FD) to 'i_0/biasing_wire_reg[42][3]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][0]' (FD) to 'i_0/biasing_wire_reg[42][7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[42][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[42][2] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][3]' (FD) to 'i_0/biasing_wire_reg[42][4]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][4]' (FD) to 'i_0/biasing_wire_reg[42][5]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][5]' (FD) to 'i_0/biasing_wire_reg[42][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[42][6] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][7]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][8]' (FD) to 'i_0/biasing_wire_reg[42][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[42][9] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][10]' (FD) to 'i_0/biasing_wire_reg[42][11]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][11]' (FD) to 'i_0/biasing_wire_reg[42][12]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][12]' (FD) to 'i_0/biasing_wire_reg[42][13]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][13]' (FD) to 'i_0/biasing_wire_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][14]' (FD) to 'i_0/biasing_wire_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][15]' (FD) to 'i_0/biasing_wire_reg[42][16]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][16]' (FD) to 'i_0/biasing_wire_reg[42][17]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][17]' (FD) to 'i_0/biasing_wire_reg[42][18]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][18]' (FD) to 'i_0/biasing_wire_reg[42][19]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][19]' (FD) to 'i_0/biasing_wire_reg[42][20]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][20]' (FD) to 'i_0/biasing_wire_reg[42][21]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][21]' (FD) to 'i_0/biasing_wire_reg[42][22]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][22]' (FD) to 'i_0/biasing_wire_reg[42][23]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][23]' (FD) to 'i_0/biasing_wire_reg[42][24]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][24]' (FD) to 'i_0/biasing_wire_reg[42][25]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][25]' (FD) to 'i_0/biasing_wire_reg[42][26]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][26]' (FD) to 'i_0/biasing_wire_reg[42][27]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][27]' (FD) to 'i_0/biasing_wire_reg[42][28]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][28]' (FD) to 'i_0/biasing_wire_reg[42][29]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][29]' (FD) to 'i_0/biasing_wire_reg[42][30]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][30]' (FD) to 'i_0/biasing_wire_reg[42][31]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[42][31]' (FD) to 'i_0/biasing_wire_reg[29][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[30][0] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][1]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[30][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[30][3] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][4]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[30][5] )
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][6]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][7]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][8]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'i_0/biasing_wire_reg[30][9]' (FD) to 'i_0/biasing_wire_reg[29][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[29][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\biasing_wire_reg[29][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\biasing_wire_reg[29][27] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:17 . Memory (MB): peak = 2097.172 ; gain = 754.531 ; free physical = 626 ; free virtual = 3277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire3_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
|rom_fire2_expand3 | p_0_out    | 128x16        | LUT            | 
+------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_3 | (P+A*B'')'  | 16     | 16     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire2_3_expand_3__GB0 |           1|     12044|
|2     |fire2_3_expand_3__GB1 |           1|      2590|
|3     |fire2_3_expand_3__GB2 |           1|      7610|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:15 ; elapsed = 00:04:28 . Memory (MB): peak = 2097.172 ; gain = 754.531 ; free physical = 377 ; free virtual = 3118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:05:18 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 333 ; free virtual = 3053
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |fire2_3_expand_3_GT0 |           1|     22244|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:12 ; elapsed = 00:05:27 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 366 ; free virtual = 3065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net p_0_in__0[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:14 ; elapsed = 00:05:29 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 349 ; free virtual = 3062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:14 ; elapsed = 00:05:29 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 350 ; free virtual = 3062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:17 ; elapsed = 00:05:32 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 348 ; free virtual = 3060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:20 ; elapsed = 00:05:35 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 349 ; free virtual = 3059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:21 ; elapsed = 00:05:35 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 299 ; free virtual = 3056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 299 ; free virtual = 3056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   520|
|2     |DSP48E1_2 |    63|
|3     |DSP48E1_3 |     1|
|4     |LUT1      |   636|
|5     |LUT2      |  1099|
|6     |LUT3      |   465|
|7     |LUT4      |   257|
|8     |LUT5      |  1260|
|9     |LUT6      |  4046|
|10    |MUXF7     |  1433|
|11    |FDRE      |  2371|
|12    |FDSE      |    14|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  | 12165|
|2     |  \genblk1[0].mac_i   |mac               |    75|
|3     |  \genblk1[10].mac_i  |mac_0             |   124|
|4     |  \genblk1[11].mac_i  |mac_1             |   119|
|5     |  \genblk1[12].mac_i  |mac_2             |   117|
|6     |  \genblk1[13].mac_i  |mac_3             |   121|
|7     |  \genblk1[14].mac_i  |mac_4             |    97|
|8     |  \genblk1[15].mac_i  |mac_5             |   120|
|9     |  \genblk1[16].mac_i  |mac_6             |   122|
|10    |  \genblk1[17].mac_i  |mac_7             |   124|
|11    |  \genblk1[18].mac_i  |mac_8             |   122|
|12    |  \genblk1[19].mac_i  |mac_9             |    41|
|13    |  \genblk1[1].mac_i   |mac_10            |   114|
|14    |  \genblk1[20].mac_i  |mac_11            |   124|
|15    |  \genblk1[21].mac_i  |mac_12            |   119|
|16    |  \genblk1[22].mac_i  |mac_13            |   118|
|17    |  \genblk1[23].mac_i  |mac_14            |    98|
|18    |  \genblk1[24].mac_i  |mac_15            |   116|
|19    |  \genblk1[25].mac_i  |mac_16            |   123|
|20    |  \genblk1[26].mac_i  |mac_17            |    89|
|21    |  \genblk1[27].mac_i  |mac_18            |   119|
|22    |  \genblk1[28].mac_i  |mac_19            |   126|
|23    |  \genblk1[29].mac_i  |mac_20            |   123|
|24    |  \genblk1[2].mac_i   |mac_21            |   117|
|25    |  \genblk1[30].mac_i  |mac_22            |    70|
|26    |  \genblk1[31].mac_i  |mac_23            |    45|
|27    |  \genblk1[32].mac_i  |mac_24            |    97|
|28    |  \genblk1[33].mac_i  |mac_25            |   120|
|29    |  \genblk1[34].mac_i  |mac_26            |   136|
|30    |  \genblk1[35].mac_i  |mac_27            |    45|
|31    |  \genblk1[36].mac_i  |mac_28            |    45|
|32    |  \genblk1[37].mac_i  |mac_29            |   118|
|33    |  \genblk1[38].mac_i  |mac_30            |   105|
|34    |  \genblk1[39].mac_i  |mac_31            |    72|
|35    |  \genblk1[3].mac_i   |mac_32            |   124|
|36    |  \genblk1[40].mac_i  |mac_33            |   117|
|37    |  \genblk1[41].mac_i  |mac_34            |   118|
|38    |  \genblk1[42].mac_i  |mac_35            |   125|
|39    |  \genblk1[43].mac_i  |mac_36            |   115|
|40    |  \genblk1[44].mac_i  |mac_37            |   104|
|41    |  \genblk1[45].mac_i  |mac_38            |   122|
|42    |  \genblk1[46].mac_i  |mac_39            |   120|
|43    |  \genblk1[47].mac_i  |mac_40            |    70|
|44    |  \genblk1[48].mac_i  |mac_41            |    71|
|45    |  \genblk1[49].mac_i  |mac_42            |   117|
|46    |  \genblk1[4].mac_i   |mac_43            |   124|
|47    |  \genblk1[50].mac_i  |mac_44            |   130|
|48    |  \genblk1[51].mac_i  |mac_45            |   118|
|49    |  \genblk1[52].mac_i  |mac_46            |   117|
|50    |  \genblk1[53].mac_i  |mac_47            |    71|
|51    |  \genblk1[54].mac_i  |mac_48            |   100|
|52    |  \genblk1[55].mac_i  |mac_49            |    73|
|53    |  \genblk1[56].mac_i  |mac_50            |    46|
|54    |  \genblk1[57].mac_i  |mac_51            |   115|
|55    |  \genblk1[58].mac_i  |mac_52            |    95|
|56    |  \genblk1[59].mac_i  |mac_53            |   124|
|57    |  \genblk1[5].mac_i   |mac_54            |   116|
|58    |  \genblk1[60].mac_i  |mac_55            |   126|
|59    |  \genblk1[61].mac_i  |mac_56            |   121|
|60    |  \genblk1[62].mac_i  |mac_57            |   126|
|61    |  \genblk1[63].mac_i  |mac_58            |    73|
|62    |  \genblk1[6].mac_i   |mac_59            |   124|
|63    |  \genblk1[7].mac_i   |mac_60            |    95|
|64    |  \genblk1[8].mac_i   |mac_61            |   118|
|65    |  \genblk1[9].mac_i   |mac_62            |    70|
|66    |  u_2                 |wrapper_rom_fire2 |  1475|
|67    |    u1                |rom_fire2_expand3 |  1475|
|68    |  u_3                 |wrapper_rom_fire3 |  1029|
|69    |    u1                |rom_fire3_expand3 |  1029|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 2192.484 ; gain = 849.844 ; free physical = 299 ; free virtual = 3056
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:01 ; elapsed = 00:05:14 . Memory (MB): peak = 2192.484 ; gain = 325.266 ; free physical = 324 ; free virtual = 3117
Synthesis Optimization Complete : Time (s): cpu = 00:05:21 ; elapsed = 00:05:36 . Memory (MB): peak = 2192.492 ; gain = 849.844 ; free physical = 324 ; free virtual = 3117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2192.492 ; gain = 0.000 ; free physical = 318 ; free virtual = 3048
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
539 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:28 ; elapsed = 00:05:42 . Memory (MB): peak = 2192.492 ; gain = 870.297 ; free physical = 393 ; free virtual = 3123
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2651.465 ; gain = 458.973 ; free physical = 140 ; free virtual = 2624
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2703.480 ; gain = 0.000 ; free physical = 134 ; free virtual = 2609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cd6b584d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2703.480 ; gain = 0.000 ; free physical = 134 ; free virtual = 2609
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.480 ; gain = 0.000 ; free physical = 153 ; free virtual = 2628

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3bc4673d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.035 ; gain = 8.555 ; free physical = 134 ; free virtual = 2608

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113d6a0b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.105 ; gain = 18.625 ; free physical = 205 ; free virtual = 2585

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113d6a0b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.105 ; gain = 18.625 ; free physical = 197 ; free virtual = 2585
Phase 1 Placer Initialization | Checksum: 113d6a0b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.105 ; gain = 18.625 ; free physical = 197 ; free virtual = 2585

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f8395672

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2722.105 ; gain = 18.625 ; free physical = 187 ; free virtual = 2568
Phase 2 Global Placement | Checksum: 9a6cbb76

Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 347 ; free virtual = 2851

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9a6cbb76

Time (s): cpu = 00:01:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 340 ; free virtual = 2851

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 190644bf4

Time (s): cpu = 00:01:37 ; elapsed = 00:00:52 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 353 ; free virtual = 2842

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 185e743fd

Time (s): cpu = 00:01:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 344 ; free virtual = 2840

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f26fc867

Time (s): cpu = 00:01:37 ; elapsed = 00:00:53 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 344 ; free virtual = 2840

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14c75f928

Time (s): cpu = 00:01:51 ; elapsed = 00:01:04 . Memory (MB): peak = 2729.887 ; gain = 26.406 ; free physical = 352 ; free virtual = 2839

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1cbda92c0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:09 . Memory (MB): peak = 2749.996 ; gain = 46.516 ; free physical = 331 ; free virtual = 2819

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 201126e50

Time (s): cpu = 00:01:58 ; elapsed = 00:01:10 . Memory (MB): peak = 2749.996 ; gain = 46.516 ; free physical = 322 ; free virtual = 2819

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 139cb763a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:10 . Memory (MB): peak = 2749.996 ; gain = 46.516 ; free physical = 322 ; free virtual = 2819

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 74c1419f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:23 . Memory (MB): peak = 2749.996 ; gain = 46.516 ; free physical = 331 ; free virtual = 2820
Phase 3 Detail Placement | Checksum: 74c1419f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:23 . Memory (MB): peak = 2749.996 ; gain = 46.516 ; free physical = 323 ; free virtual = 2820

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: df8763fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: df8763fc

Time (s): cpu = 00:02:23 ; elapsed = 00:01:28 . Memory (MB): peak = 2796.000 ; gain = 92.520 ; free physical = 315 ; free virtual = 2815
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.146. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12b9b7bb8

Time (s): cpu = 00:07:08 ; elapsed = 00:06:19 . Memory (MB): peak = 2797.000 ; gain = 93.520 ; free physical = 237 ; free virtual = 2636
Phase 4.1 Post Commit Optimization | Checksum: 12b9b7bb8

Time (s): cpu = 00:07:08 ; elapsed = 00:06:19 . Memory (MB): peak = 2797.000 ; gain = 93.520 ; free physical = 237 ; free virtual = 2636
Post Placement Optimization Initialization | Checksum: 1deba85a2
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.163. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f6667548

Time (s): cpu = 00:13:41 ; elapsed = 00:12:59 . Memory (MB): peak = 2817.109 ; gain = 113.629 ; free physical = 229 ; free virtual = 2559

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f6667548

Time (s): cpu = 00:13:41 ; elapsed = 00:12:59 . Memory (MB): peak = 2817.109 ; gain = 113.629 ; free physical = 222 ; free virtual = 2552

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.109 ; gain = 0.000 ; free physical = 222 ; free virtual = 2552
Phase 4.4 Final Placement Cleanup | Checksum: 15945fbb9

Time (s): cpu = 00:13:41 ; elapsed = 00:12:59 . Memory (MB): peak = 2817.109 ; gain = 113.629 ; free physical = 225 ; free virtual = 2555
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15945fbb9

Time (s): cpu = 00:13:41 ; elapsed = 00:12:59 . Memory (MB): peak = 2817.109 ; gain = 113.629 ; free physical = 224 ; free virtual = 2554
Ending Placer Task | Checksum: 13bd0e8ee

Time (s): cpu = 00:13:41 ; elapsed = 00:12:59 . Memory (MB): peak = 2817.109 ; gain = 113.629 ; free physical = 291 ; free virtual = 2621
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:45 ; elapsed = 00:13:02 . Memory (MB): peak = 2817.109 ; gain = 165.645 ; free physical = 291 ; free virtual = 2622
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 253 ; free virtual = 2582

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-33.433 |
Phase 1 Physical Synthesis Initialization | Checksum: 149769bf5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 276 ; free virtual = 2597
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-33.433 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[19][31]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[36][4]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[7]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[6]_rep__4_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__0_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[37][31]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[36][4]_rep_n_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en_reg_rep__5_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__4_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en_reg_rep__6_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[19][31]_rep_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en_reg_rep__7_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__18_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__9_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__12_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en_reg_rep__0_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__22_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__5_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__22_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__7_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__17_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__32_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__6_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__4_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__32_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__17_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__17_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net genblk1[34].mac_i/ifm_2_reg[14][5]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__21_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[5]_rep__13_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__13_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__10_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net fire2_expand_3_en. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__13_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__32_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[6]_rep__2_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[2]_rep__8_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__14_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__10_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[7]_rep__6_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__14_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__31_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__11_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__30_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__23_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__20_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ifm_2[15]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 49 nets. Created 213 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 49 nets or cells. Created 213 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-8.230 |
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 235 ; free virtual = 2625
Phase 2 Fanout Optimization | Checksum: 176f24997

Time (s): cpu = 00:01:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 236 ; free virtual = 2626

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_19
INFO: [Physopt 32-663] Processed net ofm_3[39][12].  Re-placed instance ofm_3_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_3[39][13].  Did not re-place instance ofm_3_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_3[39][14].  Did not re-place instance ofm_3_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_3[39][15].  Did not re-place instance ofm_3_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][4].  Did not re-place instance ofm_3_reg[39][4]
INFO: [Physopt 32-663] Processed net ofm_3[39][6].  Re-placed instance ofm_3_reg[39][6]
INFO: [Physopt 32-663] Processed net ofm_3[39][7].  Re-placed instance ofm_3_reg[39][7]
INFO: [Physopt 32-663] Processed net ofm_3[39][10].  Re-placed instance ofm_3_reg[39][10]
INFO: [Physopt 32-663] Processed net ofm_3[39][1].  Re-placed instance ofm_3_reg[39][1]
INFO: [Physopt 32-663] Processed net ofm_3[39][2].  Re-placed instance ofm_3_reg[39][2]
INFO: [Physopt 32-663] Processed net ofm_3[39][3].  Re-placed instance ofm_3_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_1_n_0.  Did not re-place instance ofm_2[39][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[39][10].  Did not re-place instance ofm_2_reg[39][10]
INFO: [Physopt 32-663] Processed net ofm_2[39][11].  Re-placed instance ofm_2_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_2[39][12].  Did not re-place instance ofm_2_reg[39][12]
INFO: [Physopt 32-663] Processed net ofm_2[39][14].  Re-placed instance ofm_2_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_2[39][7].  Did not re-place instance ofm_2_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_2[39][8].  Did not re-place instance ofm_2_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_3[39][5].  Did not re-place instance ofm_3_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_3[39][8].  Did not re-place instance ofm_3_reg[39][8]
INFO: [Physopt 32-663] Processed net ofm_2[39][13].  Re-placed instance ofm_2_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_2[39][15].  Did not re-place instance ofm_2_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][0].  Did not re-place instance ofm_3_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_3[39][11].  Did not re-place instance ofm_3_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_3[39][9].  Did not re-place instance ofm_3_reg[39][9]
INFO: [Physopt 32-662] Processed net ofm_2[39][0].  Did not re-place instance ofm_2_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_2[39][1].  Did not re-place instance ofm_2_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_2[39][2].  Did not re-place instance ofm_2_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_2[39][9].  Did not re-place instance ofm_2_reg[39][9]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_18_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_18
INFO: [Physopt 32-662] Processed net ofm_2[15][15]_i_1_n_0.  Did not re-place instance ofm_2[15][15]_i_1
INFO: [Physopt 32-663] Processed net biasing_wire_reg[37][31].  Re-placed instance biasing_wire_reg[37][31]
INFO: [Physopt 32-662] Processed net genblk1[15].mac_i/ofm_2[15][6]_i_5_n_0.  Did not re-place instance genblk1[15].mac_i/ofm_2[15][6]_i_5
INFO: [Physopt 32-663] Processed net ofm_2[15][10].  Re-placed instance ofm_2_reg[15][10]
INFO: [Physopt 32-663] Processed net ofm_2[15][7].  Re-placed instance ofm_2_reg[15][7]
INFO: [Physopt 32-663] Processed net ofm_2[15][8].  Re-placed instance ofm_2_reg[15][8]
INFO: [Physopt 32-663] Processed net ofm_2[15][9].  Re-placed instance ofm_2_reg[15][9]
INFO: [Physopt 32-662] Processed net ofm_2[15][11].  Did not re-place instance ofm_2_reg[15][11]
INFO: [Physopt 32-662] Processed net ofm_2[15][12].  Did not re-place instance ofm_2_reg[15][12]
INFO: [Physopt 32-662] Processed net ofm_2[15][13].  Did not re-place instance ofm_2_reg[15][13]
INFO: [Physopt 32-662] Processed net ofm_2[15][14].  Did not re-place instance ofm_2_reg[15][14]
INFO: [Physopt 32-662] Processed net ofm_3[15][15]_i_1_n_0.  Did not re-place instance ofm_3[15][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_3[15][0].  Re-placed instance ofm_3_reg[15][0]
INFO: [Physopt 32-663] Processed net ofm_3[15][10].  Re-placed instance ofm_3_reg[15][10]
INFO: [Physopt 32-662] Processed net ofm_3[15][11].  Did not re-place instance ofm_3_reg[15][11]
INFO: [Physopt 32-662] Processed net ofm_3[15][14].  Did not re-place instance ofm_3_reg[15][14]
INFO: [Physopt 32-662] Processed net ofm_3[15][15].  Did not re-place instance ofm_3_reg[15][15]
INFO: [Physopt 32-662] Processed net ofm_3[15][1].  Did not re-place instance ofm_3_reg[15][1]
INFO: [Physopt 32-662] Processed net ofm_3[15][2].  Did not re-place instance ofm_3_reg[15][2]
INFO: [Physopt 32-662] Processed net ofm_3[15][3].  Did not re-place instance ofm_3_reg[15][3]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_20_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_20
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_2_n_0.  Did not re-place instance ofm_2[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][3].  Did not re-place instance ofm_2_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_2[39][4].  Did not re-place instance ofm_2_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][5].  Did not re-place instance ofm_2_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_2[39][6].  Did not re-place instance ofm_2_reg[39][6]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_15_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_15
INFO: [Physopt 32-662] Processed net ofm_3[15][12].  Did not re-place instance ofm_3_reg[15][12]
INFO: [Physopt 32-662] Processed net ofm_3[15][13].  Did not re-place instance ofm_3_reg[15][13]
INFO: [Physopt 32-663] Processed net ofm_3[55][15]_i_2_n_0.  Re-placed instance ofm_3[55][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm_2[55][1]_i_20_n_0.  Did not re-place instance genblk1[55].mac_i/ofm_2[55][1]_i_20
INFO: [Physopt 32-663] Processed net ofm_3[55][0].  Re-placed instance ofm_3_reg[55][0]
INFO: [Physopt 32-663] Processed net ofm_3[55][11].  Re-placed instance ofm_3_reg[55][11]
INFO: [Physopt 32-663] Processed net ofm_3[55][15].  Re-placed instance ofm_3_reg[55][15]
INFO: [Physopt 32-663] Processed net ofm_3[55][1].  Re-placed instance ofm_3_reg[55][1]
INFO: [Physopt 32-663] Processed net ofm_3[55][2].  Re-placed instance ofm_3_reg[55][2]
INFO: [Physopt 32-663] Processed net ofm_3[55][3].  Re-placed instance ofm_3_reg[55][3]
INFO: [Physopt 32-663] Processed net ofm_3[55][4].  Re-placed instance ofm_3_reg[55][4]
INFO: [Physopt 32-663] Processed net ofm_3[55][9].  Re-placed instance ofm_3_reg[55][9]
INFO: [Physopt 32-663] Processed net ofm_2[22][15]_i_1_n_0.  Re-placed instance ofm_2[22][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_12_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_12
INFO: [Physopt 32-663] Processed net ofm_2[22][15].  Re-placed instance ofm_2_reg[22][15]
INFO: [Physopt 32-663] Processed net ofm_2[22][5].  Re-placed instance ofm_2_reg[22][5]
INFO: [Physopt 32-663] Processed net ofm_2[22][6].  Re-placed instance ofm_2_reg[22][6]
INFO: [Physopt 32-663] Processed net ofm_2[22][7].  Re-placed instance ofm_2_reg[22][7]
INFO: [Physopt 32-663] Processed net ofm_3[22][15]_i_1_n_0.  Re-placed instance ofm_3[22][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_3[22][10].  Re-placed instance ofm_3_reg[22][10]
INFO: [Physopt 32-663] Processed net ofm_3[22][11].  Re-placed instance ofm_3_reg[22][11]
INFO: [Physopt 32-663] Processed net ofm_3[22][12].  Re-placed instance ofm_3_reg[22][12]
INFO: [Physopt 32-663] Processed net ofm_3[22][13].  Re-placed instance ofm_3_reg[22][13]
INFO: [Physopt 32-663] Processed net ofm_3[22][14].  Re-placed instance ofm_3_reg[22][14]
INFO: [Physopt 32-663] Processed net ofm_3[22][15].  Re-placed instance ofm_3_reg[22][15]
INFO: [Physopt 32-663] Processed net ofm_3[22][1].  Re-placed instance ofm_3_reg[22][1]
INFO: [Physopt 32-663] Processed net ofm_3[22][2].  Re-placed instance ofm_3_reg[22][2]
INFO: [Physopt 32-663] Processed net ofm_3[22][3].  Re-placed instance ofm_3_reg[22][3]
INFO: [Physopt 32-663] Processed net ofm_3[22][4].  Re-placed instance ofm_3_reg[22][4]
INFO: [Physopt 32-663] Processed net ofm_3[22][5].  Re-placed instance ofm_3_reg[22][5]
INFO: [Physopt 32-663] Processed net ofm_3[22][6].  Re-placed instance ofm_3_reg[22][6]
INFO: [Physopt 32-663] Processed net ofm_3[22][7].  Re-placed instance ofm_3_reg[22][7]
INFO: [Physopt 32-663] Processed net ofm_3[22][8].  Re-placed instance ofm_3_reg[22][8]
INFO: [Physopt 32-663] Processed net ofm_3[22][9].  Re-placed instance ofm_3_reg[22][9]
INFO: [Physopt 32-663] Processed net ofm_2[22][8].  Re-placed instance ofm_2_reg[22][8]
INFO: [Physopt 32-663] Processed net ofm_3[22][0].  Re-placed instance ofm_3_reg[22][0]
INFO: [Physopt 32-663] Processed net ofm_2[15][15]_i_2_n_0.  Re-placed instance ofm_2[15][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_16_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_16
INFO: [Physopt 32-663] Processed net ofm_2[22][10].  Re-placed instance ofm_2_reg[22][10]
INFO: [Physopt 32-663] Processed net ofm_2[22][11].  Re-placed instance ofm_2_reg[22][11]
INFO: [Physopt 32-663] Processed net ofm_2[22][12].  Re-placed instance ofm_2_reg[22][12]
INFO: [Physopt 32-663] Processed net ofm_2[22][9].  Re-placed instance ofm_2_reg[22][9]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_17_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_17
INFO: [Physopt 32-663] Processed net ofm_2[55][15]_i_1_n_0.  Re-placed instance ofm_2[55][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2
INFO: [Physopt 32-663] Processed net ofm_2[55][10].  Re-placed instance ofm_2_reg[55][10]
INFO: [Physopt 32-663] Processed net ofm_2[55][11].  Re-placed instance ofm_2_reg[55][11]
INFO: [Physopt 32-663] Processed net ofm_2[55][12].  Re-placed instance ofm_2_reg[55][12]
INFO: [Physopt 32-663] Processed net ofm_2[55][13].  Re-placed instance ofm_2_reg[55][13]
INFO: [Physopt 32-663] Processed net biasing_wire_reg[36][4]_rep__0_n_0.  Re-placed instance biasing_wire_reg[36][4]_rep__0
INFO: [Physopt 32-663] Processed net ofm_3[16][15]_i_1_n_0.  Re-placed instance ofm_3[16][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_18_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_2[15][0].  Did not re-place instance ofm_2_reg[15][0]
INFO: [Physopt 32-662] Processed net ofm_2[15][15].  Did not re-place instance ofm_2_reg[15][15]
INFO: [Physopt 32-662] Processed net ofm_2[15][1].  Did not re-place instance ofm_2_reg[15][1]
INFO: [Physopt 32-662] Processed net ofm_2[15][2].  Did not re-place instance ofm_2_reg[15][2]
INFO: [Physopt 32-663] Processed net ofm_3[16][2].  Re-placed instance ofm_3_reg[16][2]
INFO: [Physopt 32-663] Processed net ofm_3[16][3].  Re-placed instance ofm_3_reg[16][3]
INFO: [Physopt 32-663] Processed net ofm_3[16][4].  Re-placed instance ofm_3_reg[16][4]
INFO: [Physopt 32-663] Processed net ofm_3[16][5].  Re-placed instance ofm_3_reg[16][5]
INFO: [Physopt 32-663] Processed net ofm_3[16][6].  Re-placed instance ofm_3_reg[16][6]
INFO: [Physopt 32-663] Processed net ofm_3[16][7].  Re-placed instance ofm_3_reg[16][7]
INFO: [Physopt 32-663] Processed net ofm_3[16][8].  Re-placed instance ofm_3_reg[16][8]
INFO: [Physopt 32-663] Processed net ofm_3[16][9].  Re-placed instance ofm_3_reg[16][9]
INFO: [Physopt 32-663] Processed net ofm_3[15][15]_i_2_n_0.  Re-placed instance ofm_3[15][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm_2[55][1]_i_19_n_0.  Did not re-place instance genblk1[55].mac_i/ofm_2[55][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_3[35][15]_i_1_n_0.  Re-placed instance ofm_3[35][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_8_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_8
INFO: [Physopt 32-663] Processed net ofm_3[35][0].  Re-placed instance ofm_3_reg[35][0]
INFO: [Physopt 32-663] Processed net ofm_3[35][10].  Re-placed instance ofm_3_reg[35][10]
INFO: [Physopt 32-663] Processed net ofm_3[35][11].  Re-placed instance ofm_3_reg[35][11]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_13_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_13
INFO: [Physopt 32-663] Processed net ofm_3[30][15]_i_1_n_0.  Re-placed instance ofm_3[30][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[30].mac_i/ofm_2[30][2]_i_20_n_0.  Did not re-place instance genblk1[30].mac_i/ofm_2[30][2]_i_20
INFO: [Physopt 32-663] Processed net ofm_3[30][9].  Re-placed instance ofm_3_reg[30][9]
INFO: [Physopt 32-663] Processed net ofm_3[35][12].  Re-placed instance ofm_3_reg[35][12]
INFO: [Physopt 32-663] Processed net ofm_3[35][15].  Re-placed instance ofm_3_reg[35][15]
INFO: [Physopt 32-663] Processed net ofm_3[35][4].  Re-placed instance ofm_3_reg[35][4]
INFO: [Physopt 32-663] Processed net ofm_3[35][5].  Re-placed instance ofm_3_reg[35][5]
INFO: [Physopt 32-663] Processed net ofm_3[35][6].  Re-placed instance ofm_3_reg[35][6]
INFO: [Physopt 32-663] Processed net ofm_3[35][7].  Re-placed instance ofm_3_reg[35][7]
INFO: [Physopt 32-663] Processed net ofm_3[35][8].  Re-placed instance ofm_3_reg[35][8]
INFO: [Physopt 32-663] Processed net ofm_3[35][9].  Re-placed instance ofm_3_reg[35][9]
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_7
INFO: [Physopt 32-663] Processed net ofm_3[16][0].  Re-placed instance ofm_3_reg[16][0]
INFO: [Physopt 32-663] Processed net ofm_3[16][10].  Re-placed instance ofm_3_reg[16][10]
INFO: [Physopt 32-663] Processed net ofm_3[16][11].  Re-placed instance ofm_3_reg[16][11]
INFO: [Physopt 32-663] Processed net ofm_3[16][12].  Re-placed instance ofm_3_reg[16][12]
INFO: [Physopt 32-663] Processed net ofm_3[16][13].  Re-placed instance ofm_3_reg[16][13]
INFO: [Physopt 32-663] Processed net ofm_3[16][14].  Re-placed instance ofm_3_reg[16][14]
INFO: [Physopt 32-663] Processed net ofm_3[16][15].  Re-placed instance ofm_3_reg[16][15]
INFO: [Physopt 32-663] Processed net ofm_3[16][1].  Re-placed instance ofm_3_reg[16][1]
INFO: [Physopt 32-663] Processed net weight_rom_address_reg[7]_rep__4_n_0.  Re-placed instance weight_rom_address_reg[7]_rep__4
INFO: [Physopt 32-663] Processed net genblk1[29].mac_i/mul_out_reg_i_1__26_n_0.  Re-placed instance genblk1[29].mac_i/mul_out_reg_i_1__26
INFO: [Physopt 32-663] Processed net genblk1[29].mac_i/mul_out_reg_i_18__35_n_0.  Re-placed instance genblk1[29].mac_i/mul_out_reg_i_18__35
INFO: [Physopt 32-662] Processed net ofm_3[15][4].  Did not re-place instance ofm_3_reg[15][4]
INFO: [Physopt 32-662] Processed net ofm_3[15][5].  Did not re-place instance ofm_3_reg[15][5]
INFO: [Physopt 32-662] Processed net ofm_3[15][6].  Did not re-place instance ofm_3_reg[15][6]
INFO: [Physopt 32-662] Processed net ofm_3[15][7].  Did not re-place instance ofm_3_reg[15][7]
INFO: [Physopt 32-662] Processed net ofm_3[15][8].  Did not re-place instance ofm_3_reg[15][8]
INFO: [Physopt 32-662] Processed net ofm_3[15][9].  Did not re-place instance ofm_3_reg[15][9]
INFO: [Physopt 32-662] Processed net genblk1[29].mac_i/weight_rom_address_reg[0]_rep__15_49.  Did not re-place instance genblk1[29].mac_i/mul_out_reg_i_28__26
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm_2[55][1]_i_16_n_0.  Did not re-place instance genblk1[55].mac_i/ofm_2[55][1]_i_16
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__4_2[9].  Did not re-place instance u_2/u1/mul_out_reg_i_5__27
INFO: [Physopt 32-662] Processed net ofm_2[15][3].  Did not re-place instance ofm_2_reg[15][3]
INFO: [Physopt 32-662] Processed net ofm_2[15][4].  Did not re-place instance ofm_2_reg[15][4]
INFO: [Physopt 32-662] Processed net ofm_2[15][5].  Did not re-place instance ofm_2_reg[15][5]
INFO: [Physopt 32-662] Processed net ofm_2[15][6].  Did not re-place instance ofm_2_reg[15][6]
INFO: [Physopt 32-663] Processed net ofm_2[46][15]_i_1_n_0.  Re-placed instance ofm_2[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_18_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_18
INFO: [Physopt 32-663] Processed net ofm_2[46][6].  Re-placed instance ofm_2_reg[46][6]
INFO: [Physopt 32-663] Processed net ofm_2[46][7].  Re-placed instance ofm_2_reg[46][7]
INFO: [Physopt 32-663] Processed net ofm_2[46][8].  Re-placed instance ofm_2_reg[46][8]
INFO: [Physopt 32-663] Processed net ofm_2[46][9].  Re-placed instance ofm_2_reg[46][9]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net genblk1[49].mac_i/ofm_2[49][1]_i_18_n_0.  Did not re-place instance genblk1[49].mac_i/ofm_2[49][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_3[49][15].  Did not re-place instance ofm_3_reg[49][15]
INFO: [Physopt 32-662] Processed net genblk1[29].mac_i/mul_out_reg_i_17__34_n_0.  Did not re-place instance genblk1[29].mac_i/mul_out_reg_i_17__34
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_11_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[4][15]_i_1_n_0.  Did not re-place instance ofm_2[4][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[4].mac_i/ofm_2[4][1]_i_19_n_0.  Did not re-place instance genblk1[4].mac_i/ofm_2[4][1]_i_19
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm_2[55][1]_i_15_n_0.  Did not re-place instance genblk1[55].mac_i/ofm_2[55][1]_i_15
INFO: [Physopt 32-662] Processed net ofm_2[20][15]_i_1_n_0.  Did not re-place instance ofm_2[20][15]_i_1
INFO: [Physopt 32-662] Processed net weight_rom_address[7]_i_3_n_0.  Did not re-place instance weight_rom_address[7]_i_3
INFO: [Physopt 32-662] Processed net weight_rom_address[7]_rep__4_i_1_n_0.  Did not re-place instance weight_rom_address[7]_rep__4_i_1
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_17_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_17
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_8_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_8
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_15_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_15
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_6_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_6
INFO: [Physopt 32-662] Processed net ofm_2[22][0].  Did not re-place instance ofm_2_reg[22][0]
INFO: [Physopt 32-662] Processed net ofm_2[22][1].  Did not re-place instance ofm_2_reg[22][1]
INFO: [Physopt 32-662] Processed net ofm_2[22][2].  Did not re-place instance ofm_2_reg[22][2]
INFO: [Physopt 32-662] Processed net ofm_2[22][3].  Did not re-place instance ofm_2_reg[22][3]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/mul_out_reg_i_17__41_n_0.  Did not re-place instance genblk1[25].mac_i/mul_out_reg_i_17__41
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_13_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_13
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_16_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_16
INFO: [Physopt 32-662] Processed net ofm_3[20][15]_i_1_n_0.  Did not re-place instance ofm_3[20][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][3]_i_19_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][3]_i_19
INFO: [Physopt 32-661] Optimized 154 nets.  Re-placed 154 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 154 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 154 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-5.697 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2682
Phase 3 Placement Based Optimization | Checksum: 22e012164

Time (s): cpu = 00:02:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2682

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-5.015 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2683
Phase 4 MultiInst Placement Optimization | Checksum: 170b0e249

Time (s): cpu = 00:02:46 ; elapsed = 00:01:20 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2683

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2682
Phase 5 Rewire | Checksum: 170b0e249

Time (s): cpu = 00:02:46 ; elapsed = 00:01:20 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 383 ; free virtual = 2682

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 28 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[39][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[39][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net ofm_3[30][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[35][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[46][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[22][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net biasing_wire_reg[36][4]_rep__0_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[16][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[22][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[20][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[46][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[59][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[59].mac_i/mul_out_reg_i_1__56_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[20].mac_i/mul_out_reg_i_19__32_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[0]_rep__13_n_0_repN_2 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/mul_out_reg_i_16__16_n_0 was not replicated.
INFO: [Physopt 32-571] Net u_2/u1/mul_out_reg_i_16__21_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[30][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[27].mac_i/mul_out_reg_i_1__24_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[27].mac_i/weight_rom_address_reg[7]_rep__1 was not replicated.
INFO: [Physopt 32-571] Net genblk1[46].mac_i/mul_out_reg_i_1__43_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[46].mac_i/weight_rom_address_reg[7]_rep was not replicated.
INFO: [Physopt 32-571] Net ofm_2[44][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[32].mac_i/weight_rom_address_reg[7]_rep__0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address[7]_i_3_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address[7]_rep__1_i_1_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 382 ; free virtual = 2681
Phase 6 Critical Cell Optimization | Checksum: 185597331

Time (s): cpu = 00:02:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 382 ; free virtual = 2681

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[4]_rep__7_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net weight_rom_address0_repN_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[1]_rep__30_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.163 | TNS=-5.015 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 382 ; free virtual = 2681
Phase 7 Fanout Optimization | Checksum: 14911a4f6

Time (s): cpu = 00:02:50 ; elapsed = 00:01:22 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 382 ; free virtual = 2681

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_1_n_0.  Did not re-place instance ofm_2[39][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[39][10].  Did not re-place instance ofm_2_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_2[39][12].  Did not re-place instance ofm_2_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_2[39][7].  Did not re-place instance ofm_2_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_2[39][8].  Did not re-place instance ofm_2_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_3[39][10].  Did not re-place instance ofm_3_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_3[39][11].  Did not re-place instance ofm_3_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_3[39][12].  Did not re-place instance ofm_3_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_3[39][1].  Did not re-place instance ofm_3_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_3[39][2].  Did not re-place instance ofm_3_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_3[39][3].  Did not re-place instance ofm_3_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_3[39][5].  Did not re-place instance ofm_3_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_3[39][6].  Did not re-place instance ofm_3_reg[39][6]
INFO: [Physopt 32-662] Processed net ofm_3[39][7].  Did not re-place instance ofm_3_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_3[39][8].  Did not re-place instance ofm_3_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_2[39][15].  Did not re-place instance ofm_2_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][0].  Did not re-place instance ofm_3_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_3[39][9].  Did not re-place instance ofm_3_reg[39][9]
INFO: [Physopt 32-662] Processed net ofm_2[39][0].  Did not re-place instance ofm_2_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_2[39][11].  Did not re-place instance ofm_2_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_2[39][13].  Did not re-place instance ofm_2_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_2[39][14].  Did not re-place instance ofm_2_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_2[39][1].  Did not re-place instance ofm_2_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_2[39][2].  Did not re-place instance ofm_2_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_2[39][9].  Did not re-place instance ofm_2_reg[39][9]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_18_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_18
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_20_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_20
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_2_n_0.  Did not re-place instance ofm_2[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][3].  Did not re-place instance ofm_2_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_2[39][4].  Did not re-place instance ofm_2_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][5].  Did not re-place instance ofm_2_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_2[39][6].  Did not re-place instance ofm_2_reg[39][6]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_15_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_15
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_16_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_16
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_17_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_17
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_13_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_13
INFO: [Physopt 32-662] Processed net genblk1[30].mac_i/ofm_2[30][2]_i_20_n_0.  Did not re-place instance genblk1[30].mac_i/ofm_2[30][2]_i_20
INFO: [Physopt 32-662] Processed net ofm_3[30][11].  Did not re-place instance ofm_3_reg[30][11]
INFO: [Physopt 32-662] Processed net ofm_3[30][12].  Did not re-place instance ofm_3_reg[30][12]
INFO: [Physopt 32-662] Processed net ofm_3[30][13].  Did not re-place instance ofm_3_reg[30][13]
INFO: [Physopt 32-662] Processed net ofm_3[30][14].  Did not re-place instance ofm_3_reg[30][14]
INFO: [Physopt 32-662] Processed net ofm_3[30][15].  Did not re-place instance ofm_3_reg[30][15]
INFO: [Physopt 32-662] Processed net ofm_2[35][15]_i_1_n_0.  Did not re-place instance ofm_2[35][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_8_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_8
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_8_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_8
INFO: [Physopt 32-662] Processed net ofm_2[46][15]_i_1_n_0.  Did not re-place instance ofm_2[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_18_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_3[22][15]_i_1_n_0.  Did not re-place instance ofm_3[22][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_12_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_12
INFO: [Physopt 32-662] Processed net biasing_wire_reg[36][4]_rep__0_n_0.  Did not re-place instance biasing_wire_reg[36][4]_rep__0
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_15_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_15
INFO: [Physopt 32-662] Processed net ofm_3[22][3].  Did not re-place instance ofm_3_reg[22][3]
INFO: [Physopt 32-662] Processed net ofm_3[22][4].  Did not re-place instance ofm_3_reg[22][4]
INFO: [Physopt 32-662] Processed net ofm_3[22][5].  Did not re-place instance ofm_3_reg[22][5]
INFO: [Physopt 32-662] Processed net ofm_3[22][6].  Did not re-place instance ofm_3_reg[22][6]
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_18_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_18
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_7
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[2]_rep__14_n_0.  Did not re-place instance weight_rom_address_reg[2]_rep__14
INFO: [Physopt 32-662] Processed net genblk1[16].mac_i/ofm_2[16][1]_i_16_n_0.  Did not re-place instance genblk1[16].mac_i/ofm_2[16][1]_i_16
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/mul_out_reg_i_2__26_n_0.  Did not re-place instance genblk1[28].mac_i/mul_out_reg_i_2__26
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[1]_rep__19_n_0.  Did not re-place instance weight_rom_address_reg[1]_rep__19
INFO: [Physopt 32-662] Processed net genblk1[52].mac_i/weight_rom_address_reg[0]_rep__26_46.  Did not re-place instance genblk1[52].mac_i/g1_b0__105
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__9[4].  Did not re-place instance u_2/u1/mul_out_reg_i_10__35
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[7]_rep__5[0].  Did not re-place instance u_3/u1/mul_out_reg_i_3__19
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__3_n_0.  Did not re-place instance weight_rom_address_reg[7]_rep__3
INFO: [Physopt 32-662] Processed net ofm_3[20][15]_i_1_n_0.  Did not re-place instance ofm_3[20][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[52].mac_i/weight_rom_address_reg[0]_rep__26_35.  Did not re-place instance genblk1[52].mac_i/g0_b0__105
INFO: [Physopt 32-662] Processed net genblk1[9].mac_i/weight_rom_address_reg[0]_rep__3_21.  Did not re-place instance genblk1[9].mac_i/g1_b10__8
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[7]_rep__3_0[0].  Did not re-place instance u_3/u1/mul_out_reg_i_3__43
INFO: [Physopt 32-662] Processed net ofm_3[22][10].  Did not re-place instance ofm_3_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm_3[22][11].  Did not re-place instance ofm_3_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm_3[22][12].  Did not re-place instance ofm_3_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm_3[22][13].  Did not re-place instance ofm_3_reg[22][13]
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__9[7].  Did not re-place instance u_2/u1/mul_out_reg_i_7__35
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[0]_rep__30_n_0.  Did not re-place instance weight_rom_address_reg[0]_rep__30
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/mul_out_reg_i_1__56_n_0.  Did not re-place instance genblk1[59].mac_i/mul_out_reg_i_1__56
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/weight_rom_address_reg[0]_rep__8_28.  Did not re-place instance genblk1[18].mac_i/g0_b1__79
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/mul_out_reg_i_19__21_n_0.  Did not re-place instance genblk1[59].mac_i/mul_out_reg_i_19__21
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_19_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_19
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__6_1[1].  Did not re-place instance u_2/u1/mul_out_reg_i_13__17
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_11_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_11
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_10_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_10
INFO: [Physopt 32-662] Processed net genblk1[9].mac_i/weight_rom_address_reg[0]_rep__3_9.  Did not re-place instance genblk1[9].mac_i/g0_b10__8
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7][3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__29
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[31][3].  Did not re-place instance u_3/u1/mul_out_reg_i_28__8
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/weight_rom_address_reg[2]_rep__9.  Did not re-place instance genblk1[18].mac_i/mul_out_reg_i_50__13
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__3[5].  Did not re-place instance u_2/u1/mul_out_reg_i_9__31
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__6_1[4].  Did not re-place instance u_2/u1/mul_out_reg_i_10__17
INFO: [Physopt 32-662] Processed net ofm_3[20][0].  Did not re-place instance ofm_3_reg[20][0]
INFO: [Physopt 32-662] Processed net ofm_3[20][10].  Did not re-place instance ofm_3_reg[20][10]
INFO: [Physopt 32-662] Processed net ofm_3[20][12].  Did not re-place instance ofm_3_reg[20][12]
INFO: [Physopt 32-662] Processed net ofm_3[20][13].  Did not re-place instance ofm_3_reg[20][13]
INFO: [Physopt 32-662] Processed net ofm_3[20][14].  Did not re-place instance ofm_3_reg[20][14]
INFO: [Physopt 32-662] Processed net ofm_3[20][2].  Did not re-place instance ofm_3_reg[20][2]
INFO: [Physopt 32-662] Processed net ofm_3[20][3].  Did not re-place instance ofm_3_reg[20][3]
INFO: [Physopt 32-662] Processed net ofm_3[20][7].  Did not re-place instance ofm_3_reg[20][7]
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/weight_rom_address_reg[0]_rep__8_41.  Did not re-place instance genblk1[18].mac_i/g1_b1__79
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/weight_rom_address_reg[0]_rep__10_11.  Did not re-place instance genblk1[22].mac_i/g0_b12__13
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[7]_rep__5_0[0].  Did not re-place instance u_3/u1/mul_out_reg_i_2__20
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__4_1[9].  Did not re-place instance u_2/u1/mul_out_reg_i_4__24
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[1]_rep__14_n_0.  Did not re-place instance weight_rom_address_reg[1]_rep__14
INFO: [Physopt 32-662] Processed net genblk1[13].mac_i/weight_rom_address_reg[7]_rep__11.  Did not re-place instance genblk1[13].mac_i/mul_out_reg_i_22__3
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[5]_rep__20_n_0.  Did not re-place instance weight_rom_address_reg[5]_rep__20
INFO: [Physopt 32-662] Processed net u_2/u1/mul_out_reg_i_16__16_n_0.  Did not re-place instance u_2/u1/mul_out_reg_i_16__16
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/weight_rom_address_reg[0]_rep__10_25.  Did not re-place instance genblk1[22].mac_i/g1_b12__11
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__10_2[2].  Did not re-place instance u_2/u1/mul_out_reg_i_12__26
INFO: [Physopt 32-662] Processed net u_2/u1/mul_out_reg_i_16__21_n_0.  Did not re-place instance u_2/u1/mul_out_reg_i_16__21
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__0_2[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__34
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__7_2[3].  Did not re-place instance u_2/u1/mul_out_reg_i_11__60
INFO: [Physopt 32-662] Processed net u_3/u1/kernels_3[36][3].  Did not re-place instance u_3/u1/mul_out_reg_i_29__9
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/weight_rom_address_reg[0]_rep__12_41.  Did not re-place instance genblk1[25].mac_i/g1_b6__85
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__4_0[6].  Did not re-place instance u_2/u1/mul_out_reg_i_8__23
INFO: [Physopt 32-662] Processed net genblk1[24].mac_i/weight_rom_address_reg[0]_rep__11_0.  Did not re-place instance genblk1[24].mac_i/g0_b1__23
INFO: [Physopt 32-662] Processed net genblk1[27].mac_i/weight_rom_address_reg[7]_rep__1.  Did not re-place instance genblk1[27].mac_i/mul_out_reg_i_17__33
INFO: [Physopt 32-662] Processed net genblk1[49].mac_i/weight_rom_address_reg[0]_rep__24_20.  Did not re-place instance genblk1[49].mac_i/g1_b8__48
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_11_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_11
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/weight_rom_address_reg[0]_rep__33_17.  Did not re-place instance genblk1[63].mac_i/g1_b6__62
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2[8].  Did not re-place instance u_2/u1/mul_out_reg_i_5__47
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/weight_rom_address_reg[7]_rep.  Did not re-place instance genblk1[46].mac_i/mul_out_reg_i_16__23
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/weight_rom_address_reg[7]_rep__0.  Did not re-place instance genblk1[32].mac_i/mul_out_reg_i_17__35
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__14_6.  Did not re-place instance genblk1[28].mac_i/g0_b7__27
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/ofm_2[44][1]_i_11_n_0.  Did not re-place instance genblk1[44].mac_i/ofm_2[44][1]_i_11
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/weight_rom_address_reg[0]_rep__33_5.  Did not re-place instance genblk1[63].mac_i/g0_b6__62
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__10_2[7].  Did not re-place instance u_2/u1/mul_out_reg_i_7__26
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[7]_rep__0[0].  Did not re-place instance u_3/u1/mul_out_reg_i_2__30
INFO: [Physopt 32-662] Processed net ofm_2[44][2].  Did not re-place instance ofm_2_reg[44][2]
INFO: [Physopt 32-662] Processed net ofm_2[44][3].  Did not re-place instance ofm_2_reg[44][3]
INFO: [Physopt 32-662] Processed net ofm_2[44][4].  Did not re-place instance ofm_2_reg[44][4]
INFO: [Physopt 32-662] Processed net ofm_2[44][5].  Did not re-place instance ofm_2_reg[44][5]
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/weight_rom_address_reg[0]_rep__33_6.  Did not re-place instance genblk1[63].mac_i/g0_b7__62
INFO: [Physopt 32-661] Optimized 118 nets.  Re-placed 118 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 118 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 118 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-5.496 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 329 ; free virtual = 2679
Phase 8 Placement Based Optimization | Checksum: 1cd74f45b

Time (s): cpu = 00:03:40 ; elapsed = 00:01:41 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 329 ; free virtual = 2679

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720
Phase 9 MultiInst Placement Optimization | Checksum: 1ccacd5ac

Time (s): cpu = 00:03:58 ; elapsed = 00:01:51 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720
Phase 10 Rewire | Checksum: 1ccacd5ac

Time (s): cpu = 00:03:58 ; elapsed = 00:01:51 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 20 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_3[46][15]_i_1_n_0. Net driver ofm_3[46][15]_i_1 was replaced.
INFO: [Physopt 32-571] Net ofm_3[22][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[20][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net weight_rom_address_reg[1]_rep__18_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[37][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[44].mac_i/g0_b13__7_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[44][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[20][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[21][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[45].mac_i/weight_rom_address_reg[1]_rep__23_3 was not replicated.
INFO: [Physopt 32-571] Net u_3/u1/weight_rom_address_reg[7]_rep__3_0[2] was not replicated.
INFO: [Physopt 32-571] Net ofm_2[20][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[35][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[46][15]_i_2_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[59][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net genblk1[28].mac_i/mul_out_reg_i_1__25_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[30][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[18][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 1 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-5.300 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720
Phase 11 Critical Cell Optimization | Checksum: eb54f72b

Time (s): cpu = 00:03:59 ; elapsed = 00:01:51 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: eb54f72b

Time (s): cpu = 00:03:59 ; elapsed = 00:01:51 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 301 ; free virtual = 2720

Phase 13 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Fanout Optimization | Checksum: eb54f72b

Time (s): cpu = 00:03:59 ; elapsed = 00:01:52 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 304 ; free virtual = 2720

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[39][15].  Did not re-place instance ofm_3_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][4].  Did not re-place instance ofm_3_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_1_n_0.  Did not re-place instance ofm_2[39][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[39][10].  Did not re-place instance ofm_2_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_2[39][12].  Did not re-place instance ofm_2_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_2[39][7].  Did not re-place instance ofm_2_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_2[39][8].  Did not re-place instance ofm_2_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_3[39][10].  Did not re-place instance ofm_3_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_3[39][11].  Did not re-place instance ofm_3_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_3[39][12].  Did not re-place instance ofm_3_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_3[39][14].  Did not re-place instance ofm_3_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_3[39][1].  Did not re-place instance ofm_3_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_3[39][2].  Did not re-place instance ofm_3_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_3[39][3].  Did not re-place instance ofm_3_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_3[39][5].  Did not re-place instance ofm_3_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_3[39][6].  Did not re-place instance ofm_3_reg[39][6]
INFO: [Physopt 32-662] Processed net ofm_3[39][7].  Did not re-place instance ofm_3_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_3[39][8].  Did not re-place instance ofm_3_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_2[39][15].  Did not re-place instance ofm_2_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][0].  Did not re-place instance ofm_3_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_3[39][13].  Did not re-place instance ofm_3_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_3[39][9].  Did not re-place instance ofm_3_reg[39][9]
INFO: [Physopt 32-662] Processed net ofm_2[39][0].  Did not re-place instance ofm_2_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_2[39][11].  Did not re-place instance ofm_2_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_2[39][13].  Did not re-place instance ofm_2_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_2[39][14].  Did not re-place instance ofm_2_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_2[39][1].  Did not re-place instance ofm_2_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_2[39][2].  Did not re-place instance ofm_2_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_2[39][9].  Did not re-place instance ofm_2_reg[39][9]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_18_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_18
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_2_n_0.  Did not re-place instance ofm_2[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][3].  Did not re-place instance ofm_2_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_2[39][4].  Did not re-place instance ofm_2_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][5].  Did not re-place instance ofm_2_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_2[39][6].  Did not re-place instance ofm_2_reg[39][6]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_20_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_15_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_15
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_16_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_16
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_17_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_17
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_13_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_13
INFO: [Physopt 32-662] Processed net ofm_3[46][15]_i_1_n_0.  Did not re-place instance ofm_3[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_18_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_3[22][15]_i_1_n_0.  Did not re-place instance ofm_3[22][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_12_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_12
INFO: [Physopt 32-662] Processed net ofm_3[22][10].  Did not re-place instance ofm_3_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm_3[22][11].  Did not re-place instance ofm_3_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm_3[22][12].  Did not re-place instance ofm_3_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm_3[22][13].  Did not re-place instance ofm_3_reg[22][13]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_8_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_8
INFO: [Physopt 32-662] Processed net ofm_3[20][15]_i_1_n_0.  Did not re-place instance ofm_3[20][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[20][0].  Did not re-place instance ofm_3_reg[20][0]
INFO: [Physopt 32-662] Processed net ofm_3[20][10].  Did not re-place instance ofm_3_reg[20][10]
INFO: [Physopt 32-662] Processed net ofm_3[20][12].  Did not re-place instance ofm_3_reg[20][12]
INFO: [Physopt 32-662] Processed net ofm_3[20][13].  Did not re-place instance ofm_3_reg[20][13]
INFO: [Physopt 32-662] Processed net ofm_3[20][14].  Did not re-place instance ofm_3_reg[20][14]
INFO: [Physopt 32-662] Processed net ofm_3[20][2].  Did not re-place instance ofm_3_reg[20][2]
INFO: [Physopt 32-662] Processed net ofm_3[20][3].  Did not re-place instance ofm_3_reg[20][3]
INFO: [Physopt 32-662] Processed net ofm_3[20][7].  Did not re-place instance ofm_3_reg[20][7]
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[6]_rep__3_n_0.  Did not re-place instance weight_rom_address_reg[6]_rep__3
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__0_2[7].  Did not re-place instance u_2/u1/mul_out_reg_i_7__34
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__14_6.  Did not re-place instance genblk1[28].mac_i/g0_b7__27
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__10_2[7].  Did not re-place instance u_2/u1/mul_out_reg_i_7__26
INFO: [Physopt 32-662] Processed net weight_rom_address_reg__0[3].  Did not re-place instance weight_rom_address_reg[3]
INFO: [Physopt 32-662] Processed net weight_rom_address[7]_i_3_n_0.  Did not re-place instance weight_rom_address[7]_i_3
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__1_n_0_repN.  Did not re-place instance weight_rom_address_reg[7]_rep__1_replica
INFO: [Physopt 32-662] Processed net genblk1[61].mac_i/weight_rom_address_reg[0]_rep__31_46.  Did not re-place instance genblk1[61].mac_i/g1_b7__111
INFO: [Physopt 32-662] Processed net u_2/u1/fire2_expand_3_en_reg_rep__6[7].  Did not re-place instance u_2/u1/mul_out_reg_i_8__59
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_11_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_11
INFO: [Physopt 32-662] Processed net genblk1[61].mac_i/weight_rom_address_reg[0]_rep__31_32.  Did not re-place instance genblk1[61].mac_i/g0_b7__111
INFO: [Physopt 32-662] Processed net ofm_3[46][13].  Did not re-place instance ofm_3_reg[46][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][6].  Did not re-place instance ofm_3_reg[46][6]
INFO: [Physopt 32-662] Processed net genblk1[36].mac_i/weight_rom_address_reg[0]_rep__18_6.  Did not re-place instance genblk1[36].mac_i/g0_b7__35
INFO: [Physopt 32-662] Processed net genblk1[37].mac_i/ofm_2[37][0]_i_12_n_0.  Did not re-place instance genblk1[37].mac_i/ofm_2[37][0]_i_12
INFO: [Physopt 32-662] Processed net genblk1[49].mac_i/weight_rom_address_reg[0]_rep__24_7.  Did not re-place instance genblk1[49].mac_i/g0_b8__48
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2[8].  Did not re-place instance u_2/u1/mul_out_reg_i_5__47
INFO: [Physopt 32-662] Processed net ofm_3[37][2].  Did not re-place instance ofm_3_reg[37][2]
INFO: [Physopt 32-662] Processed net ofm_3[37][5].  Did not re-place instance ofm_3_reg[37][5]
INFO: [Physopt 32-662] Processed net ofm_3[37][7].  Did not re-place instance ofm_3_reg[37][7]
INFO: [Physopt 32-662] Processed net ofm_3[37][8].  Did not re-place instance ofm_3_reg[37][8]
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/g0_b13__7_n_0.  Did not re-place instance genblk1[44].mac_i/g0_b13__7
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/weight_rom_address_reg[0]_rep__32_27.  Did not re-place instance genblk1[32].mac_i/g0_b0__90
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/mul_out_reg_i_20__41_n_0.  Did not re-place instance genblk1[44].mac_i/mul_out_reg_i_20__41
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__0_0[0].  Did not re-place instance u_2/u1/mul_out_reg_i_14__27
INFO: [Physopt 32-662] Processed net genblk1[2].mac_i/weight_rom_address_reg[0]_rep__0_30.  Did not re-place instance genblk1[2].mac_i/g1_b0__64
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/mul_out_reg_i_2__58_n_0.  Did not re-place instance genblk1[60].mac_i/mul_out_reg_i_2__58
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__7[0].  Did not re-place instance u_2/u1/mul_out_reg_i_13__1
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[7]_rep__3_n_0.  Did not re-place instance weight_rom_address_reg[7]_rep__3
INFO: [Physopt 32-662] Processed net ofm_3[44][15]_i_1_n_0.  Did not re-place instance ofm_3[44][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[14].mac_i/weight_rom_address_reg[0]_rep__6_37.  Did not re-place instance genblk1[14].mac_i/g1_b0__75
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/weight_rom_address_reg[0]_rep__14_18.  Did not re-place instance genblk1[28].mac_i/g1_b7__27
INFO: [Physopt 32-662] Processed net genblk1[32].mac_i/weight_rom_address_reg[0]_rep__32_37.  Did not re-place instance genblk1[32].mac_i/g1_b0__90
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/ofm_2[44][1]_i_11_n_0.  Did not re-place instance genblk1[44].mac_i/ofm_2[44][1]_i_11
INFO: [Physopt 32-662] Processed net genblk1[49].mac_i/weight_rom_address_reg[0]_rep__24_20.  Did not re-place instance genblk1[49].mac_i/g1_b8__48
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__10[0].  Did not re-place instance u_2/u1/mul_out_reg_i_14__11
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__3_2[1].  Did not re-place instance u_2/u1/mul_out_reg_i_14__40
INFO: [Physopt 32-662] Processed net ofm_3[21][15]_i_1_n_0.  Did not re-place instance ofm_3[21][15]_i_1
INFO: [Physopt 32-662] Processed net u_3/u1/weight_rom_address_reg[7]_rep__3_0[2].  Did not re-place instance u_3/u1/mul_out_reg_i_1__42
INFO: [Physopt 32-662] Processed net genblk1[21].mac_i/ofm_2[21][2]_i_17_n_0.  Did not re-place instance genblk1[21].mac_i/ofm_2[21][2]_i_17
INFO: [Physopt 32-662] Processed net genblk1[36].mac_i/weight_rom_address_reg[0]_rep__18_20.  Did not re-place instance genblk1[36].mac_i/g1_b7__35
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__2[3].  Did not re-place instance u_2/u1/mul_out_reg_i_10__47
INFO: [Physopt 32-662] Processed net ofm_3[20][11].  Did not re-place instance ofm_3_reg[20][11]
INFO: [Physopt 32-662] Processed net ofm_3[20][15].  Did not re-place instance ofm_3_reg[20][15]
INFO: [Physopt 32-662] Processed net ofm_3[20][1].  Did not re-place instance ofm_3_reg[20][1]
INFO: [Physopt 32-662] Processed net ofm_3[20][4].  Did not re-place instance ofm_3_reg[20][4]
INFO: [Physopt 32-662] Processed net ofm_3[20][5].  Did not re-place instance ofm_3_reg[20][5]
INFO: [Physopt 32-662] Processed net ofm_3[20][6].  Did not re-place instance ofm_3_reg[20][6]
INFO: [Physopt 32-662] Processed net ofm_3[20][8].  Did not re-place instance ofm_3_reg[20][8]
INFO: [Physopt 32-662] Processed net ofm_3[20][9].  Did not re-place instance ofm_3_reg[20][9]
INFO: [Physopt 32-662] Processed net ofm_2[20][15]_i_1_n_0.  Did not re-place instance ofm_2[20][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[2].mac_i/weight_rom_address_reg[0]_rep__0_19.  Did not re-place instance genblk1[2].mac_i/g0_b0__64
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__7_1[2].  Did not re-place instance u_2/u1/mul_out_reg_i_12__6
INFO: [Physopt 32-662] Processed net ofm_2[35][15]_i_1_n_0.  Did not re-place instance ofm_2[35][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[59][15]_i_1_n_0.  Did not re-place instance ofm_3[59][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_8_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_8
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_19_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[46][4].  Did not re-place instance ofm_3_reg[46][4]
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_10_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_10
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/ofm_2[20][3]_i_18_n_0.  Did not re-place instance genblk1[20].mac_i/ofm_2[20][3]_i_18
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__11_0[13].  Did not re-place instance u_2/u1/mul_out_reg_i_2__7
INFO: [Physopt 32-662] Processed net ofm_3[30][15]_i_1_n_0.  Did not re-place instance ofm_3[30][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[30].mac_i/ofm_2[30][2]_i_20_n_0.  Did not re-place instance genblk1[30].mac_i/ofm_2[30][2]_i_20
INFO: [Physopt 32-662] Processed net weight_rom_address_reg[6]_rep__1_n_0.  Did not re-place instance weight_rom_address_reg[6]_rep__1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_14_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_14
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__8[1].  Did not re-place instance u_2/u1/mul_out_reg_i_14__43
INFO: [Physopt 32-662] Processed net ofm_3[4][15]_i_1_n_0.  Did not re-place instance ofm_3[4][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/ofm_2[18][1]_i_19_n_0.  Did not re-place instance genblk1[18].mac_i/ofm_2[18][1]_i_19
INFO: [Physopt 32-662] Processed net genblk1[2].mac_i/weight_rom_address_reg[0]_rep_3.  Did not re-place instance genblk1[2].mac_i/g1_b1__1
INFO: [Physopt 32-662] Processed net genblk1[4].mac_i/ofm_2[4][1]_i_19_n_0.  Did not re-place instance genblk1[4].mac_i/ofm_2[4][1]_i_19
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__7[1].  Did not re-place instance u_2/u1/mul_out_reg_i_12__1
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/ofm_2[18][1]_i_18_n_0.  Did not re-place instance genblk1[18].mac_i/ofm_2[18][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_2[30][15]_i_1_n_0.  Did not re-place instance ofm_2[30][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_7
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/weight_rom_address_reg[0]_rep__22_28.  Did not re-place instance genblk1[44].mac_i/g0_b7__99
INFO: [Physopt 32-662] Processed net u_2/u1/weight_rom_address_reg[7]_rep__6_2[7].  Did not re-place instance u_2/u1/mul_out_reg_i_8__42
INFO: [Physopt 32-662] Processed net ofm_2[4][14].  Did not re-place instance ofm_2_reg[4][14]
INFO: [Physopt 32-661] Optimized 112 nets.  Re-placed 112 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 112 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 112 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-5.300 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 334 ; free virtual = 2749
Phase 14 Placement Based Optimization | Checksum: 17284b231

Time (s): cpu = 00:04:46 ; elapsed = 00:02:09 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 334 ; free virtual = 2749

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 333 ; free virtual = 2749
Phase 15 MultiInst Placement Optimization | Checksum: 1a79f1833

Time (s): cpu = 00:04:53 ; elapsed = 00:02:12 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 333 ; free virtual = 2749

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 333 ; free virtual = 2749
Phase 16 Rewire | Checksum: 1a79f1833

Time (s): cpu = 00:04:53 ; elapsed = 00:02:12 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 333 ; free virtual = 2749

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net ofm_2[46][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[22][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[46][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_3[21][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-571] Net ofm_2[35][15]_i_1_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Critical Cell Optimization | Checksum: 1a79f1833

Time (s): cpu = 00:04:53 ; elapsed = 00:02:12 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 333 ; free virtual = 2749

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 82 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[61].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[50].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[54].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[38].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[43].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[22].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[17].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[52].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[28].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[36].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[41].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[53].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[60].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[55].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[23].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[29].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[40].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[37].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[0].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[25].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[26].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[32].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[7].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[14].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[1].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[24].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[18].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[59].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[16].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[2].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[39].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[8].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[62].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[21].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[35].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[46].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[11].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[44].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[3].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[49].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[48].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[28].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[59].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[63].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[27].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[30].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[16].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[15].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[9].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[10].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[0].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[63].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[12].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[57].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[47].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[33].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[58].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[14].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[20].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[30].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[27].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[17].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[6].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[5].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[57].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[61].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[36].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[45].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[9].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[46].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[22].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[34].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 62 nets or cells. Created 876 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.145 | TNS=-5.300 |
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684
Phase 18 DSP Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:28 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:28 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:28 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:28 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 352 ; free virtual = 2684

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2682

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2682

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2682

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 7 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 2 nets.  Swapped 24 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-2.597 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2683
Phase 26 Critical Pin Optimization | Checksum: d317912f

Time (s): cpu = 00:07:30 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2683

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Very High Fanout Optimization | Checksum: d317912f

Time (s): cpu = 00:07:31 ; elapsed = 00:03:29 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 350 ; free virtual = 2683

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[39][15].  Did not re-place instance ofm_3_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][4].  Did not re-place instance ofm_3_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_1_n_0.  Did not re-place instance ofm_2[39][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[39][10].  Did not re-place instance ofm_2_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_2[39][12].  Did not re-place instance ofm_2_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_2[39][7].  Did not re-place instance ofm_2_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_2[39][8].  Did not re-place instance ofm_2_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_3[39][10].  Did not re-place instance ofm_3_reg[39][10]
INFO: [Physopt 32-662] Processed net ofm_3[39][11].  Did not re-place instance ofm_3_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_3[39][12].  Did not re-place instance ofm_3_reg[39][12]
INFO: [Physopt 32-662] Processed net ofm_3[39][14].  Did not re-place instance ofm_3_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_3[39][1].  Did not re-place instance ofm_3_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_3[39][2].  Did not re-place instance ofm_3_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_3[39][3].  Did not re-place instance ofm_3_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_3[39][5].  Did not re-place instance ofm_3_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_3[39][6].  Did not re-place instance ofm_3_reg[39][6]
INFO: [Physopt 32-662] Processed net ofm_3[39][7].  Did not re-place instance ofm_3_reg[39][7]
INFO: [Physopt 32-662] Processed net ofm_3[39][8].  Did not re-place instance ofm_3_reg[39][8]
INFO: [Physopt 32-662] Processed net ofm_2[39][15].  Did not re-place instance ofm_2_reg[39][15]
INFO: [Physopt 32-662] Processed net ofm_3[39][0].  Did not re-place instance ofm_3_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_3[39][13].  Did not re-place instance ofm_3_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_3[39][9].  Did not re-place instance ofm_3_reg[39][9]
INFO: [Physopt 32-662] Processed net ofm_2[39][0].  Did not re-place instance ofm_2_reg[39][0]
INFO: [Physopt 32-662] Processed net ofm_2[39][11].  Did not re-place instance ofm_2_reg[39][11]
INFO: [Physopt 32-662] Processed net ofm_2[39][13].  Did not re-place instance ofm_2_reg[39][13]
INFO: [Physopt 32-662] Processed net ofm_2[39][14].  Did not re-place instance ofm_2_reg[39][14]
INFO: [Physopt 32-662] Processed net ofm_2[39][1].  Did not re-place instance ofm_2_reg[39][1]
INFO: [Physopt 32-662] Processed net ofm_2[39][2].  Did not re-place instance ofm_2_reg[39][2]
INFO: [Physopt 32-662] Processed net ofm_2[39][9].  Did not re-place instance ofm_2_reg[39][9]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_20_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_15_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_15
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_2_n_0.  Did not re-place instance ofm_2[39][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[39][3].  Did not re-place instance ofm_2_reg[39][3]
INFO: [Physopt 32-662] Processed net ofm_2[39][4].  Did not re-place instance ofm_2_reg[39][4]
INFO: [Physopt 32-662] Processed net ofm_2[39][5].  Did not re-place instance ofm_2_reg[39][5]
INFO: [Physopt 32-662] Processed net ofm_2[39][6].  Did not re-place instance ofm_2_reg[39][6]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_16_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_16
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_17_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_17
INFO: [Physopt 32-662] Processed net ofm_2[46][15]_i_1_n_0.  Did not re-place instance ofm_2[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_18_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_2[46][0].  Did not re-place instance ofm_2_reg[46][0]
INFO: [Physopt 32-662] Processed net ofm_2[46][10].  Did not re-place instance ofm_2_reg[46][10]
INFO: [Physopt 32-662] Processed net ofm_2[46][11].  Did not re-place instance ofm_2_reg[46][11]
INFO: [Physopt 32-662] Processed net ofm_2[46][12].  Did not re-place instance ofm_2_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_2[46][13].  Did not re-place instance ofm_2_reg[46][13]
INFO: [Physopt 32-662] Processed net ofm_2[46][14].  Did not re-place instance ofm_2_reg[46][14]
INFO: [Physopt 32-662] Processed net ofm_2[46][1].  Did not re-place instance ofm_2_reg[46][1]
INFO: [Physopt 32-662] Processed net ofm_2[46][3].  Did not re-place instance ofm_2_reg[46][3]
INFO: [Physopt 32-662] Processed net ofm_2[46][4].  Did not re-place instance ofm_2_reg[46][4]
INFO: [Physopt 32-662] Processed net ofm_2[46][5].  Did not re-place instance ofm_2_reg[46][5]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_13_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_13
INFO: [Physopt 32-662] Processed net ofm_3[59][15]_i_1_n_0.  Did not re-place instance ofm_3[59][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_19_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[59][2].  Did not re-place instance ofm_3_reg[59][2]
INFO: [Physopt 32-662] Processed net ofm_3[59][3].  Did not re-place instance ofm_3_reg[59][3]
INFO: [Physopt 32-662] Processed net ofm_3[59][4].  Did not re-place instance ofm_3_reg[59][4]
INFO: [Physopt 32-662] Processed net ofm_3[59][5].  Did not re-place instance ofm_3_reg[59][5]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_11_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[59][15]_i_1_n_0.  Did not re-place instance ofm_2[59][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[22][15]_i_1_n_0.  Did not re-place instance ofm_3[22][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][0]_i_12_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][0]_i_12
INFO: [Physopt 32-662] Processed net ofm_3[22][10].  Did not re-place instance ofm_3_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm_3[22][11].  Did not re-place instance ofm_3_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm_3[22][12].  Did not re-place instance ofm_3_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm_3[22][13].  Did not re-place instance ofm_3_reg[22][13]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_8_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_8
INFO: [Physopt 32-662] Processed net ofm_3[20][15]_i_1_n_0.  Did not re-place instance ofm_3[20][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[20][0].  Did not re-place instance ofm_3_reg[20][0]
INFO: [Physopt 32-662] Processed net ofm_3[20][10].  Did not re-place instance ofm_3_reg[20][10]
INFO: [Physopt 32-662] Processed net ofm_3[20][12].  Did not re-place instance ofm_3_reg[20][12]
INFO: [Physopt 32-662] Processed net ofm_3[20][13].  Did not re-place instance ofm_3_reg[20][13]
INFO: [Physopt 32-662] Processed net ofm_3[20][14].  Did not re-place instance ofm_3_reg[20][14]
INFO: [Physopt 32-662] Processed net ofm_3[20][2].  Did not re-place instance ofm_3_reg[20][2]
INFO: [Physopt 32-662] Processed net ofm_3[20][3].  Did not re-place instance ofm_3_reg[20][3]
INFO: [Physopt 32-662] Processed net ofm_3[20][7].  Did not re-place instance ofm_3_reg[20][7]
INFO: [Physopt 32-662] Processed net ofm_2[59][9].  Did not re-place instance ofm_2_reg[59][9]
INFO: [Physopt 32-662] Processed net ofm_2[59][10].  Did not re-place instance ofm_2_reg[59][10]
INFO: [Physopt 32-662] Processed net ofm_2[59][14].  Did not re-place instance ofm_2_reg[59][14]
INFO: [Physopt 32-662] Processed net ofm_2[59][3].  Did not re-place instance ofm_2_reg[59][3]
INFO: [Physopt 32-662] Processed net ofm_2[59][4].  Did not re-place instance ofm_2_reg[59][4]
INFO: [Physopt 32-662] Processed net ofm_2[59][5].  Did not re-place instance ofm_2_reg[59][5]
INFO: [Physopt 32-662] Processed net ofm_2[59][6].  Did not re-place instance ofm_2_reg[59][6]
INFO: [Physopt 32-662] Processed net ofm_2[59][7].  Did not re-place instance ofm_2_reg[59][7]
INFO: [Physopt 32-662] Processed net ofm_2[59][8].  Did not re-place instance ofm_2_reg[59][8]
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_18_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_18
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_14_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_14
INFO: [Physopt 32-662] Processed net ofm_3[46][15]_i_1_n_0.  Did not re-place instance ofm_3[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][1]_i_17_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][1]_i_17
INFO: [Physopt 32-662] Processed net ofm_3[46][13].  Did not re-place instance ofm_3_reg[46][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][6].  Did not re-place instance ofm_3_reg[46][6]
INFO: [Physopt 32-662] Processed net ofm_2[46][6].  Did not re-place instance ofm_2_reg[46][6]
INFO: [Physopt 32-662] Processed net ofm_2[46][7].  Did not re-place instance ofm_2_reg[46][7]
INFO: [Physopt 32-662] Processed net ofm_2[46][8].  Did not re-place instance ofm_2_reg[46][8]
INFO: [Physopt 32-662] Processed net ofm_2[46][9].  Did not re-place instance ofm_2_reg[46][9]
INFO: [Physopt 32-662] Processed net ofm_3[59][0].  Did not re-place instance ofm_3_reg[59][0]
INFO: [Physopt 32-662] Processed net ofm_3[59][15].  Did not re-place instance ofm_3_reg[59][15]
INFO: [Physopt 32-662] Processed net ofm_3[59][1].  Did not re-place instance ofm_3_reg[59][1]
INFO: [Physopt 32-662] Processed net ofm_3[59][6].  Did not re-place instance ofm_3_reg[59][6]
INFO: [Physopt 32-662] Processed net ofm_3[59][10].  Did not re-place instance ofm_3_reg[59][10]
INFO: [Physopt 32-662] Processed net ofm_3[59][11].  Did not re-place instance ofm_3_reg[59][11]
INFO: [Physopt 32-662] Processed net ofm_3[59][12].  Did not re-place instance ofm_3_reg[59][12]
INFO: [Physopt 32-662] Processed net ofm_3[59][13].  Did not re-place instance ofm_3_reg[59][13]
INFO: [Physopt 32-662] Processed net ofm_3[59][14].  Did not re-place instance ofm_3_reg[59][14]
INFO: [Physopt 32-662] Processed net ofm_3[59][7].  Did not re-place instance ofm_3_reg[59][7]
INFO: [Physopt 32-662] Processed net ofm_3[59][8].  Did not re-place instance ofm_3_reg[59][8]
INFO: [Physopt 32-662] Processed net ofm_3[59][9].  Did not re-place instance ofm_3_reg[59][9]
INFO: [Physopt 32-662] Processed net ofm_3[20][11].  Did not re-place instance ofm_3_reg[20][11]
INFO: [Physopt 32-662] Processed net ofm_3[20][15].  Did not re-place instance ofm_3_reg[20][15]
INFO: [Physopt 32-662] Processed net ofm_3[20][1].  Did not re-place instance ofm_3_reg[20][1]
INFO: [Physopt 32-662] Processed net ofm_3[20][4].  Did not re-place instance ofm_3_reg[20][4]
INFO: [Physopt 32-662] Processed net ofm_3[20][5].  Did not re-place instance ofm_3_reg[20][5]
INFO: [Physopt 32-662] Processed net ofm_3[20][6].  Did not re-place instance ofm_3_reg[20][6]
INFO: [Physopt 32-662] Processed net ofm_3[20][8].  Did not re-place instance ofm_3_reg[20][8]
INFO: [Physopt 32-662] Processed net ofm_3[20][9].  Did not re-place instance ofm_3_reg[20][9]
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/ofm_2[20][3]_i_18_n_0.  Did not re-place instance genblk1[20].mac_i/ofm_2[20][3]_i_18
INFO: [Physopt 32-662] Processed net ofm_3[21][15]_i_1_n_0.  Did not re-place instance ofm_3[21][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[21].mac_i/ofm_2[21][2]_i_17_n_0.  Did not re-place instance genblk1[21].mac_i/ofm_2[21][2]_i_17
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_14_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][2]_i_14
INFO: [Physopt 32-662] Processed net ofm_3[21][13].  Did not re-place instance ofm_3_reg[21][13]
INFO: [Physopt 32-662] Processed net ofm_3[21][15].  Did not re-place instance ofm_3_reg[21][15]
INFO: [Physopt 32-662] Processed net ofm_3[21][3].  Did not re-place instance ofm_3_reg[21][3]
INFO: [Physopt 32-662] Processed net ofm_3[21][9].  Did not re-place instance ofm_3_reg[21][9]
INFO: [Physopt 32-662] Processed net ofm_2[35][15]_i_1_n_0.  Did not re-place instance ofm_2[35][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_8_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_8
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_11_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[35][12].  Did not re-place instance ofm_2_reg[35][12]
INFO: [Physopt 32-662] Processed net ofm_2[35][13].  Did not re-place instance ofm_2_reg[35][13]
INFO: [Physopt 32-662] Processed net ofm_2[44][15]_i_1_n_0.  Did not re-place instance ofm_2[44][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[44].mac_i/ofm_2[44][1]_i_11_n_0.  Did not re-place instance genblk1[44].mac_i/ofm_2[44][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[35][0].  Did not re-place instance ofm_2_reg[35][0]
INFO: [Physopt 32-662] Processed net ofm_2[35][10].  Did not re-place instance ofm_2_reg[35][10]
INFO: [Physopt 32-662] Processed net ofm_2[35][11].  Did not re-place instance ofm_2_reg[35][11]
INFO: [Physopt 32-662] Processed net ofm_2[35][1].  Did not re-place instance ofm_2_reg[35][1]
INFO: [Physopt 32-662] Processed net ofm_2[35][2].  Did not re-place instance ofm_2_reg[35][2]
INFO: [Physopt 32-662] Processed net ofm_2[35][3].  Did not re-place instance ofm_2_reg[35][3]
INFO: [Physopt 32-662] Processed net ofm_2[35][4].  Did not re-place instance ofm_2_reg[35][4]
INFO: [Physopt 32-662] Processed net ofm_2[35][5].  Did not re-place instance ofm_2_reg[35][5]
INFO: [Physopt 32-662] Processed net ofm_2[46][15].  Did not re-place instance ofm_2_reg[46][15]
INFO: [Physopt 32-662] Processed net ofm_2[46][2].  Did not re-place instance ofm_2_reg[46][2]
INFO: [Physopt 32-662] Processed net ofm_3[21][0].  Did not re-place instance ofm_3_reg[21][0]
INFO: [Physopt 32-662] Processed net ofm_3[21][10].  Did not re-place instance ofm_3_reg[21][10]
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_7
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_10_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_10
INFO: [Physopt 32-662] Processed net ofm_2[35][14].  Did not re-place instance ofm_2_reg[35][14]
INFO: [Physopt 32-662] Processed net ofm_2[35][15].  Did not re-place instance ofm_2_reg[35][15]
INFO: [Physopt 32-662] Processed net ofm_2[20][15]_i_1_n_0.  Did not re-place instance ofm_2[20][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[20][12].  Did not re-place instance ofm_2_reg[20][12]
INFO: [Physopt 32-662] Processed net ofm_2[20][13].  Did not re-place instance ofm_2_reg[20][13]
INFO: [Physopt 32-662] Processed net ofm_2[20][4].  Did not re-place instance ofm_2_reg[20][4]
INFO: [Physopt 32-662] Processed net ofm_2[20][9].  Did not re-place instance ofm_2_reg[20][9]
INFO: [Physopt 32-662] Processed net ofm_3[21][14].  Did not re-place instance ofm_3_reg[21][14]
INFO: [Physopt 32-662] Processed net ofm_3[21][1].  Did not re-place instance ofm_3_reg[21][1]
INFO: [Physopt 32-662] Processed net ofm_3[21][2].  Did not re-place instance ofm_3_reg[21][2]
INFO: [Physopt 32-662] Processed net ofm_3[21][4].  Did not re-place instance ofm_3_reg[21][4]
INFO: [Physopt 32-662] Processed net ofm_3[21][5].  Did not re-place instance ofm_3_reg[21][5]
INFO: [Physopt 32-662] Processed net ofm_3[21][6].  Did not re-place instance ofm_3_reg[21][6]
INFO: [Physopt 32-662] Processed net ofm_3[21][7].  Did not re-place instance ofm_3_reg[21][7]
INFO: [Physopt 32-662] Processed net ofm_3[21][8].  Did not re-place instance ofm_3_reg[21][8]
INFO: [Physopt 32-662] Processed net ofm_2[22][15]_i_1_n_0.  Did not re-place instance ofm_2[22][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[22][13].  Did not re-place instance ofm_2_reg[22][13]
INFO: [Physopt 32-662] Processed net ofm_2[22][14].  Did not re-place instance ofm_2_reg[22][14]
INFO: [Physopt 32-662] Processed net ofm_2[22][4].  Did not re-place instance ofm_2_reg[22][4]
INFO: [Physopt 32-662] Processed net ofm_2[22][9].  Did not re-place instance ofm_2_reg[22][9]
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/ofm_2[20][3]_i_15_n_0.  Did not re-place instance genblk1[20].mac_i/ofm_2[20][3]_i_15
INFO: [Physopt 32-662] Processed net genblk1[7].mac_i/ofm_2[7][1]_i_11_n_0.  Did not re-place instance genblk1[7].mac_i/ofm_2[7][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_3[46][0].  Did not re-place instance ofm_3_reg[46][0]
INFO: [Physopt 32-662] Processed net ofm_3[46][11].  Did not re-place instance ofm_3_reg[46][11]
INFO: [Physopt 32-662] Processed net ofm_3[46][12].  Did not re-place instance ofm_3_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_3[46][4].  Did not re-place instance ofm_3_reg[46][4]
INFO: [Physopt 32-662] Processed net ofm_3[46][5].  Did not re-place instance ofm_3_reg[46][5]
INFO: [Physopt 32-662] Processed net ofm_2[30][15]_i_1_n_0.  Did not re-place instance ofm_2[30][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[30][15]_i_1_n_0.  Did not re-place instance ofm_3[30][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[22].mac_i/ofm_2[22][4]_i_5_n_0.  Did not re-place instance genblk1[22].mac_i/ofm_2[22][4]_i_5
INFO: [Physopt 32-662] Processed net genblk1[30].mac_i/ofm_2[30][2]_i_20_n_0.  Did not re-place instance genblk1[30].mac_i/ofm_2[30][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[39].mac_i/ofm_2[39][10]_i_4_n_0.  Did not re-place instance genblk1[39].mac_i/ofm_2[39][10]_i_4
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_11_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[22][10].  Did not re-place instance ofm_2_reg[22][10]
INFO: [Physopt 32-662] Processed net ofm_2[22][11].  Did not re-place instance ofm_2_reg[22][11]
INFO: [Physopt 32-662] Processed net ofm_2[22][12].  Did not re-place instance ofm_2_reg[22][12]
INFO: [Physopt 32-662] Processed net ofm_2[22][15].  Did not re-place instance ofm_2_reg[22][15]
INFO: [Physopt 32-662] Processed net ofm_2[22][5].  Did not re-place instance ofm_2_reg[22][5]
INFO: [Physopt 32-662] Processed net ofm_2[22][6].  Did not re-place instance ofm_2_reg[22][6]
INFO: [Physopt 32-662] Processed net ofm_2[22][7].  Did not re-place instance ofm_2_reg[22][7]
INFO: [Physopt 32-662] Processed net ofm_2[22][8].  Did not re-place instance ofm_2_reg[22][8]
INFO: [Physopt 32-662] Processed net genblk1[55].mac_i/ofm_2[55][1]_i_20_n_0.  Did not re-place instance genblk1[55].mac_i/ofm_2[55][1]_i_20
INFO: [Physopt 32-662] Processed net ofm_2[22][0].  Did not re-place instance ofm_2_reg[22][0]
INFO: [Physopt 32-662] Processed net ofm_2[22][1].  Did not re-place instance ofm_2_reg[22][1]
INFO: [Physopt 32-662] Processed net ofm_2[22][2].  Did not re-place instance ofm_2_reg[22][2]
INFO: [Physopt 32-662] Processed net ofm_2[22][3].  Did not re-place instance ofm_2_reg[22][3]
INFO: [Physopt 32-662] Processed net ofm_3[55][10].  Did not re-place instance ofm_3_reg[55][10]
INFO: [Physopt 32-662] Processed net ofm_3[55][12].  Did not re-place instance ofm_3_reg[55][12]
INFO: [Physopt 32-662] Processed net ofm_3[55][13].  Did not re-place instance ofm_3_reg[55][13]
INFO: [Physopt 32-662] Processed net ofm_3[55][14].  Did not re-place instance ofm_3_reg[55][14]
INFO: [Physopt 32-662] Processed net ofm_3[55][5].  Did not re-place instance ofm_3_reg[55][5]
INFO: [Physopt 32-662] Processed net ofm_3[55][6].  Did not re-place instance ofm_3_reg[55][6]
INFO: [Physopt 32-662] Processed net ofm_3[55][7].  Did not re-place instance ofm_3_reg[55][7]
INFO: [Physopt 32-662] Processed net ofm_3[55][8].  Did not re-place instance ofm_3_reg[55][8]
INFO: [Physopt 32-662] Processed net u_2/u1/kernels[19][15]_i_2_n_0.  Did not re-place instance u_2/u1/kernels[19][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[0].mac_i/ofm_2[0][1]_i_20_n_0.  Did not re-place instance genblk1[0].mac_i/ofm_2[0][1]_i_20
INFO: [Physopt 32-661] Optimized 48 nets.  Re-placed 48 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 48 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 48 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-2.597 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 242 ; free virtual = 2665
Phase 28 Placement Based Optimization | Checksum: 189ed7f90

Time (s): cpu = 00:08:25 ; elapsed = 00:03:50 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 242 ; free virtual = 2665

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_2_n_0.  Did not re-place instance ofm_3[39][15]_i_2/O
INFO: [Physopt 32-662] Processed net ofm_2[39][15]_i_2_n_0.  Did not re-place instance ofm_2[39][15]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 392 ; free virtual = 2696
Phase 29 MultiInst Placement Optimization | Checksum: 15f20da27

Time (s): cpu = 00:08:51 ; elapsed = 00:04:02 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 384 ; free virtual = 2696

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-2.597 |
INFO: [Physopt 32-662] Processed net ofm_3[39][15].  Did not re-place instance ofm_3_reg[39][15]
INFO: [Physopt 32-702] Processed net ofm_3[39][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-572] Net ofm_3[39][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ofm_3[39][15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][10]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][2]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][2]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][2]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2_reg[39][2]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/mul_out_reg_n_103. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ofm_3[39][15].  Did not re-place instance ofm_3_reg[39][15]
INFO: [Physopt 32-702] Processed net ofm_3[39][15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ofm_3[39][15]_i_1_n_0.  Did not re-place instance ofm_3[39][15]_i_1
INFO: [Physopt 32-702] Processed net ofm_3[39][15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/ofm_2[39][2]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[39].mac_i/mul_out_reg_n_103. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.096 | TNS=-2.597 |
Phase 30 Critical Path Optimization | Checksum: 13fdff864

Time (s): cpu = 00:09:07 ; elapsed = 00:04:10 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 282 ; free virtual = 2692

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 13fdff864

Time (s): cpu = 00:09:08 ; elapsed = 00:04:10 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 310 ; free virtual = 2698
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 310 ; free virtual = 2698
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.096 | TNS=-2.597 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.056  |         25.203  |          219  |              0  |                    52  |           0  |           3  |  00:00:47  |
|  Placement Based       |          0.018  |          2.052  |            0  |              0  |                   432  |           0  |           4  |  00:01:23  |
|  MultiInst Placement   |          0.000  |          0.681  |            0  |              0  |                     2  |           0  |           4  |  00:00:24  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.196  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |          876  |              0  |                    62  |           0  |           2  |  00:01:16  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.049  |          2.703  |            0  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path         |          0.000  |         -0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:07  |
|  Total                 |          0.123  |         30.835  |         1095  |              0  |                   551  |           0  |          30  |  00:04:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 311 ; free virtual = 2699
Ending Physical Synthesis Task | Checksum: 13842bc7b

Time (s): cpu = 00:09:08 ; elapsed = 00:04:10 . Memory (MB): peak = 2817.113 ; gain = 0.000 ; free physical = 310 ; free virtual = 2698
INFO: [Common 17-83] Releasing license: Implementation
979 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:09:09 ; elapsed = 00:04:12 . Memory (MB): peak = 2817.113 ; gain = 0.004 ; free physical = 343 ; free virtual = 2731
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 66983294 ConstDB: 0 ShapeSum: afdd4390 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire2_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_3_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_3_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 156a7d1a2

Time (s): cpu = 00:02:31 ; elapsed = 00:01:39 . Memory (MB): peak = 3266.934 ; gain = 449.820 ; free physical = 292 ; free virtual = 2275
Post Restoration Checksum: NetGraph: 969c0e91 NumContArr: c00bc311 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 156a7d1a2

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3266.934 ; gain = 449.820 ; free physical = 297 ; free virtual = 2274

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 156a7d1a2

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3279.680 ; gain = 462.566 ; free physical = 261 ; free virtual = 2240

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 156a7d1a2

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3279.680 ; gain = 462.566 ; free physical = 261 ; free virtual = 2240
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14ef72a0c

Time (s): cpu = 00:02:38 ; elapsed = 00:01:44 . Memory (MB): peak = 3327.258 ; gain = 510.145 ; free physical = 261 ; free virtual = 2228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.001  | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 216148d5c

Time (s): cpu = 00:02:40 ; elapsed = 00:01:45 . Memory (MB): peak = 3327.258 ; gain = 510.145 ; free physical = 246 ; free virtual = 2221

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 275b34c5a

Time (s): cpu = 00:02:54 ; elapsed = 00:01:50 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 230 ; free virtual = 2198

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2855
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ffddd97

Time (s): cpu = 00:03:34 ; elapsed = 00:02:13 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2219
Phase 4 Rip-up And Reroute | Checksum: 13ffddd97

Time (s): cpu = 00:03:34 ; elapsed = 00:02:13 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 13ffddd97

Time (s): cpu = 00:03:34 ; elapsed = 00:02:14 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218
Phase 5.1 TNS Cleanup | Checksum: 13ffddd97

Time (s): cpu = 00:03:34 ; elapsed = 00:02:14 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ffddd97

Time (s): cpu = 00:03:34 ; elapsed = 00:02:14 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218
Phase 5 Delay and Skew Optimization | Checksum: 13ffddd97

Time (s): cpu = 00:03:35 ; elapsed = 00:02:14 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e60cf3f7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:15 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 229 ; free virtual = 2218
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=0.123  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e60cf3f7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:15 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 228 ; free virtual = 2218
Phase 6 Post Hold Fix | Checksum: 1e60cf3f7

Time (s): cpu = 00:03:36 ; elapsed = 00:02:15 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 228 ; free virtual = 2218

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.415161 %
  Global Horizontal Routing Utilization  = 0.534229 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fe83e21a

Time (s): cpu = 00:03:37 ; elapsed = 00:02:15 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 223 ; free virtual = 2212

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fe83e21a

Time (s): cpu = 00:03:38 ; elapsed = 00:02:16 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 222 ; free virtual = 2212

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a83f25ec

Time (s): cpu = 00:03:39 ; elapsed = 00:02:17 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 247 ; free virtual = 2214

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.011  | TNS=0.000  | WHS=0.124  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: dd74808c

Time (s): cpu = 00:03:49 ; elapsed = 00:02:21 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 215 ; free virtual = 2213
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:49 ; elapsed = 00:02:22 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 522 ; free virtual = 2520

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:55 ; elapsed = 00:02:25 . Memory (MB): peak = 3341.867 ; gain = 524.754 ; free physical = 519 ; free virtual = 2519
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 11:26:04 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 genblk1[35].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_3_reg[35][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.187ns (45.069%)  route 1.447ns (54.931%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3531, unset)         0.508     0.508    genblk1[35].mac_i/clk
    DSP48_X3Y61          DSP48E1                                      r  genblk1[35].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y61          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[35].mac_i/mul_out_reg/P[1]
                         net (fo=2, routed)           0.750     1.582    genblk1[35].mac_i/mul_out_reg_n_104
    SLICE_X68Y150        LUT2 (Prop_lut2_I0_O)        0.043     1.625 r  genblk1[35].mac_i/ofm_2[35][1]_i_7/O
                         net (fo=1, routed)           0.000     1.625    genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0
    SLICE_X68Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.871 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.871    genblk1[35].mac_i/ofm_2_reg[35][1]_i_4_n_0
    SLICE_X68Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.921 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.921    genblk1[35].mac_i/ofm_2_reg[35][1]_i_3_n_0
    SLICE_X68Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.971 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.971    genblk1[35].mac_i/ofm_2_reg[35][1]_i_2_n_0
    SLICE_X68Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.021 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    genblk1[35].mac_i/ofm_2_reg[35][1]_i_1_n_0
    SLICE_X68Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.071 r  genblk1[35].mac_i/ofm_2_reg[35][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.071    genblk1[35].mac_i/ofm_2_reg[35][5]_i_1_n_0
    SLICE_X68Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.121 r  genblk1[35].mac_i/ofm_2_reg[35][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.121    genblk1[35].mac_i/ofm_2_reg[35][9]_i_1_n_0
    SLICE_X68Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.171 r  genblk1[35].mac_i/ofm_2_reg[35][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.171    genblk1[35].mac_i/ofm_2_reg[35][13]_i_1_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.325 r  genblk1[35].mac_i/ofm_2_reg[35][15]_i_3/O[3]
                         net (fo=6, routed)           0.346     2.671    p_184_out[15]
    SLICE_X69Y157        LUT4 (Prop_lut4_I3_O)        0.120     2.791 r  ofm_3[35][15]_i_1/O
                         net (fo=16, routed)          0.350     3.142    ofm_3[35][15]_i_1_n_0
    SLICE_X69Y157        FDRE                                         r  ofm_3_reg[35][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=3531, unset)         0.483     3.483    clk
    SLICE_X69Y157        FDRE                                         r  ofm_3_reg[35][13]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X69Y157        FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_3_reg[35][13]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  0.011    




report_timing -hold
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 11:48:24 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing -hold
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clr_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            clr_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.171ns (75.337%)  route 0.056ns (24.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.312ns
    Source Clock Delay      (SCD):    0.296ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3531, unset)         0.296     0.296    clk
    SLICE_X70Y156        FDRE                                         r  clr_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y156        FDRE (Prop_fdre_C_Q)         0.107     0.403 r  clr_counter_reg[6]/Q
                         net (fo=4, routed)           0.056     0.459    clr_counter_reg_n_0_[6]
    SLICE_X70Y156        LUT6 (Prop_lut6_I0_O)        0.064     0.523 r  clr_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.523    p_1_out[7]
    SLICE_X70Y156        FDRE                                         r  clr_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3531, unset)         0.312     0.312    clk
    SLICE_X70Y156        FDRE                                         r  clr_counter_reg[7]/C
                         clock pessimism              0.000     0.312    
    SLICE_X70Y156        FDRE (Hold_fdre_C_D)         0.087     0.399    clr_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.124    




report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 11:48:34 2020
| Host         : GCS running 64-bit unknown
| Command      : report_utilization
| Design       : fire2_3_expand_3
| Device       : 7vx690tffg1157-3
| Design State : Fully Placed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs              | 7178 |     0 |    433200 |  1.66 |
|   LUT as Logic          | 7178 |     0 |    433200 |  1.66 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         | 3468 |     0 |    866400 |  0.40 |
|   Register as Flip Flop | 3468 |     0 |    866400 |  0.40 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1433 |     0 |    216600 |  0.66 |
| F8 Muxes                |    0 |     0 |    108300 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 14    |          Yes |         Set |            - |
| 3454  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2848 |     0 |    108300 |  2.63 |
|   SLICEL                                   | 1762 |     0 |           |       |
|   SLICEM                                   | 1086 |     0 |           |       |
| LUT as Logic                               | 7178 |     0 |    433200 |  1.66 |
|   using O5 output only                     |    4 |       |           |       |
|   using O6 output only                     | 6575 |       |           |       |
|   using O5 and O6                          |  599 |       |           |       |
| LUT as Memory                              |    0 |     0 |    174200 |  0.00 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 3468 |     0 |    866400 |  0.40 |
|   Register driven from within the Slice    |  796 |       |           |       |
|   Register driven from outside the Slice   | 2672 |       |           |       |
|     LUT in front of the register is unused | 1340 |       |           |       |
|     LUT in front of the register is used   | 1332 |       |           |       |
| Unique Control Sets                        |  146 |       |    108300 |  0.13 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |      3600 |  1.78 |
|   DSP48E1 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 4046 |                 LUT |
| FDRE     | 3454 |        Flop & Latch |
| MUXF7    | 1433 |               MuxFx |
| LUT5     | 1260 |                 LUT |
| LUT2     | 1109 |                 LUT |
| LUT1     |  636 |                 LUT |
| CARRY4   |  520 |          CarryLogic |
| LUT3     |  469 |                 LUT |
| LUT4     |  257 |                 LUT |
| DSP48E1  |   64 |    Block Arithmetic |
| FDSE     |   14 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 14:49:53 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 genblk1[35].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ofm_3_reg[35][13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.187ns (45.069%)  route 1.447ns (54.931%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3531, unset)         0.508     0.508    genblk1[35].mac_i/clk
    DSP48_X3Y61          DSP48E1                                      r  genblk1[35].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y61          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.324     0.832 r  genblk1[35].mac_i/mul_out_reg/P[1]
                         net (fo=2, routed)           0.750     1.582    genblk1[35].mac_i/mul_out_reg_n_104
    SLICE_X68Y150        LUT2 (Prop_lut2_I0_O)        0.043     1.625 r  genblk1[35].mac_i/ofm_2[35][1]_i_7/O
                         net (fo=1, routed)           0.000     1.625    genblk1[35].mac_i/ofm_2[35][1]_i_7_n_0
    SLICE_X68Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.871 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.871    genblk1[35].mac_i/ofm_2_reg[35][1]_i_4_n_0
    SLICE_X68Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.921 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.921    genblk1[35].mac_i/ofm_2_reg[35][1]_i_3_n_0
    SLICE_X68Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.971 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.971    genblk1[35].mac_i/ofm_2_reg[35][1]_i_2_n_0
    SLICE_X68Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.021 r  genblk1[35].mac_i/ofm_2_reg[35][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    genblk1[35].mac_i/ofm_2_reg[35][1]_i_1_n_0
    SLICE_X68Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.071 r  genblk1[35].mac_i/ofm_2_reg[35][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.071    genblk1[35].mac_i/ofm_2_reg[35][5]_i_1_n_0
    SLICE_X68Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.121 r  genblk1[35].mac_i/ofm_2_reg[35][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.121    genblk1[35].mac_i/ofm_2_reg[35][9]_i_1_n_0
    SLICE_X68Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.171 r  genblk1[35].mac_i/ofm_2_reg[35][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.171    genblk1[35].mac_i/ofm_2_reg[35][13]_i_1_n_0
    SLICE_X68Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.325 r  genblk1[35].mac_i/ofm_2_reg[35][15]_i_3/O[3]
                         net (fo=6, routed)           0.346     2.671    p_184_out[15]
    SLICE_X69Y157        LUT4 (Prop_lut4_I3_O)        0.120     2.791 r  ofm_3[35][15]_i_1/O
                         net (fo=16, routed)          0.350     3.142    ofm_3[35][15]_i_1_n_0
    SLICE_X69Y157        FDRE                                         r  ofm_3_reg[35][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=3531, unset)         0.483     3.483    clk
    SLICE_X69Y157        FDRE                                         r  ofm_3_reg[35][13]/C
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    SLICE_X69Y157        FDRE (Setup_fdre_C_R)       -0.295     3.152    ofm_3_reg[35][13]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -3.142    
  -------------------------------------------------------------------
                         slack                                  0.011    




exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 14:49:55 2020...
