
file_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dab8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  0800dd58  0800dd58  0001dd58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800de4c  0800de4c  0001de4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800de54  0800de54  0001de54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800de58  0800de58  0001de58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000014  20000000  0800de5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004920  20000014  0800de70  00020014  2**2
                  ALLOC
  8 .RAM_D1       00000120  24000000  0800de70  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 ._user_heap_stack 00000604  20004934  20004934  00034934  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00030120  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002caee  00000000  00000000  0003014e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00004aa4  00000000  00000000  0005cc3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000017a8  00000000  00000000  000616e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00001630  00000000  00000000  00062e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000396ac  00000000  00000000  000644b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001de1d  00000000  00000000  0009db64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016c1bf  00000000  00000000  000bb981  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00227b40  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00006298  00000000  00000000  00227b94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000014 	.word	0x20000014
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800dd40 	.word	0x0800dd40

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000018 	.word	0x20000018
 80002dc:	0800dd40 	.word	0x0800dd40

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b96e 	b.w	80005d4 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468c      	mov	ip, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8083 	bne.w	8000426 <__udivmoddi4+0x116>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d947      	bls.n	80003b6 <__udivmoddi4+0xa6>
 8000326:	fab2 f282 	clz	r2, r2
 800032a:	b142      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032c:	f1c2 0020 	rsb	r0, r2, #32
 8000330:	fa24 f000 	lsr.w	r0, r4, r0
 8000334:	4091      	lsls	r1, r2
 8000336:	4097      	lsls	r7, r2
 8000338:	ea40 0c01 	orr.w	ip, r0, r1
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbbc f6f8 	udiv	r6, ip, r8
 8000348:	fa1f fe87 	uxth.w	lr, r7
 800034c:	fb08 c116 	mls	r1, r8, r6, ip
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb06 f10e 	mul.w	r1, r6, lr
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18fb      	adds	r3, r7, r3
 800035e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000362:	f080 8119 	bcs.w	8000598 <__udivmoddi4+0x288>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8116 	bls.w	8000598 <__udivmoddi4+0x288>
 800036c:	3e02      	subs	r6, #2
 800036e:	443b      	add	r3, r7
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0f8 	udiv	r0, r3, r8
 8000378:	fb08 3310 	mls	r3, r8, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fe0e 	mul.w	lr, r0, lr
 8000384:	45a6      	cmp	lr, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8105 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000392:	45a6      	cmp	lr, r4
 8000394:	f240 8102 	bls.w	800059c <__udivmoddi4+0x28c>
 8000398:	3802      	subs	r0, #2
 800039a:	443c      	add	r4, r7
 800039c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	2600      	movs	r6, #0
 80003a6:	b11d      	cbz	r5, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c5 4300 	strd	r4, r3, [r5]
 80003b0:	4631      	mov	r1, r6
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	b902      	cbnz	r2, 80003ba <__udivmoddi4+0xaa>
 80003b8:	deff      	udf	#255	; 0xff
 80003ba:	fab2 f282 	clz	r2, r2
 80003be:	2a00      	cmp	r2, #0
 80003c0:	d150      	bne.n	8000464 <__udivmoddi4+0x154>
 80003c2:	1bcb      	subs	r3, r1, r7
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	fa1f f887 	uxth.w	r8, r7
 80003cc:	2601      	movs	r6, #1
 80003ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80003d2:	0c21      	lsrs	r1, r4, #16
 80003d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb08 f30c 	mul.w	r3, r8, ip
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0xe4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0xe2>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	f200 80e9 	bhi.w	80005c4 <__udivmoddi4+0x2b4>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1ac9      	subs	r1, r1, r3
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000400:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x10c>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x10a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80d9 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e7bf      	b.n	80003a6 <__udivmoddi4+0x96>
 8000426:	428b      	cmp	r3, r1
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x12e>
 800042a:	2d00      	cmp	r5, #0
 800042c:	f000 80b1 	beq.w	8000592 <__udivmoddi4+0x282>
 8000430:	2600      	movs	r6, #0
 8000432:	e9c5 0100 	strd	r0, r1, [r5]
 8000436:	4630      	mov	r0, r6
 8000438:	4631      	mov	r1, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	fab3 f683 	clz	r6, r3
 8000442:	2e00      	cmp	r6, #0
 8000444:	d14a      	bne.n	80004dc <__udivmoddi4+0x1cc>
 8000446:	428b      	cmp	r3, r1
 8000448:	d302      	bcc.n	8000450 <__udivmoddi4+0x140>
 800044a:	4282      	cmp	r2, r0
 800044c:	f200 80b8 	bhi.w	80005c0 <__udivmoddi4+0x2b0>
 8000450:	1a84      	subs	r4, r0, r2
 8000452:	eb61 0103 	sbc.w	r1, r1, r3
 8000456:	2001      	movs	r0, #1
 8000458:	468c      	mov	ip, r1
 800045a:	2d00      	cmp	r5, #0
 800045c:	d0a8      	beq.n	80003b0 <__udivmoddi4+0xa0>
 800045e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f603 	lsr.w	r6, r0, r3
 800046c:	4097      	lsls	r7, r2
 800046e:	fa01 f002 	lsl.w	r0, r1, r2
 8000472:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000476:	40d9      	lsrs	r1, r3
 8000478:	4330      	orrs	r0, r6
 800047a:	0c03      	lsrs	r3, r0, #16
 800047c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000480:	fa1f f887 	uxth.w	r8, r7
 8000484:	fb0e 1116 	mls	r1, lr, r6, r1
 8000488:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800048c:	fb06 f108 	mul.w	r1, r6, r8
 8000490:	4299      	cmp	r1, r3
 8000492:	fa04 f402 	lsl.w	r4, r4, r2
 8000496:	d909      	bls.n	80004ac <__udivmoddi4+0x19c>
 8000498:	18fb      	adds	r3, r7, r3
 800049a:	f106 3cff 	add.w	ip, r6, #4294967295
 800049e:	f080 808d 	bcs.w	80005bc <__udivmoddi4+0x2ac>
 80004a2:	4299      	cmp	r1, r3
 80004a4:	f240 808a 	bls.w	80005bc <__udivmoddi4+0x2ac>
 80004a8:	3e02      	subs	r6, #2
 80004aa:	443b      	add	r3, r7
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b281      	uxth	r1, r0
 80004b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80004b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004bc:	fb00 f308 	mul.w	r3, r0, r8
 80004c0:	428b      	cmp	r3, r1
 80004c2:	d907      	bls.n	80004d4 <__udivmoddi4+0x1c4>
 80004c4:	1879      	adds	r1, r7, r1
 80004c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80004ca:	d273      	bcs.n	80005b4 <__udivmoddi4+0x2a4>
 80004cc:	428b      	cmp	r3, r1
 80004ce:	d971      	bls.n	80005b4 <__udivmoddi4+0x2a4>
 80004d0:	3802      	subs	r0, #2
 80004d2:	4439      	add	r1, r7
 80004d4:	1acb      	subs	r3, r1, r3
 80004d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004da:	e778      	b.n	80003ce <__udivmoddi4+0xbe>
 80004dc:	f1c6 0c20 	rsb	ip, r6, #32
 80004e0:	fa03 f406 	lsl.w	r4, r3, r6
 80004e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e8:	431c      	orrs	r4, r3
 80004ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ee:	fa01 f306 	lsl.w	r3, r1, r6
 80004f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004fa:	431f      	orrs	r7, r3
 80004fc:	0c3b      	lsrs	r3, r7, #16
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fa1f f884 	uxth.w	r8, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800050e:	fb09 fa08 	mul.w	sl, r9, r8
 8000512:	458a      	cmp	sl, r1
 8000514:	fa02 f206 	lsl.w	r2, r2, r6
 8000518:	fa00 f306 	lsl.w	r3, r0, r6
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x220>
 800051e:	1861      	adds	r1, r4, r1
 8000520:	f109 30ff 	add.w	r0, r9, #4294967295
 8000524:	d248      	bcs.n	80005b8 <__udivmoddi4+0x2a8>
 8000526:	458a      	cmp	sl, r1
 8000528:	d946      	bls.n	80005b8 <__udivmoddi4+0x2a8>
 800052a:	f1a9 0902 	sub.w	r9, r9, #2
 800052e:	4421      	add	r1, r4
 8000530:	eba1 010a 	sub.w	r1, r1, sl
 8000534:	b2bf      	uxth	r7, r7
 8000536:	fbb1 f0fe 	udiv	r0, r1, lr
 800053a:	fb0e 1110 	mls	r1, lr, r0, r1
 800053e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000542:	fb00 f808 	mul.w	r8, r0, r8
 8000546:	45b8      	cmp	r8, r7
 8000548:	d907      	bls.n	800055a <__udivmoddi4+0x24a>
 800054a:	19e7      	adds	r7, r4, r7
 800054c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000550:	d22e      	bcs.n	80005b0 <__udivmoddi4+0x2a0>
 8000552:	45b8      	cmp	r8, r7
 8000554:	d92c      	bls.n	80005b0 <__udivmoddi4+0x2a0>
 8000556:	3802      	subs	r0, #2
 8000558:	4427      	add	r7, r4
 800055a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800055e:	eba7 0708 	sub.w	r7, r7, r8
 8000562:	fba0 8902 	umull	r8, r9, r0, r2
 8000566:	454f      	cmp	r7, r9
 8000568:	46c6      	mov	lr, r8
 800056a:	4649      	mov	r1, r9
 800056c:	d31a      	bcc.n	80005a4 <__udivmoddi4+0x294>
 800056e:	d017      	beq.n	80005a0 <__udivmoddi4+0x290>
 8000570:	b15d      	cbz	r5, 800058a <__udivmoddi4+0x27a>
 8000572:	ebb3 020e 	subs.w	r2, r3, lr
 8000576:	eb67 0701 	sbc.w	r7, r7, r1
 800057a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800057e:	40f2      	lsrs	r2, r6
 8000580:	ea4c 0202 	orr.w	r2, ip, r2
 8000584:	40f7      	lsrs	r7, r6
 8000586:	e9c5 2700 	strd	r2, r7, [r5]
 800058a:	2600      	movs	r6, #0
 800058c:	4631      	mov	r1, r6
 800058e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e70b      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0x60>
 800059c:	4618      	mov	r0, r3
 800059e:	e6fd      	b.n	800039c <__udivmoddi4+0x8c>
 80005a0:	4543      	cmp	r3, r8
 80005a2:	d2e5      	bcs.n	8000570 <__udivmoddi4+0x260>
 80005a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a8:	eb69 0104 	sbc.w	r1, r9, r4
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7df      	b.n	8000570 <__udivmoddi4+0x260>
 80005b0:	4608      	mov	r0, r1
 80005b2:	e7d2      	b.n	800055a <__udivmoddi4+0x24a>
 80005b4:	4660      	mov	r0, ip
 80005b6:	e78d      	b.n	80004d4 <__udivmoddi4+0x1c4>
 80005b8:	4681      	mov	r9, r0
 80005ba:	e7b9      	b.n	8000530 <__udivmoddi4+0x220>
 80005bc:	4666      	mov	r6, ip
 80005be:	e775      	b.n	80004ac <__udivmoddi4+0x19c>
 80005c0:	4630      	mov	r0, r6
 80005c2:	e74a      	b.n	800045a <__udivmoddi4+0x14a>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	4439      	add	r1, r7
 80005ca:	e713      	b.n	80003f4 <__udivmoddi4+0xe4>
 80005cc:	3802      	subs	r0, #2
 80005ce:	443c      	add	r4, r7
 80005d0:	e724      	b.n	800041c <__udivmoddi4+0x10c>
 80005d2:	bf00      	nop

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <CaptureDownData>:
/**
 * @brief 捕获上位机向下位机发送的指令
 * @return DownDataDef 上位机向下位机发送的指令
 */
DownDataDef CaptureDownData(void)
{
 80005d8:	b5b0      	push	{r4, r5, r7, lr}
 80005da:	b090      	sub	sp, #64	; 0x40
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
	DownDataDef CaptureData;

	CaptureData.HeadOfData = (DownDataReceive[0]);
 80005e0:	4b4d      	ldr	r3, [pc, #308]	; (8000718 <CaptureDownData+0x140>)
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	733b      	strb	r3, [r7, #12]
	CaptureData.StraightNum = ((DownDataReceive[1] << 8) | DownDataReceive[2]);
 80005e6:	4b4c      	ldr	r3, [pc, #304]	; (8000718 <CaptureDownData+0x140>)
 80005e8:	785b      	ldrb	r3, [r3, #1]
 80005ea:	021b      	lsls	r3, r3, #8
 80005ec:	b21a      	sxth	r2, r3
 80005ee:	4b4a      	ldr	r3, [pc, #296]	; (8000718 <CaptureDownData+0x140>)
 80005f0:	789b      	ldrb	r3, [r3, #2]
 80005f2:	b21b      	sxth	r3, r3
 80005f4:	4313      	orrs	r3, r2
 80005f6:	b21b      	sxth	r3, r3
 80005f8:	b29b      	uxth	r3, r3
 80005fa:	81fb      	strh	r3, [r7, #14]
	CaptureData.RotateNum = ((DownDataReceive[3] << 8) | DownDataReceive[4]);
 80005fc:	4b46      	ldr	r3, [pc, #280]	; (8000718 <CaptureDownData+0x140>)
 80005fe:	78db      	ldrb	r3, [r3, #3]
 8000600:	021b      	lsls	r3, r3, #8
 8000602:	b21a      	sxth	r2, r3
 8000604:	4b44      	ldr	r3, [pc, #272]	; (8000718 <CaptureDownData+0x140>)
 8000606:	791b      	ldrb	r3, [r3, #4]
 8000608:	b21b      	sxth	r3, r3
 800060a:	4313      	orrs	r3, r2
 800060c:	b21b      	sxth	r3, r3
 800060e:	b29b      	uxth	r3, r3
 8000610:	823b      	strh	r3, [r7, #16]
	CaptureData.VerticalNum = ((DownDataReceive[5] << 8) | DownDataReceive[6]);
 8000612:	4b41      	ldr	r3, [pc, #260]	; (8000718 <CaptureDownData+0x140>)
 8000614:	795b      	ldrb	r3, [r3, #5]
 8000616:	021b      	lsls	r3, r3, #8
 8000618:	b21a      	sxth	r2, r3
 800061a:	4b3f      	ldr	r3, [pc, #252]	; (8000718 <CaptureDownData+0x140>)
 800061c:	799b      	ldrb	r3, [r3, #6]
 800061e:	b21b      	sxth	r3, r3
 8000620:	4313      	orrs	r3, r2
 8000622:	b21b      	sxth	r3, r3
 8000624:	b29b      	uxth	r3, r3
 8000626:	827b      	strh	r3, [r7, #18]
	CaptureData.LightPWM = ((DownDataReceive[7] << 8) | DownDataReceive[8]);
 8000628:	4b3b      	ldr	r3, [pc, #236]	; (8000718 <CaptureDownData+0x140>)
 800062a:	79db      	ldrb	r3, [r3, #7]
 800062c:	021b      	lsls	r3, r3, #8
 800062e:	4a3a      	ldr	r2, [pc, #232]	; (8000718 <CaptureDownData+0x140>)
 8000630:	7a12      	ldrb	r2, [r2, #8]
 8000632:	4313      	orrs	r3, r2
 8000634:	617b      	str	r3, [r7, #20]
	CaptureData.THPWM = ((DownDataReceive[9] << 8) | DownDataReceive[10]);
 8000636:	4b38      	ldr	r3, [pc, #224]	; (8000718 <CaptureDownData+0x140>)
 8000638:	7a5b      	ldrb	r3, [r3, #9]
 800063a:	021b      	lsls	r3, r3, #8
 800063c:	4a36      	ldr	r2, [pc, #216]	; (8000718 <CaptureDownData+0x140>)
 800063e:	7a92      	ldrb	r2, [r2, #10]
 8000640:	4313      	orrs	r3, r2
 8000642:	61bb      	str	r3, [r7, #24]
	CaptureData.TranspPWM = ((DownDataReceive[11] << 8) | DownDataReceive[12]);
 8000644:	4b34      	ldr	r3, [pc, #208]	; (8000718 <CaptureDownData+0x140>)
 8000646:	7adb      	ldrb	r3, [r3, #11]
 8000648:	021b      	lsls	r3, r3, #8
 800064a:	4a33      	ldr	r2, [pc, #204]	; (8000718 <CaptureDownData+0x140>)
 800064c:	7b12      	ldrb	r2, [r2, #12]
 800064e:	4313      	orrs	r3, r2
 8000650:	61fb      	str	r3, [r7, #28]
	CaptureData.ArmPWM[0] = ((DownDataReceive[13] << 8) | DownDataReceive[14]);
 8000652:	4b31      	ldr	r3, [pc, #196]	; (8000718 <CaptureDownData+0x140>)
 8000654:	7b5b      	ldrb	r3, [r3, #13]
 8000656:	021b      	lsls	r3, r3, #8
 8000658:	4a2f      	ldr	r2, [pc, #188]	; (8000718 <CaptureDownData+0x140>)
 800065a:	7b92      	ldrb	r2, [r2, #14]
 800065c:	4313      	orrs	r3, r2
 800065e:	623b      	str	r3, [r7, #32]
	CaptureData.ArmPWM[1] = ((DownDataReceive[15] << 8) | DownDataReceive[16]);
 8000660:	4b2d      	ldr	r3, [pc, #180]	; (8000718 <CaptureDownData+0x140>)
 8000662:	7bdb      	ldrb	r3, [r3, #15]
 8000664:	021b      	lsls	r3, r3, #8
 8000666:	4a2c      	ldr	r2, [pc, #176]	; (8000718 <CaptureDownData+0x140>)
 8000668:	7c12      	ldrb	r2, [r2, #16]
 800066a:	4313      	orrs	r3, r2
 800066c:	627b      	str	r3, [r7, #36]	; 0x24
	CaptureData.ArmPWM[2] = ((DownDataReceive[17] << 8) | DownDataReceive[18]);
 800066e:	4b2a      	ldr	r3, [pc, #168]	; (8000718 <CaptureDownData+0x140>)
 8000670:	7c5b      	ldrb	r3, [r3, #17]
 8000672:	021b      	lsls	r3, r3, #8
 8000674:	4a28      	ldr	r2, [pc, #160]	; (8000718 <CaptureDownData+0x140>)
 8000676:	7c92      	ldrb	r2, [r2, #18]
 8000678:	4313      	orrs	r3, r2
 800067a:	62bb      	str	r3, [r7, #40]	; 0x28
	CaptureData.ArmPWM[3] = ((DownDataReceive[19] << 8) | DownDataReceive[20]);
 800067c:	4b26      	ldr	r3, [pc, #152]	; (8000718 <CaptureDownData+0x140>)
 800067e:	7cdb      	ldrb	r3, [r3, #19]
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	4a25      	ldr	r2, [pc, #148]	; (8000718 <CaptureDownData+0x140>)
 8000684:	7d12      	ldrb	r2, [r2, #20]
 8000686:	4313      	orrs	r3, r2
 8000688:	62fb      	str	r3, [r7, #44]	; 0x2c
	CaptureData.ArmPWM[4] = ((DownDataReceive[21] << 8) | DownDataReceive[22]);
 800068a:	4b23      	ldr	r3, [pc, #140]	; (8000718 <CaptureDownData+0x140>)
 800068c:	7d5b      	ldrb	r3, [r3, #21]
 800068e:	021b      	lsls	r3, r3, #8
 8000690:	4a21      	ldr	r2, [pc, #132]	; (8000718 <CaptureDownData+0x140>)
 8000692:	7d92      	ldrb	r2, [r2, #22]
 8000694:	4313      	orrs	r3, r2
 8000696:	633b      	str	r3, [r7, #48]	; 0x30
	CaptureData.ArmPWM[5] = ((DownDataReceive[23] << 8) | DownDataReceive[24]);
 8000698:	4b1f      	ldr	r3, [pc, #124]	; (8000718 <CaptureDownData+0x140>)
 800069a:	7ddb      	ldrb	r3, [r3, #23]
 800069c:	021b      	lsls	r3, r3, #8
 800069e:	4a1e      	ldr	r2, [pc, #120]	; (8000718 <CaptureDownData+0x140>)
 80006a0:	7e12      	ldrb	r2, [r2, #24]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	637b      	str	r3, [r7, #52]	; 0x34
	CaptureData.ResPWM = ((DownDataReceive[25] << 8) | DownDataReceive[26]);
 80006a6:	4b1c      	ldr	r3, [pc, #112]	; (8000718 <CaptureDownData+0x140>)
 80006a8:	7e5b      	ldrb	r3, [r3, #25]
 80006aa:	021b      	lsls	r3, r3, #8
 80006ac:	4a1a      	ldr	r2, [pc, #104]	; (8000718 <CaptureDownData+0x140>)
 80006ae:	7e92      	ldrb	r2, [r2, #26]
 80006b0:	4313      	orrs	r3, r2
 80006b2:	63bb      	str	r3, [r7, #56]	; 0x38
#ifdef CtrlSide
	CaptureData.Mode = (DownDataReceive[27]); //方便数据下传与中途获取
 80006b4:	4b18      	ldr	r3, [pc, #96]	; (8000718 <CaptureDownData+0x140>)
 80006b6:	7edb      	ldrb	r3, [r3, #27]
 80006b8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	CaptureData.Relay = (DownDataReceive[27]);
 80006bc:	4b16      	ldr	r3, [pc, #88]	; (8000718 <CaptureDownData+0x140>)
 80006be:	7edb      	ldrb	r3, [r3, #27]
 80006c0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
#else
	CaptureData.Mode = (DownDataReceive[27] & 0b0001);
	CaptureData.Relay = (DownDataReceive[27] & 0b1000);
#endif
#endif
	CaptureData.IdTest = IdTest(DownDataReceive, 0, 44, 28);
 80006c4:	231c      	movs	r3, #28
 80006c6:	222c      	movs	r2, #44	; 0x2c
 80006c8:	2100      	movs	r1, #0
 80006ca:	4813      	ldr	r0, [pc, #76]	; (8000718 <CaptureDownData+0x140>)
 80006cc:	f000 faf4 	bl	8000cb8 <IdTest>
 80006d0:	4603      	mov	r3, r0
 80006d2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	CaptureData.EndOfData = (DownDataReceive[29]);
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <CaptureDownData+0x140>)
 80006d8:	7f5b      	ldrb	r3, [r3, #29]
 80006da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	__HAL_UART_ENABLE_IT(&Up_UART, UART_IT_IDLE);
 80006de:	4b0f      	ldr	r3, [pc, #60]	; (800071c <CaptureDownData+0x144>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b0d      	ldr	r3, [pc, #52]	; (800071c <CaptureDownData+0x144>)
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	f042 0210 	orr.w	r2, r2, #16
 80006ec:	601a      	str	r2, [r3, #0]
//	HAL_UART_Receive_DMA(&Up_UART, DownDataReceive, Up_UART_RXLen);
	HAL_UART_Receive_DMA(&Up_UART, DownDataReceive, 31);
 80006ee:	221f      	movs	r2, #31
 80006f0:	4909      	ldr	r1, [pc, #36]	; (8000718 <CaptureDownData+0x140>)
 80006f2:	480a      	ldr	r0, [pc, #40]	; (800071c <CaptureDownData+0x144>)
 80006f4:	f009 f99e 	bl	8009a34 <HAL_UART_Receive_DMA>
	return CaptureData;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	461d      	mov	r5, r3
 80006fc:	f107 040c 	add.w	r4, r7, #12
 8000700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000708:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800070c:	6823      	ldr	r3, [r4, #0]
 800070e:	602b      	str	r3, [r5, #0]
}
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	3740      	adds	r7, #64	; 0x40
 8000714:	46bd      	mov	sp, r7
 8000716:	bdb0      	pop	{r4, r5, r7, pc}
 8000718:	24000000 	.word	0x24000000
 800071c:	20004490 	.word	0x20004490

08000720 <SendUpData>:
/**
 * @brief 向上位机发送数据
 * @param  SendData         待发送的数据结构体
 */
void SendUpData(UpDataDef SendData)
{
 8000720:	b084      	sub	sp, #16
 8000722:	b580      	push	{r7, lr}
 8000724:	af00      	add	r7, sp, #0
 8000726:	f107 0c08 	add.w	ip, r7, #8
 800072a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	UpDataSend[0] = 0x25;
 800072e:	4b80      	ldr	r3, [pc, #512]	; (8000930 <SendUpData+0x210>)
 8000730:	2225      	movs	r2, #37	; 0x25
 8000732:	701a      	strb	r2, [r3, #0]
	UpDataSend[1] = ((SendData.WaterDetect) | (SendData.CabinNum));
 8000734:	7a7a      	ldrb	r2, [r7, #9]
 8000736:	7a3b      	ldrb	r3, [r7, #8]
 8000738:	4313      	orrs	r3, r2
 800073a:	b2da      	uxtb	r2, r3
 800073c:	4b7c      	ldr	r3, [pc, #496]	; (8000930 <SendUpData+0x210>)
 800073e:	705a      	strb	r2, [r3, #1]
	UpDataSend[2] = SendData.CabinTemperature >> 8;
 8000740:	897b      	ldrh	r3, [r7, #10]
 8000742:	0a1b      	lsrs	r3, r3, #8
 8000744:	b29b      	uxth	r3, r3
 8000746:	b2da      	uxtb	r2, r3
 8000748:	4b79      	ldr	r3, [pc, #484]	; (8000930 <SendUpData+0x210>)
 800074a:	709a      	strb	r2, [r3, #2]
	UpDataSend[3] = SendData.CabinTemperature;
 800074c:	897b      	ldrh	r3, [r7, #10]
 800074e:	b2da      	uxtb	r2, r3
 8000750:	4b77      	ldr	r3, [pc, #476]	; (8000930 <SendUpData+0x210>)
 8000752:	70da      	strb	r2, [r3, #3]
	UpDataSend[4] = SendData.CabinBaro >> 16; //？
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	0c1b      	lsrs	r3, r3, #16
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4b75      	ldr	r3, [pc, #468]	; (8000930 <SendUpData+0x210>)
 800075c:	711a      	strb	r2, [r3, #4]
	UpDataSend[5] = SendData.CabinBaro >> 24;
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	0e1b      	lsrs	r3, r3, #24
 8000762:	b2da      	uxtb	r2, r3
 8000764:	4b72      	ldr	r3, [pc, #456]	; (8000930 <SendUpData+0x210>)
 8000766:	715a      	strb	r2, [r3, #5]
	UpDataSend[6] = SendData.CabinBaro;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	b2da      	uxtb	r2, r3
 800076c:	4b70      	ldr	r3, [pc, #448]	; (8000930 <SendUpData+0x210>)
 800076e:	719a      	strb	r2, [r3, #6]
	UpDataSend[7] = SendData.CabinBaro >> 8;
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	0a1b      	lsrs	r3, r3, #8
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4b6e      	ldr	r3, [pc, #440]	; (8000930 <SendUpData+0x210>)
 8000778:	71da      	strb	r2, [r3, #7]
	UpDataSend[8] = SendData.CabinHum;
 800077a:	8a3b      	ldrh	r3, [r7, #16]
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b6c      	ldr	r3, [pc, #432]	; (8000930 <SendUpData+0x210>)
 8000780:	721a      	strb	r2, [r3, #8]
	UpDataSend[9] = SendData.CabinHum >> 8;
 8000782:	8a3b      	ldrh	r3, [r7, #16]
 8000784:	0a1b      	lsrs	r3, r3, #8
 8000786:	b29b      	uxth	r3, r3
 8000788:	b2da      	uxtb	r2, r3
 800078a:	4b69      	ldr	r3, [pc, #420]	; (8000930 <SendUpData+0x210>)
 800078c:	725a      	strb	r2, [r3, #9]
	UpDataSend[10] = SendData.AccNum[0] >> 8;
 800078e:	8a7b      	ldrh	r3, [r7, #18]
 8000790:	0a1b      	lsrs	r3, r3, #8
 8000792:	b29b      	uxth	r3, r3
 8000794:	b2da      	uxtb	r2, r3
 8000796:	4b66      	ldr	r3, [pc, #408]	; (8000930 <SendUpData+0x210>)
 8000798:	729a      	strb	r2, [r3, #10]
	UpDataSend[11] = SendData.AccNum[0];
 800079a:	8a7b      	ldrh	r3, [r7, #18]
 800079c:	b2da      	uxtb	r2, r3
 800079e:	4b64      	ldr	r3, [pc, #400]	; (8000930 <SendUpData+0x210>)
 80007a0:	72da      	strb	r2, [r3, #11]
	UpDataSend[12] = SendData.AccNum[1] >> 8;
 80007a2:	8abb      	ldrh	r3, [r7, #20]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	b2da      	uxtb	r2, r3
 80007aa:	4b61      	ldr	r3, [pc, #388]	; (8000930 <SendUpData+0x210>)
 80007ac:	731a      	strb	r2, [r3, #12]
	UpDataSend[13] = SendData.AccNum[1];
 80007ae:	8abb      	ldrh	r3, [r7, #20]
 80007b0:	b2da      	uxtb	r2, r3
 80007b2:	4b5f      	ldr	r3, [pc, #380]	; (8000930 <SendUpData+0x210>)
 80007b4:	735a      	strb	r2, [r3, #13]
	UpDataSend[14] = SendData.AccNum[2] >> 8;
 80007b6:	8afb      	ldrh	r3, [r7, #22]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	b29b      	uxth	r3, r3
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4b5c      	ldr	r3, [pc, #368]	; (8000930 <SendUpData+0x210>)
 80007c0:	739a      	strb	r2, [r3, #14]
	UpDataSend[15] = SendData.AccNum[2];
 80007c2:	8afb      	ldrh	r3, [r7, #22]
 80007c4:	b2da      	uxtb	r2, r3
 80007c6:	4b5a      	ldr	r3, [pc, #360]	; (8000930 <SendUpData+0x210>)
 80007c8:	73da      	strb	r2, [r3, #15]
	UpDataSend[16] = SendData.RotNum[0] >> 8;
 80007ca:	8b3b      	ldrh	r3, [r7, #24]
 80007cc:	0a1b      	lsrs	r3, r3, #8
 80007ce:	b29b      	uxth	r3, r3
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	4b57      	ldr	r3, [pc, #348]	; (8000930 <SendUpData+0x210>)
 80007d4:	741a      	strb	r2, [r3, #16]
	UpDataSend[17] = SendData.RotNum[0];
 80007d6:	8b3b      	ldrh	r3, [r7, #24]
 80007d8:	b2da      	uxtb	r2, r3
 80007da:	4b55      	ldr	r3, [pc, #340]	; (8000930 <SendUpData+0x210>)
 80007dc:	745a      	strb	r2, [r3, #17]
	UpDataSend[18] = SendData.RotNum[1] >> 8;
 80007de:	8b7b      	ldrh	r3, [r7, #26]
 80007e0:	0a1b      	lsrs	r3, r3, #8
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	b2da      	uxtb	r2, r3
 80007e6:	4b52      	ldr	r3, [pc, #328]	; (8000930 <SendUpData+0x210>)
 80007e8:	749a      	strb	r2, [r3, #18]
	UpDataSend[19] = SendData.RotNum[1];
 80007ea:	8b7b      	ldrh	r3, [r7, #26]
 80007ec:	b2da      	uxtb	r2, r3
 80007ee:	4b50      	ldr	r3, [pc, #320]	; (8000930 <SendUpData+0x210>)
 80007f0:	74da      	strb	r2, [r3, #19]
	UpDataSend[20] = SendData.RotNum[2] >> 8;
 80007f2:	8bbb      	ldrh	r3, [r7, #28]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	4b4d      	ldr	r3, [pc, #308]	; (8000930 <SendUpData+0x210>)
 80007fc:	751a      	strb	r2, [r3, #20]
	UpDataSend[21] = SendData.RotNum[2];
 80007fe:	8bbb      	ldrh	r3, [r7, #28]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	4b4b      	ldr	r3, [pc, #300]	; (8000930 <SendUpData+0x210>)
 8000804:	755a      	strb	r2, [r3, #21]
	UpDataSend[22] = SendData.EulNum[0] >> 8;
 8000806:	8bfb      	ldrh	r3, [r7, #30]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	b2da      	uxtb	r2, r3
 800080e:	4b48      	ldr	r3, [pc, #288]	; (8000930 <SendUpData+0x210>)
 8000810:	759a      	strb	r2, [r3, #22]
	UpDataSend[23] = SendData.EulNum[0];
 8000812:	8bfb      	ldrh	r3, [r7, #30]
 8000814:	b2da      	uxtb	r2, r3
 8000816:	4b46      	ldr	r3, [pc, #280]	; (8000930 <SendUpData+0x210>)
 8000818:	75da      	strb	r2, [r3, #23]
	UpDataSend[24] = SendData.EulNum[1] >> 8;
 800081a:	8c3b      	ldrh	r3, [r7, #32]
 800081c:	0a1b      	lsrs	r3, r3, #8
 800081e:	b29b      	uxth	r3, r3
 8000820:	b2da      	uxtb	r2, r3
 8000822:	4b43      	ldr	r3, [pc, #268]	; (8000930 <SendUpData+0x210>)
 8000824:	761a      	strb	r2, [r3, #24]
	UpDataSend[25] = SendData.EulNum[1];
 8000826:	8c3b      	ldrh	r3, [r7, #32]
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4b41      	ldr	r3, [pc, #260]	; (8000930 <SendUpData+0x210>)
 800082c:	765a      	strb	r2, [r3, #25]
	UpDataSend[26] = SendData.EulNum[2] >> 8;
 800082e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000830:	0a1b      	lsrs	r3, r3, #8
 8000832:	b29b      	uxth	r3, r3
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b3e      	ldr	r3, [pc, #248]	; (8000930 <SendUpData+0x210>)
 8000838:	769a      	strb	r2, [r3, #26]
	UpDataSend[27] = SendData.EulNum[2];
 800083a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4b3c      	ldr	r3, [pc, #240]	; (8000930 <SendUpData+0x210>)
 8000840:	76da      	strb	r2, [r3, #27]
	UpDataSend[28] = SendData.MagNum[0] >> 8;
 8000842:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	b29b      	uxth	r3, r3
 8000848:	b2da      	uxtb	r2, r3
 800084a:	4b39      	ldr	r3, [pc, #228]	; (8000930 <SendUpData+0x210>)
 800084c:	771a      	strb	r2, [r3, #28]
	UpDataSend[29] = SendData.MagNum[0];
 800084e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4b37      	ldr	r3, [pc, #220]	; (8000930 <SendUpData+0x210>)
 8000854:	775a      	strb	r2, [r3, #29]
	UpDataSend[30] = SendData.MagNum[1] >> 8;
 8000856:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000858:	0a1b      	lsrs	r3, r3, #8
 800085a:	b29b      	uxth	r3, r3
 800085c:	b2da      	uxtb	r2, r3
 800085e:	4b34      	ldr	r3, [pc, #208]	; (8000930 <SendUpData+0x210>)
 8000860:	779a      	strb	r2, [r3, #30]
	UpDataSend[31] = SendData.MagNum[1];
 8000862:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4b32      	ldr	r3, [pc, #200]	; (8000930 <SendUpData+0x210>)
 8000868:	77da      	strb	r2, [r3, #31]
	UpDataSend[32] = SendData.MagNum[2] >> 8;
 800086a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800086c:	0a1b      	lsrs	r3, r3, #8
 800086e:	b29b      	uxth	r3, r3
 8000870:	b2da      	uxtb	r2, r3
 8000872:	4b2f      	ldr	r3, [pc, #188]	; (8000930 <SendUpData+0x210>)
 8000874:	f883 2020 	strb.w	r2, [r3, #32]
	UpDataSend[33] = SendData.MagNum[2];
 8000878:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800087a:	b2da      	uxtb	r2, r3
 800087c:	4b2c      	ldr	r3, [pc, #176]	; (8000930 <SendUpData+0x210>)
 800087e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	UpDataSend[34] = SendData.DepthToBottom >> 24;
 8000882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000884:	0e1b      	lsrs	r3, r3, #24
 8000886:	b2da      	uxtb	r2, r3
 8000888:	4b29      	ldr	r3, [pc, #164]	; (8000930 <SendUpData+0x210>)
 800088a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	UpDataSend[35] = SendData.DepthToBottom >> 16;
 800088e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000890:	0c1b      	lsrs	r3, r3, #16
 8000892:	b2da      	uxtb	r2, r3
 8000894:	4b26      	ldr	r3, [pc, #152]	; (8000930 <SendUpData+0x210>)
 8000896:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	UpDataSend[36] = SendData.DepthToBottom >> 8;
 800089a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	b2da      	uxtb	r2, r3
 80008a0:	4b23      	ldr	r3, [pc, #140]	; (8000930 <SendUpData+0x210>)
 80008a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	UpDataSend[37] = SendData.DepthToBottom;
 80008a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008a8:	b2da      	uxtb	r2, r3
 80008aa:	4b21      	ldr	r3, [pc, #132]	; (8000930 <SendUpData+0x210>)
 80008ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	UpDataSend[38] = SendData.Confidence >> 8;
 80008b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80008b2:	0a1b      	lsrs	r3, r3, #8
 80008b4:	b29b      	uxth	r3, r3
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <SendUpData+0x210>)
 80008ba:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	UpDataSend[39] = SendData.Confidence;
 80008be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <SendUpData+0x210>)
 80008c4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	UpDataSend[40] = SendData.WaterTemperature >> 8;
 80008c8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80008ca:	0a1b      	lsrs	r3, r3, #8
 80008cc:	b29b      	uxth	r3, r3
 80008ce:	b2da      	uxtb	r2, r3
 80008d0:	4b17      	ldr	r3, [pc, #92]	; (8000930 <SendUpData+0x210>)
 80008d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	UpDataSend[41] = SendData.WaterTemperature;
 80008d6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b15      	ldr	r3, [pc, #84]	; (8000930 <SendUpData+0x210>)
 80008dc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	UpDataSend[42] = SendData.WaterDepth >> 8;
 80008e0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80008e2:	0a1b      	lsrs	r3, r3, #8
 80008e4:	b29b      	uxth	r3, r3
 80008e6:	b2da      	uxtb	r2, r3
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <SendUpData+0x210>)
 80008ea:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	UpDataSend[43] = SendData.WaterDepth;
 80008ee:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <SendUpData+0x210>)
 80008f4:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	UpDataSend[44] = XorCaculate(UpDataSend, 38);
 80008f8:	2126      	movs	r1, #38	; 0x26
 80008fa:	480d      	ldr	r0, [pc, #52]	; (8000930 <SendUpData+0x210>)
 80008fc:	f000 f9f0 	bl	8000ce0 <XorCaculate>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <SendUpData+0x210>)
 8000906:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	UpDataSend[45] = 0xff;
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <SendUpData+0x210>)
 800090c:	22ff      	movs	r2, #255	; 0xff
 800090e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	UpDataSend[46] = 0xff;
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <SendUpData+0x210>)
 8000914:	22ff      	movs	r2, #255	; 0xff
 8000916:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	HAL_UART_Transmit_DMA(&Up_UART, UpDataSend, Up_UART_TXLen);
 800091a:	222f      	movs	r2, #47	; 0x2f
 800091c:	4904      	ldr	r1, [pc, #16]	; (8000930 <SendUpData+0x210>)
 800091e:	4805      	ldr	r0, [pc, #20]	; (8000934 <SendUpData+0x214>)
 8000920:	f009 f808 	bl	8009934 <HAL_UART_Transmit_DMA>
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800092c:	b004      	add	sp, #16
 800092e:	4770      	bx	lr
 8000930:	24000070 	.word	0x24000070
 8000934:	20004490 	.word	0x20004490

08000938 <SendDownData>:
 * @brief 向下位机发送指令
 * @param  SendData         待发送的指令结构体
 * @note 已完成Debug
 */
void SendDownData(DownDataDef SendData)
{
 8000938:	b084      	sub	sp, #16
 800093a:	b580      	push	{r7, lr}
 800093c:	af00      	add	r7, sp, #0
 800093e:	f107 0c08 	add.w	ip, r7, #8
 8000942:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
//	if ((SendData.HeadOfData == 0x25) && (SendData.EndOfData == 0x21))
//	{
	DownDataSend[0] = 0x25;
 8000946:	4b4a      	ldr	r3, [pc, #296]	; (8000a70 <SendDownData+0x138>)
 8000948:	2225      	movs	r2, #37	; 0x25
 800094a:	701a      	strb	r2, [r3, #0]
	DownDataSend[1] = SendData.StraightNum >> 8;
 800094c:	897b      	ldrh	r3, [r7, #10]
 800094e:	0a1b      	lsrs	r3, r3, #8
 8000950:	b29b      	uxth	r3, r3
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b46      	ldr	r3, [pc, #280]	; (8000a70 <SendDownData+0x138>)
 8000956:	705a      	strb	r2, [r3, #1]
	DownDataSend[2] = SendData.StraightNum;
 8000958:	897b      	ldrh	r3, [r7, #10]
 800095a:	b2da      	uxtb	r2, r3
 800095c:	4b44      	ldr	r3, [pc, #272]	; (8000a70 <SendDownData+0x138>)
 800095e:	709a      	strb	r2, [r3, #2]
	DownDataSend[3] = SendData.RotateNum >> 8;
 8000960:	89bb      	ldrh	r3, [r7, #12]
 8000962:	0a1b      	lsrs	r3, r3, #8
 8000964:	b29b      	uxth	r3, r3
 8000966:	b2da      	uxtb	r2, r3
 8000968:	4b41      	ldr	r3, [pc, #260]	; (8000a70 <SendDownData+0x138>)
 800096a:	70da      	strb	r2, [r3, #3]
	DownDataSend[4] = SendData.RotateNum;
 800096c:	89bb      	ldrh	r3, [r7, #12]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	4b3f      	ldr	r3, [pc, #252]	; (8000a70 <SendDownData+0x138>)
 8000972:	711a      	strb	r2, [r3, #4]
	DownDataSend[5] = SendData.VerticalNum >> 8;
 8000974:	89fb      	ldrh	r3, [r7, #14]
 8000976:	0a1b      	lsrs	r3, r3, #8
 8000978:	b29b      	uxth	r3, r3
 800097a:	b2da      	uxtb	r2, r3
 800097c:	4b3c      	ldr	r3, [pc, #240]	; (8000a70 <SendDownData+0x138>)
 800097e:	715a      	strb	r2, [r3, #5]
	DownDataSend[6] = SendData.VerticalNum;
 8000980:	89fb      	ldrh	r3, [r7, #14]
 8000982:	b2da      	uxtb	r2, r3
 8000984:	4b3a      	ldr	r3, [pc, #232]	; (8000a70 <SendDownData+0x138>)
 8000986:	719a      	strb	r2, [r3, #6]
	DownDataSend[7] = SendData.LightPWM >> 8;
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	0a1b      	lsrs	r3, r3, #8
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b38      	ldr	r3, [pc, #224]	; (8000a70 <SendDownData+0x138>)
 8000990:	71da      	strb	r2, [r3, #7]
	DownDataSend[8] = SendData.LightPWM;
 8000992:	693b      	ldr	r3, [r7, #16]
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4b36      	ldr	r3, [pc, #216]	; (8000a70 <SendDownData+0x138>)
 8000998:	721a      	strb	r2, [r3, #8]
	DownDataSend[9] = SendData.THPWM >> 8;
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	0a1b      	lsrs	r3, r3, #8
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b33      	ldr	r3, [pc, #204]	; (8000a70 <SendDownData+0x138>)
 80009a2:	725a      	strb	r2, [r3, #9]
	DownDataSend[10] = SendData.THPWM;
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	4b31      	ldr	r3, [pc, #196]	; (8000a70 <SendDownData+0x138>)
 80009aa:	729a      	strb	r2, [r3, #10]
	DownDataSend[11] = SendData.TranspPWM >> 8;
 80009ac:	69bb      	ldr	r3, [r7, #24]
 80009ae:	0a1b      	lsrs	r3, r3, #8
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	4b2f      	ldr	r3, [pc, #188]	; (8000a70 <SendDownData+0x138>)
 80009b4:	72da      	strb	r2, [r3, #11]
	DownDataSend[12] = SendData.TranspPWM;
 80009b6:	69bb      	ldr	r3, [r7, #24]
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b2d      	ldr	r3, [pc, #180]	; (8000a70 <SendDownData+0x138>)
 80009bc:	731a      	strb	r2, [r3, #12]
	DownDataSend[13] = SendData.ArmPWM[0] >> 8;
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	0a1b      	lsrs	r3, r3, #8
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b2a      	ldr	r3, [pc, #168]	; (8000a70 <SendDownData+0x138>)
 80009c6:	735a      	strb	r2, [r3, #13]
	DownDataSend[14] = SendData.ArmPWM[0];
 80009c8:	69fb      	ldr	r3, [r7, #28]
 80009ca:	b2da      	uxtb	r2, r3
 80009cc:	4b28      	ldr	r3, [pc, #160]	; (8000a70 <SendDownData+0x138>)
 80009ce:	739a      	strb	r2, [r3, #14]
	DownDataSend[15] = SendData.ArmPWM[1] >> 8;
 80009d0:	6a3b      	ldr	r3, [r7, #32]
 80009d2:	0a1b      	lsrs	r3, r3, #8
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	4b26      	ldr	r3, [pc, #152]	; (8000a70 <SendDownData+0x138>)
 80009d8:	73da      	strb	r2, [r3, #15]
	DownDataSend[16] = SendData.ArmPWM[1];
 80009da:	6a3b      	ldr	r3, [r7, #32]
 80009dc:	b2da      	uxtb	r2, r3
 80009de:	4b24      	ldr	r3, [pc, #144]	; (8000a70 <SendDownData+0x138>)
 80009e0:	741a      	strb	r2, [r3, #16]
	DownDataSend[17] = SendData.ArmPWM[2] >> 8;
 80009e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e4:	0a1b      	lsrs	r3, r3, #8
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <SendDownData+0x138>)
 80009ea:	745a      	strb	r2, [r3, #17]
	DownDataSend[18] = SendData.ArmPWM[2];
 80009ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <SendDownData+0x138>)
 80009f2:	749a      	strb	r2, [r3, #18]
	DownDataSend[19] = SendData.ArmPWM[3] >> 8;
 80009f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009f6:	0a1b      	lsrs	r3, r3, #8
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <SendDownData+0x138>)
 80009fc:	74da      	strb	r2, [r3, #19]
	DownDataSend[20] = SendData.ArmPWM[3];
 80009fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a00:	b2da      	uxtb	r2, r3
 8000a02:	4b1b      	ldr	r3, [pc, #108]	; (8000a70 <SendDownData+0x138>)
 8000a04:	751a      	strb	r2, [r3, #20]
	DownDataSend[21] = SendData.ArmPWM[4] >> 8;
 8000a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a08:	0a1b      	lsrs	r3, r3, #8
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b18      	ldr	r3, [pc, #96]	; (8000a70 <SendDownData+0x138>)
 8000a0e:	755a      	strb	r2, [r3, #21]
	DownDataSend[22] = SendData.ArmPWM[4];
 8000a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a12:	b2da      	uxtb	r2, r3
 8000a14:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <SendDownData+0x138>)
 8000a16:	759a      	strb	r2, [r3, #22]
	DownDataSend[23] = SendData.ArmPWM[5] >> 8;
 8000a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a1a:	0a1b      	lsrs	r3, r3, #8
 8000a1c:	b2da      	uxtb	r2, r3
 8000a1e:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <SendDownData+0x138>)
 8000a20:	75da      	strb	r2, [r3, #23]
	DownDataSend[24] = SendData.ArmPWM[5];
 8000a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4b12      	ldr	r3, [pc, #72]	; (8000a70 <SendDownData+0x138>)
 8000a28:	761a      	strb	r2, [r3, #24]
	DownDataSend[25] = SendData.ResPWM >> 8;
 8000a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a2c:	0a1b      	lsrs	r3, r3, #8
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	4b0f      	ldr	r3, [pc, #60]	; (8000a70 <SendDownData+0x138>)
 8000a32:	765a      	strb	r2, [r3, #25]
	DownDataSend[26] = SendData.ResPWM;
 8000a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a36:	b2da      	uxtb	r2, r3
 8000a38:	4b0d      	ldr	r3, [pc, #52]	; (8000a70 <SendDownData+0x138>)
 8000a3a:	769a      	strb	r2, [r3, #26]
	DownDataSend[27] = SendData.Relay; //直接下传数据
 8000a3c:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8000a40:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <SendDownData+0x138>)
 8000a42:	76da      	strb	r2, [r3, #27]
	DownDataSend[28] = XorCaculate(DownDataSend, 28);
 8000a44:	211c      	movs	r1, #28
 8000a46:	480a      	ldr	r0, [pc, #40]	; (8000a70 <SendDownData+0x138>)
 8000a48:	f000 f94a 	bl	8000ce0 <XorCaculate>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	461a      	mov	r2, r3
 8000a50:	4b07      	ldr	r3, [pc, #28]	; (8000a70 <SendDownData+0x138>)
 8000a52:	771a      	strb	r2, [r3, #28]
	DownDataSend[29] = 0x21;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <SendDownData+0x138>)
 8000a56:	2221      	movs	r2, #33	; 0x21
 8000a58:	775a      	strb	r2, [r3, #29]
//	}
	HAL_UART_Transmit_DMA(&Down_UART, DownDataSend, Down_UART_TXLEN);
 8000a5a:	221e      	movs	r2, #30
 8000a5c:	4904      	ldr	r1, [pc, #16]	; (8000a70 <SendDownData+0x138>)
 8000a5e:	4805      	ldr	r0, [pc, #20]	; (8000a74 <SendDownData+0x13c>)
 8000a60:	f008 ff68 	bl	8009934 <HAL_UART_Transmit_DMA>
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a6c:	b004      	add	sp, #16
 8000a6e:	4770      	bx	lr
 8000a70:	24000020 	.word	0x24000020
 8000a74:	200045ac 	.word	0x200045ac

08000a78 <CaptureUpData>:
/**
 * @brief 捕获下位向上位发送的数据
 * @return UpDataDef 下位机上传的数据结构体
 */
UpDataDef CaptureUpData(void)
{
 8000a78:	b5b0      	push	{r4, r5, r7, lr}
 8000a7a:	b08e      	sub	sp, #56	; 0x38
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
	UpDataDef CaptureData;

	CaptureData.CabinNum = (UpDataReceive[1] & 0b0001); //0b0000控制仓，0b0001==1电源仓
 8000a80:	4b8b      	ldr	r3, [pc, #556]	; (8000cb0 <CaptureUpData+0x238>)
 8000a82:	785b      	ldrb	r3, [r3, #1]
 8000a84:	f003 0301 	and.w	r3, r3, #1
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	723b      	strb	r3, [r7, #8]
	CaptureData.WaterDetect = (UpDataReceive[1] & 0b0010); //0b0000正常，0b0010==2漏水
 8000a8c:	4b88      	ldr	r3, [pc, #544]	; (8000cb0 <CaptureUpData+0x238>)
 8000a8e:	785b      	ldrb	r3, [r3, #1]
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	727b      	strb	r3, [r7, #9]
	CaptureData.CabinTemperature = ((UpDataReceive[3] << 8) | UpDataReceive[2]);
 8000a98:	4b85      	ldr	r3, [pc, #532]	; (8000cb0 <CaptureUpData+0x238>)
 8000a9a:	78db      	ldrb	r3, [r3, #3]
 8000a9c:	021b      	lsls	r3, r3, #8
 8000a9e:	b21a      	sxth	r2, r3
 8000aa0:	4b83      	ldr	r3, [pc, #524]	; (8000cb0 <CaptureUpData+0x238>)
 8000aa2:	789b      	ldrb	r3, [r3, #2]
 8000aa4:	b21b      	sxth	r3, r3
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	b21b      	sxth	r3, r3
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	817b      	strh	r3, [r7, #10]
	CaptureData.CabinBaro = ((UpDataReceive[7] << 24) | (UpDataReceive[6] << 16)
 8000aae:	4b80      	ldr	r3, [pc, #512]	; (8000cb0 <CaptureUpData+0x238>)
 8000ab0:	79db      	ldrb	r3, [r3, #7]
 8000ab2:	061a      	lsls	r2, r3, #24
 8000ab4:	4b7e      	ldr	r3, [pc, #504]	; (8000cb0 <CaptureUpData+0x238>)
 8000ab6:	799b      	ldrb	r3, [r3, #6]
 8000ab8:	041b      	lsls	r3, r3, #16
 8000aba:	431a      	orrs	r2, r3
			| (UpDataReceive[5] << 8) | UpDataReceive[4]);
 8000abc:	4b7c      	ldr	r3, [pc, #496]	; (8000cb0 <CaptureUpData+0x238>)
 8000abe:	795b      	ldrb	r3, [r3, #5]
 8000ac0:	021b      	lsls	r3, r3, #8
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	4a7a      	ldr	r2, [pc, #488]	; (8000cb0 <CaptureUpData+0x238>)
 8000ac6:	7912      	ldrb	r2, [r2, #4]
 8000ac8:	4313      	orrs	r3, r2
	CaptureData.CabinBaro = ((UpDataReceive[7] << 24) | (UpDataReceive[6] << 16)
 8000aca:	60fb      	str	r3, [r7, #12]
	CaptureData.CabinHum = ((UpDataReceive[9] << 8) | UpDataReceive[8]);
 8000acc:	4b78      	ldr	r3, [pc, #480]	; (8000cb0 <CaptureUpData+0x238>)
 8000ace:	7a5b      	ldrb	r3, [r3, #9]
 8000ad0:	021b      	lsls	r3, r3, #8
 8000ad2:	b21a      	sxth	r2, r3
 8000ad4:	4b76      	ldr	r3, [pc, #472]	; (8000cb0 <CaptureUpData+0x238>)
 8000ad6:	7a1b      	ldrb	r3, [r3, #8]
 8000ad8:	b21b      	sxth	r3, r3
 8000ada:	4313      	orrs	r3, r2
 8000adc:	b21b      	sxth	r3, r3
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	823b      	strh	r3, [r7, #16]
	CaptureData.AccNum[0] = ((UpDataReceive[11] << 8) | UpDataReceive[10]);
 8000ae2:	4b73      	ldr	r3, [pc, #460]	; (8000cb0 <CaptureUpData+0x238>)
 8000ae4:	7adb      	ldrb	r3, [r3, #11]
 8000ae6:	021b      	lsls	r3, r3, #8
 8000ae8:	b21a      	sxth	r2, r3
 8000aea:	4b71      	ldr	r3, [pc, #452]	; (8000cb0 <CaptureUpData+0x238>)
 8000aec:	7a9b      	ldrb	r3, [r3, #10]
 8000aee:	b21b      	sxth	r3, r3
 8000af0:	4313      	orrs	r3, r2
 8000af2:	b21b      	sxth	r3, r3
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	827b      	strh	r3, [r7, #18]
	CaptureData.AccNum[1] = ((UpDataReceive[13] << 8) | UpDataReceive[12]);
 8000af8:	4b6d      	ldr	r3, [pc, #436]	; (8000cb0 <CaptureUpData+0x238>)
 8000afa:	7b5b      	ldrb	r3, [r3, #13]
 8000afc:	021b      	lsls	r3, r3, #8
 8000afe:	b21a      	sxth	r2, r3
 8000b00:	4b6b      	ldr	r3, [pc, #428]	; (8000cb0 <CaptureUpData+0x238>)
 8000b02:	7b1b      	ldrb	r3, [r3, #12]
 8000b04:	b21b      	sxth	r3, r3
 8000b06:	4313      	orrs	r3, r2
 8000b08:	b21b      	sxth	r3, r3
 8000b0a:	b29b      	uxth	r3, r3
 8000b0c:	82bb      	strh	r3, [r7, #20]
	CaptureData.AccNum[2] = ((UpDataReceive[15] << 8) | UpDataReceive[14]);
 8000b0e:	4b68      	ldr	r3, [pc, #416]	; (8000cb0 <CaptureUpData+0x238>)
 8000b10:	7bdb      	ldrb	r3, [r3, #15]
 8000b12:	021b      	lsls	r3, r3, #8
 8000b14:	b21a      	sxth	r2, r3
 8000b16:	4b66      	ldr	r3, [pc, #408]	; (8000cb0 <CaptureUpData+0x238>)
 8000b18:	7b9b      	ldrb	r3, [r3, #14]
 8000b1a:	b21b      	sxth	r3, r3
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	b21b      	sxth	r3, r3
 8000b20:	b29b      	uxth	r3, r3
 8000b22:	82fb      	strh	r3, [r7, #22]
	CaptureData.RotNum[0] = ((UpDataReceive[17] << 8) | UpDataReceive[16]);
 8000b24:	4b62      	ldr	r3, [pc, #392]	; (8000cb0 <CaptureUpData+0x238>)
 8000b26:	7c5b      	ldrb	r3, [r3, #17]
 8000b28:	021b      	lsls	r3, r3, #8
 8000b2a:	b21a      	sxth	r2, r3
 8000b2c:	4b60      	ldr	r3, [pc, #384]	; (8000cb0 <CaptureUpData+0x238>)
 8000b2e:	7c1b      	ldrb	r3, [r3, #16]
 8000b30:	b21b      	sxth	r3, r3
 8000b32:	4313      	orrs	r3, r2
 8000b34:	b21b      	sxth	r3, r3
 8000b36:	b29b      	uxth	r3, r3
 8000b38:	833b      	strh	r3, [r7, #24]
	CaptureData.RotNum[1] = ((UpDataReceive[19] << 8) | UpDataReceive[18]);
 8000b3a:	4b5d      	ldr	r3, [pc, #372]	; (8000cb0 <CaptureUpData+0x238>)
 8000b3c:	7cdb      	ldrb	r3, [r3, #19]
 8000b3e:	021b      	lsls	r3, r3, #8
 8000b40:	b21a      	sxth	r2, r3
 8000b42:	4b5b      	ldr	r3, [pc, #364]	; (8000cb0 <CaptureUpData+0x238>)
 8000b44:	7c9b      	ldrb	r3, [r3, #18]
 8000b46:	b21b      	sxth	r3, r3
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	b21b      	sxth	r3, r3
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	837b      	strh	r3, [r7, #26]
	CaptureData.RotNum[2] = ((UpDataReceive[21] << 8) | UpDataReceive[20]);
 8000b50:	4b57      	ldr	r3, [pc, #348]	; (8000cb0 <CaptureUpData+0x238>)
 8000b52:	7d5b      	ldrb	r3, [r3, #21]
 8000b54:	021b      	lsls	r3, r3, #8
 8000b56:	b21a      	sxth	r2, r3
 8000b58:	4b55      	ldr	r3, [pc, #340]	; (8000cb0 <CaptureUpData+0x238>)
 8000b5a:	7d1b      	ldrb	r3, [r3, #20]
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	b21b      	sxth	r3, r3
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	83bb      	strh	r3, [r7, #28]
	CaptureData.EulNum[0] = ((UpDataReceive[23] << 8) | UpDataReceive[22]);
 8000b66:	4b52      	ldr	r3, [pc, #328]	; (8000cb0 <CaptureUpData+0x238>)
 8000b68:	7ddb      	ldrb	r3, [r3, #23]
 8000b6a:	021b      	lsls	r3, r3, #8
 8000b6c:	b21a      	sxth	r2, r3
 8000b6e:	4b50      	ldr	r3, [pc, #320]	; (8000cb0 <CaptureUpData+0x238>)
 8000b70:	7d9b      	ldrb	r3, [r3, #22]
 8000b72:	b21b      	sxth	r3, r3
 8000b74:	4313      	orrs	r3, r2
 8000b76:	b21b      	sxth	r3, r3
 8000b78:	b29b      	uxth	r3, r3
 8000b7a:	83fb      	strh	r3, [r7, #30]
	CaptureData.EulNum[1] = ((UpDataReceive[25] << 8) | UpDataReceive[24]);
 8000b7c:	4b4c      	ldr	r3, [pc, #304]	; (8000cb0 <CaptureUpData+0x238>)
 8000b7e:	7e5b      	ldrb	r3, [r3, #25]
 8000b80:	021b      	lsls	r3, r3, #8
 8000b82:	b21a      	sxth	r2, r3
 8000b84:	4b4a      	ldr	r3, [pc, #296]	; (8000cb0 <CaptureUpData+0x238>)
 8000b86:	7e1b      	ldrb	r3, [r3, #24]
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	4313      	orrs	r3, r2
 8000b8c:	b21b      	sxth	r3, r3
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	843b      	strh	r3, [r7, #32]
	CaptureData.EulNum[2] = ((UpDataReceive[27] << 8) | UpDataReceive[26]);
 8000b92:	4b47      	ldr	r3, [pc, #284]	; (8000cb0 <CaptureUpData+0x238>)
 8000b94:	7edb      	ldrb	r3, [r3, #27]
 8000b96:	021b      	lsls	r3, r3, #8
 8000b98:	b21a      	sxth	r2, r3
 8000b9a:	4b45      	ldr	r3, [pc, #276]	; (8000cb0 <CaptureUpData+0x238>)
 8000b9c:	7e9b      	ldrb	r3, [r3, #26]
 8000b9e:	b21b      	sxth	r3, r3
 8000ba0:	4313      	orrs	r3, r2
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	847b      	strh	r3, [r7, #34]	; 0x22
	CaptureData.MagNum[0] = ((UpDataReceive[29] << 8) | UpDataReceive[28]);
 8000ba8:	4b41      	ldr	r3, [pc, #260]	; (8000cb0 <CaptureUpData+0x238>)
 8000baa:	7f5b      	ldrb	r3, [r3, #29]
 8000bac:	021b      	lsls	r3, r3, #8
 8000bae:	b21a      	sxth	r2, r3
 8000bb0:	4b3f      	ldr	r3, [pc, #252]	; (8000cb0 <CaptureUpData+0x238>)
 8000bb2:	7f1b      	ldrb	r3, [r3, #28]
 8000bb4:	b21b      	sxth	r3, r3
 8000bb6:	4313      	orrs	r3, r2
 8000bb8:	b21b      	sxth	r3, r3
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	84bb      	strh	r3, [r7, #36]	; 0x24
	CaptureData.MagNum[1] = ((UpDataReceive[31] << 8) | UpDataReceive[30]);
 8000bbe:	4b3c      	ldr	r3, [pc, #240]	; (8000cb0 <CaptureUpData+0x238>)
 8000bc0:	7fdb      	ldrb	r3, [r3, #31]
 8000bc2:	021b      	lsls	r3, r3, #8
 8000bc4:	b21a      	sxth	r2, r3
 8000bc6:	4b3a      	ldr	r3, [pc, #232]	; (8000cb0 <CaptureUpData+0x238>)
 8000bc8:	7f9b      	ldrb	r3, [r3, #30]
 8000bca:	b21b      	sxth	r3, r3
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	b21b      	sxth	r3, r3
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	84fb      	strh	r3, [r7, #38]	; 0x26
	CaptureData.MagNum[2] = ((UpDataReceive[33] << 8) | UpDataReceive[32]);
 8000bd4:	4b36      	ldr	r3, [pc, #216]	; (8000cb0 <CaptureUpData+0x238>)
 8000bd6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000bda:	021b      	lsls	r3, r3, #8
 8000bdc:	b21a      	sxth	r2, r3
 8000bde:	4b34      	ldr	r3, [pc, #208]	; (8000cb0 <CaptureUpData+0x238>)
 8000be0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	4313      	orrs	r3, r2
 8000be8:	b21b      	sxth	r3, r3
 8000bea:	b29b      	uxth	r3, r3
 8000bec:	853b      	strh	r3, [r7, #40]	; 0x28
	CaptureData.DepthToBottom = ((UpDataReceive[37] << 24)
 8000bee:	4b30      	ldr	r3, [pc, #192]	; (8000cb0 <CaptureUpData+0x238>)
 8000bf0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000bf4:	061a      	lsls	r2, r3, #24
			| (UpDataReceive[36] << 16) | (UpDataReceive[35] << 8)
 8000bf6:	4b2e      	ldr	r3, [pc, #184]	; (8000cb0 <CaptureUpData+0x238>)
 8000bf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000bfc:	041b      	lsls	r3, r3, #16
 8000bfe:	431a      	orrs	r2, r3
 8000c00:	4b2b      	ldr	r3, [pc, #172]	; (8000cb0 <CaptureUpData+0x238>)
 8000c02:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8000c06:	021b      	lsls	r3, r3, #8
 8000c08:	4313      	orrs	r3, r2
			| UpDataReceive[34]);
 8000c0a:	4a29      	ldr	r2, [pc, #164]	; (8000cb0 <CaptureUpData+0x238>)
 8000c0c:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 8000c10:	4313      	orrs	r3, r2
	CaptureData.DepthToBottom = ((UpDataReceive[37] << 24)
 8000c12:	633b      	str	r3, [r7, #48]	; 0x30
	CaptureData.Confidence = ((UpDataReceive[39] << 8) | UpDataReceive[38]);
 8000c14:	4b26      	ldr	r3, [pc, #152]	; (8000cb0 <CaptureUpData+0x238>)
 8000c16:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8000c1a:	021b      	lsls	r3, r3, #8
 8000c1c:	b21a      	sxth	r2, r3
 8000c1e:	4b24      	ldr	r3, [pc, #144]	; (8000cb0 <CaptureUpData+0x238>)
 8000c20:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8000c24:	b21b      	sxth	r3, r3
 8000c26:	4313      	orrs	r3, r2
 8000c28:	b21b      	sxth	r3, r3
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	CaptureData.WaterTemperature =
			((UpDataReceive[41] << 8) | UpDataReceive[40]);
 8000c2e:	4b20      	ldr	r3, [pc, #128]	; (8000cb0 <CaptureUpData+0x238>)
 8000c30:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	b21a      	sxth	r2, r3
 8000c38:	4b1d      	ldr	r3, [pc, #116]	; (8000cb0 <CaptureUpData+0x238>)
 8000c3a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8000c3e:	b21b      	sxth	r3, r3
 8000c40:	4313      	orrs	r3, r2
 8000c42:	b21b      	sxth	r3, r3
 8000c44:	b29b      	uxth	r3, r3
	CaptureData.WaterTemperature =
 8000c46:	857b      	strh	r3, [r7, #42]	; 0x2a
	CaptureData.WaterDepth = ((UpDataReceive[43] << 8) | UpDataReceive[42]);
 8000c48:	4b19      	ldr	r3, [pc, #100]	; (8000cb0 <CaptureUpData+0x238>)
 8000c4a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	b21a      	sxth	r2, r3
 8000c52:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <CaptureUpData+0x238>)
 8000c54:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8000c58:	b21b      	sxth	r3, r3
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	b21b      	sxth	r3, r3
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	85bb      	strh	r3, [r7, #44]	; 0x2c
	CaptureData.IdTest = IdTest(UpDataReceive, 1, 44, 28);
 8000c62:	231c      	movs	r3, #28
 8000c64:	222c      	movs	r2, #44	; 0x2c
 8000c66:	2101      	movs	r1, #1
 8000c68:	4811      	ldr	r0, [pc, #68]	; (8000cb0 <CaptureUpData+0x238>)
 8000c6a:	f000 f825 	bl	8000cb8 <IdTest>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

	__HAL_UART_ENABLE_IT(&Down_UART, UART_IT_IDLE);
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <CaptureUpData+0x23c>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <CaptureUpData+0x23c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f042 0210 	orr.w	r2, r2, #16
 8000c82:	601a      	str	r2, [r3, #0]
//	HAL_UART_Receive_DMA(&Down_UART, UpDataReceive, Down_UART_RXLen);
	HAL_UART_Receive_DMA(&Down_UART, UpDataReceive, 48);
 8000c84:	2230      	movs	r2, #48	; 0x30
 8000c86:	490a      	ldr	r1, [pc, #40]	; (8000cb0 <CaptureUpData+0x238>)
 8000c88:	480a      	ldr	r0, [pc, #40]	; (8000cb4 <CaptureUpData+0x23c>)
 8000c8a:	f008 fed3 	bl	8009a34 <HAL_UART_Receive_DMA>
	return CaptureData;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	461d      	mov	r5, r3
 8000c92:	f107 0408 	add.w	r4, r7, #8
 8000c96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c9e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000ca2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	3738      	adds	r7, #56	; 0x38
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bdb0      	pop	{r4, r5, r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	24000040 	.word	0x24000040
 8000cb4:	200045ac 	.word	0x200045ac

08000cb8 <IdTest>:
 * @param  SendUpLength     上传数据长度
 * @param  SendDownLength   下传指令长度
 * @return u8 正确为1；错误为0，如果不开启奇偶校验默认为1
 */
static u8 IdTest(u8 *String, u8 Format, u8 SendUpLength, u8 SendDownLength)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	4608      	mov	r0, r1
 8000cc2:	4611      	mov	r1, r2
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	70fb      	strb	r3, [r7, #3]
 8000cca:	460b      	mov	r3, r1
 8000ccc:	70bb      	strb	r3, [r7, #2]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	707b      	strb	r3, [r7, #1]
			return 0;
		}
	}
	return 1;
#else
	return 1; //不开启奇偶校验时默认成功
 8000cd2:	2301      	movs	r3, #1
#endif
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <XorCaculate>:
 * @param  CacString        待校验数据
 * @param  CacStringSize    待校验数据长度
 * @return u8 异或运算结果，如果不开启数据校验则默认返回0
 */
static u8 XorCaculate(u8 *CacString, u8 CacStringSize)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	460b      	mov	r3, r1
 8000cea:	70fb      	strb	r3, [r7, #3]
	{
		CacResult ^= CacString[i];
	}
	return CacResult;
#else
	return 0;
 8000cec:	2300      	movs	r3, #0
#endif
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <InitGY39>:

/**
 * @brief GY39温湿度大气压传感器初始化
 */
void InitGY39(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
	GY39Send[0] = 0xa5;
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <InitGY39+0x24>)
 8000d02:	22a5      	movs	r2, #165	; 0xa5
 8000d04:	701a      	strb	r2, [r3, #0]
	GY39Send[1] = 0x82;
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <InitGY39+0x24>)
 8000d08:	2282      	movs	r2, #130	; 0x82
 8000d0a:	705a      	strb	r2, [r3, #1]
	GY39Send[2] = 0x27;
 8000d0c:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <InitGY39+0x24>)
 8000d0e:	2227      	movs	r2, #39	; 0x27
 8000d10:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit_DMA(&GY39_UART, GY39Send, GY39_UART_TXLen);
 8000d12:	2203      	movs	r2, #3
 8000d14:	4902      	ldr	r1, [pc, #8]	; (8000d20 <InitGY39+0x24>)
 8000d16:	4803      	ldr	r0, [pc, #12]	; (8000d24 <InitGY39+0x28>)
 8000d18:	f008 fe0c 	bl	8009934 <HAL_UART_Transmit_DMA>
}
 8000d1c:	bf00      	nop
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	240000cc 	.word	0x240000cc
 8000d24:	200046d8 	.word	0x200046d8

08000d28 <ReceiveGY39>:
/**
 * @brief 接收GY39温湿度大气压传感器数据
 * @return GY39Data GY39传感器数据接收结构体
 */
GY39Data ReceiveGY39(void)
{
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b087      	sub	sp, #28
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
	GY39Data RevGY39;

	RevGY39.Temperature = ((GY39Receive[4] << 8) | GY39Receive[5]);
 8000d30:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <ReceiveGY39+0x84>)
 8000d32:	791b      	ldrb	r3, [r3, #4]
 8000d34:	021b      	lsls	r3, r3, #8
 8000d36:	b21a      	sxth	r2, r3
 8000d38:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <ReceiveGY39+0x84>)
 8000d3a:	795b      	ldrb	r3, [r3, #5]
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	b21b      	sxth	r3, r3
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	81bb      	strh	r3, [r7, #12]
	RevGY39.Baro = ((GY39Receive[8] << 24) | (GY39Receive[9] << 16)
 8000d46:	4b19      	ldr	r3, [pc, #100]	; (8000dac <ReceiveGY39+0x84>)
 8000d48:	7a1b      	ldrb	r3, [r3, #8]
 8000d4a:	061a      	lsls	r2, r3, #24
 8000d4c:	4b17      	ldr	r3, [pc, #92]	; (8000dac <ReceiveGY39+0x84>)
 8000d4e:	7a5b      	ldrb	r3, [r3, #9]
 8000d50:	041b      	lsls	r3, r3, #16
 8000d52:	431a      	orrs	r2, r3
			| (GY39Receive[7] << 8) | GY39Receive[6]);
 8000d54:	4b15      	ldr	r3, [pc, #84]	; (8000dac <ReceiveGY39+0x84>)
 8000d56:	79db      	ldrb	r3, [r3, #7]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	4a13      	ldr	r2, [pc, #76]	; (8000dac <ReceiveGY39+0x84>)
 8000d5e:	7992      	ldrb	r2, [r2, #6]
 8000d60:	4313      	orrs	r3, r2
	RevGY39.Baro = ((GY39Receive[8] << 24) | (GY39Receive[9] << 16)
 8000d62:	613b      	str	r3, [r7, #16]
	RevGY39.Hum = ((GY39Receive[10] << 8) | GY39Receive[11]);
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <ReceiveGY39+0x84>)
 8000d66:	7a9b      	ldrb	r3, [r3, #10]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	b21a      	sxth	r2, r3
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <ReceiveGY39+0x84>)
 8000d6e:	7adb      	ldrb	r3, [r3, #11]
 8000d70:	b21b      	sxth	r3, r3
 8000d72:	4313      	orrs	r3, r2
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	82bb      	strh	r3, [r7, #20]

	__HAL_UART_ENABLE_IT(&GY39_UART, UART_IT_IDLE);
 8000d7a:	4b0d      	ldr	r3, [pc, #52]	; (8000db0 <ReceiveGY39+0x88>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <ReceiveGY39+0x88>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f042 0210 	orr.w	r2, r2, #16
 8000d88:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&GY39_UART, GY39Receive, GY39_UART_RXLen);
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	4907      	ldr	r1, [pc, #28]	; (8000dac <ReceiveGY39+0x84>)
 8000d8e:	4808      	ldr	r0, [pc, #32]	; (8000db0 <ReceiveGY39+0x88>)
 8000d90:	f008 fe50 	bl	8009a34 <HAL_UART_Receive_DMA>

	return RevGY39;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	461c      	mov	r4, r3
 8000d98:	f107 030c 	add.w	r3, r7, #12
 8000d9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000da0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	371c      	adds	r7, #28
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd90      	pop	{r4, r7, pc}
 8000dac:	240000d0 	.word	0x240000d0
 8000db0:	200046d8 	.word	0x200046d8

08000db4 <ReceiveWT931>:
/**
 * @brief 接收WT931九轴传感器数据
 * @return WT931Data WT931九轴传感器数据结构体
 */
WT931Data ReceiveWT931(void)
{
 8000db4:	b5b0      	push	{r4, r5, r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
	WT931Data RevWT931;

	for (int i = 0; i < WT931_UART_RXLen; i++)
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8000dc0:	e0e9      	b.n	8000f96 <ReceiveWT931+0x1e2>
	{
		if ((WT931Receive[i] == 0x55) && (WT931Receive[i + 1] == 0x51))
 8000dc2:	4a85      	ldr	r2, [pc, #532]	; (8000fd8 <ReceiveWT931+0x224>)
 8000dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc6:	4413      	add	r3, r2
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b55      	cmp	r3, #85	; 0x55
 8000dcc:	d133      	bne.n	8000e36 <ReceiveWT931+0x82>
 8000dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	4a81      	ldr	r2, [pc, #516]	; (8000fd8 <ReceiveWT931+0x224>)
 8000dd4:	5cd3      	ldrb	r3, [r2, r3]
 8000dd6:	2b51      	cmp	r3, #81	; 0x51
 8000dd8:	d12d      	bne.n	8000e36 <ReceiveWT931+0x82>
		{
			RevWT931.AccNum[0] = ((WT931Receive[i + 3] << 8)
 8000dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ddc:	3303      	adds	r3, #3
 8000dde:	4a7e      	ldr	r2, [pc, #504]	; (8000fd8 <ReceiveWT931+0x224>)
 8000de0:	5cd3      	ldrb	r3, [r2, r3]
 8000de2:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 2]);
 8000de4:	b21a      	sxth	r2, r3
 8000de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de8:	3302      	adds	r3, #2
 8000dea:	497b      	ldr	r1, [pc, #492]	; (8000fd8 <ReceiveWT931+0x224>)
 8000dec:	5ccb      	ldrb	r3, [r1, r3]
 8000dee:	b21b      	sxth	r3, r3
 8000df0:	4313      	orrs	r3, r2
 8000df2:	b21b      	sxth	r3, r3
 8000df4:	b29b      	uxth	r3, r3
			RevWT931.AccNum[0] = ((WT931Receive[i + 3] << 8)
 8000df6:	81bb      	strh	r3, [r7, #12]
			RevWT931.AccNum[1] = ((WT931Receive[i + 5] << 8)
 8000df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dfa:	3305      	adds	r3, #5
 8000dfc:	4a76      	ldr	r2, [pc, #472]	; (8000fd8 <ReceiveWT931+0x224>)
 8000dfe:	5cd3      	ldrb	r3, [r2, r3]
 8000e00:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 4]);
 8000e02:	b21a      	sxth	r2, r3
 8000e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e06:	3304      	adds	r3, #4
 8000e08:	4973      	ldr	r1, [pc, #460]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e0a:	5ccb      	ldrb	r3, [r1, r3]
 8000e0c:	b21b      	sxth	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b21b      	sxth	r3, r3
 8000e12:	b29b      	uxth	r3, r3
			RevWT931.AccNum[1] = ((WT931Receive[i + 5] << 8)
 8000e14:	81fb      	strh	r3, [r7, #14]
			RevWT931.AccNum[2] = ((WT931Receive[i + 7] << 8)
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	3307      	adds	r3, #7
 8000e1a:	4a6f      	ldr	r2, [pc, #444]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e1c:	5cd3      	ldrb	r3, [r2, r3]
 8000e1e:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 6]);
 8000e20:	b21a      	sxth	r2, r3
 8000e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e24:	3306      	adds	r3, #6
 8000e26:	496c      	ldr	r1, [pc, #432]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e28:	5ccb      	ldrb	r3, [r1, r3]
 8000e2a:	b21b      	sxth	r3, r3
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	b21b      	sxth	r3, r3
 8000e30:	b29b      	uxth	r3, r3
			RevWT931.AccNum[2] = ((WT931Receive[i + 7] << 8)
 8000e32:	823b      	strh	r3, [r7, #16]
 8000e34:	e0ac      	b.n	8000f90 <ReceiveWT931+0x1dc>
		}
		else if ((WT931Receive[i] == 0x55) && (WT931Receive[i + 1] == 0x52))
 8000e36:	4a68      	ldr	r2, [pc, #416]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3a:	4413      	add	r3, r2
 8000e3c:	781b      	ldrb	r3, [r3, #0]
 8000e3e:	2b55      	cmp	r3, #85	; 0x55
 8000e40:	d133      	bne.n	8000eaa <ReceiveWT931+0xf6>
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	3301      	adds	r3, #1
 8000e46:	4a64      	ldr	r2, [pc, #400]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e48:	5cd3      	ldrb	r3, [r2, r3]
 8000e4a:	2b52      	cmp	r3, #82	; 0x52
 8000e4c:	d12d      	bne.n	8000eaa <ReceiveWT931+0xf6>
		{
			RevWT931.RotNum[0] = ((WT931Receive[i + 3] << 8)
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	3303      	adds	r3, #3
 8000e52:	4a61      	ldr	r2, [pc, #388]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e54:	5cd3      	ldrb	r3, [r2, r3]
 8000e56:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 2]);
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5c:	3302      	adds	r3, #2
 8000e5e:	495e      	ldr	r1, [pc, #376]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e60:	5ccb      	ldrb	r3, [r1, r3]
 8000e62:	b21b      	sxth	r3, r3
 8000e64:	4313      	orrs	r3, r2
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	b29b      	uxth	r3, r3
			RevWT931.RotNum[0] = ((WT931Receive[i + 3] << 8)
 8000e6a:	827b      	strh	r3, [r7, #18]
			RevWT931.RotNum[1] = ((WT931Receive[i + 5] << 8)
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6e:	3305      	adds	r3, #5
 8000e70:	4a59      	ldr	r2, [pc, #356]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e72:	5cd3      	ldrb	r3, [r2, r3]
 8000e74:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 4]);
 8000e76:	b21a      	sxth	r2, r3
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	3304      	adds	r3, #4
 8000e7c:	4956      	ldr	r1, [pc, #344]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e7e:	5ccb      	ldrb	r3, [r1, r3]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21b      	sxth	r3, r3
 8000e86:	b29b      	uxth	r3, r3
			RevWT931.RotNum[1] = ((WT931Receive[i + 5] << 8)
 8000e88:	82bb      	strh	r3, [r7, #20]
			RevWT931.RotNum[2] = ((WT931Receive[i + 7] << 8)
 8000e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8c:	3307      	adds	r3, #7
 8000e8e:	4a52      	ldr	r2, [pc, #328]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e90:	5cd3      	ldrb	r3, [r2, r3]
 8000e92:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 6]);
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e98:	3306      	adds	r3, #6
 8000e9a:	494f      	ldr	r1, [pc, #316]	; (8000fd8 <ReceiveWT931+0x224>)
 8000e9c:	5ccb      	ldrb	r3, [r1, r3]
 8000e9e:	b21b      	sxth	r3, r3
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	b21b      	sxth	r3, r3
 8000ea4:	b29b      	uxth	r3, r3
			RevWT931.RotNum[2] = ((WT931Receive[i + 7] << 8)
 8000ea6:	82fb      	strh	r3, [r7, #22]
 8000ea8:	e072      	b.n	8000f90 <ReceiveWT931+0x1dc>
		}
		else if ((WT931Receive[i] == 0x55) && (WT931Receive[i + 1] == 0x53))
 8000eaa:	4a4b      	ldr	r2, [pc, #300]	; (8000fd8 <ReceiveWT931+0x224>)
 8000eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eae:	4413      	add	r3, r2
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b55      	cmp	r3, #85	; 0x55
 8000eb4:	d133      	bne.n	8000f1e <ReceiveWT931+0x16a>
 8000eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb8:	3301      	adds	r3, #1
 8000eba:	4a47      	ldr	r2, [pc, #284]	; (8000fd8 <ReceiveWT931+0x224>)
 8000ebc:	5cd3      	ldrb	r3, [r2, r3]
 8000ebe:	2b53      	cmp	r3, #83	; 0x53
 8000ec0:	d12d      	bne.n	8000f1e <ReceiveWT931+0x16a>
		{
			RevWT931.EulNum[0] = ((WT931Receive[i + 3] << 8)
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	3303      	adds	r3, #3
 8000ec6:	4a44      	ldr	r2, [pc, #272]	; (8000fd8 <ReceiveWT931+0x224>)
 8000ec8:	5cd3      	ldrb	r3, [r2, r3]
 8000eca:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 2]);
 8000ecc:	b21a      	sxth	r2, r3
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	4941      	ldr	r1, [pc, #260]	; (8000fd8 <ReceiveWT931+0x224>)
 8000ed4:	5ccb      	ldrb	r3, [r1, r3]
 8000ed6:	b21b      	sxth	r3, r3
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	b29b      	uxth	r3, r3
			RevWT931.EulNum[0] = ((WT931Receive[i + 3] << 8)
 8000ede:	833b      	strh	r3, [r7, #24]
			RevWT931.EulNum[1] = ((WT931Receive[i + 5] << 8)
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	3305      	adds	r3, #5
 8000ee4:	4a3c      	ldr	r2, [pc, #240]	; (8000fd8 <ReceiveWT931+0x224>)
 8000ee6:	5cd3      	ldrb	r3, [r2, r3]
 8000ee8:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 4]);
 8000eea:	b21a      	sxth	r2, r3
 8000eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eee:	3304      	adds	r3, #4
 8000ef0:	4939      	ldr	r1, [pc, #228]	; (8000fd8 <ReceiveWT931+0x224>)
 8000ef2:	5ccb      	ldrb	r3, [r1, r3]
 8000ef4:	b21b      	sxth	r3, r3
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	b21b      	sxth	r3, r3
 8000efa:	b29b      	uxth	r3, r3
			RevWT931.EulNum[1] = ((WT931Receive[i + 5] << 8)
 8000efc:	837b      	strh	r3, [r7, #26]
			RevWT931.EulNum[2] = ((WT931Receive[i + 7] << 8)
 8000efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f00:	3307      	adds	r3, #7
 8000f02:	4a35      	ldr	r2, [pc, #212]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f04:	5cd3      	ldrb	r3, [r2, r3]
 8000f06:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 6]);
 8000f08:	b21a      	sxth	r2, r3
 8000f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f0c:	3306      	adds	r3, #6
 8000f0e:	4932      	ldr	r1, [pc, #200]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f10:	5ccb      	ldrb	r3, [r1, r3]
 8000f12:	b21b      	sxth	r3, r3
 8000f14:	4313      	orrs	r3, r2
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	b29b      	uxth	r3, r3
			RevWT931.EulNum[2] = ((WT931Receive[i + 7] << 8)
 8000f1a:	83bb      	strh	r3, [r7, #28]
 8000f1c:	e038      	b.n	8000f90 <ReceiveWT931+0x1dc>
		}
		else if ((WT931Receive[i] == 0x55) && (WT931Receive[i + 1] == 0x54))
 8000f1e:	4a2e      	ldr	r2, [pc, #184]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f22:	4413      	add	r3, r2
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	2b55      	cmp	r3, #85	; 0x55
 8000f28:	d132      	bne.n	8000f90 <ReceiveWT931+0x1dc>
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a2a      	ldr	r2, [pc, #168]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f30:	5cd3      	ldrb	r3, [r2, r3]
 8000f32:	2b54      	cmp	r3, #84	; 0x54
 8000f34:	d12c      	bne.n	8000f90 <ReceiveWT931+0x1dc>
		{
			RevWT931.MagNum[0] = ((WT931Receive[i + 3] << 8)
 8000f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f38:	3303      	adds	r3, #3
 8000f3a:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f3c:	5cd3      	ldrb	r3, [r2, r3]
 8000f3e:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 2]);
 8000f40:	b21a      	sxth	r2, r3
 8000f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f44:	3302      	adds	r3, #2
 8000f46:	4924      	ldr	r1, [pc, #144]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f48:	5ccb      	ldrb	r3, [r1, r3]
 8000f4a:	b21b      	sxth	r3, r3
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	b21b      	sxth	r3, r3
 8000f50:	b29b      	uxth	r3, r3
			RevWT931.MagNum[0] = ((WT931Receive[i + 3] << 8)
 8000f52:	83fb      	strh	r3, [r7, #30]
			RevWT931.MagNum[1] = ((WT931Receive[i + 5] << 8)
 8000f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f56:	3305      	adds	r3, #5
 8000f58:	4a1f      	ldr	r2, [pc, #124]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f5a:	5cd3      	ldrb	r3, [r2, r3]
 8000f5c:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 4]);
 8000f5e:	b21a      	sxth	r2, r3
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	3304      	adds	r3, #4
 8000f64:	491c      	ldr	r1, [pc, #112]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f66:	5ccb      	ldrb	r3, [r1, r3]
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	b21b      	sxth	r3, r3
 8000f6e:	b29b      	uxth	r3, r3
			RevWT931.MagNum[1] = ((WT931Receive[i + 5] << 8)
 8000f70:	843b      	strh	r3, [r7, #32]
			RevWT931.MagNum[2] = ((WT931Receive[i + 7] << 8)
 8000f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f74:	3307      	adds	r3, #7
 8000f76:	4a18      	ldr	r2, [pc, #96]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f78:	5cd3      	ldrb	r3, [r2, r3]
 8000f7a:	021b      	lsls	r3, r3, #8
					| WT931Receive[i + 6]);
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f80:	3306      	adds	r3, #6
 8000f82:	4915      	ldr	r1, [pc, #84]	; (8000fd8 <ReceiveWT931+0x224>)
 8000f84:	5ccb      	ldrb	r3, [r1, r3]
 8000f86:	b21b      	sxth	r3, r3
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	b29b      	uxth	r3, r3
			RevWT931.MagNum[2] = ((WT931Receive[i + 7] << 8)
 8000f8e:	847b      	strh	r3, [r7, #34]	; 0x22
	for (int i = 0; i < WT931_UART_RXLen; i++)
 8000f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f92:	3301      	adds	r3, #1
 8000f94:	627b      	str	r3, [r7, #36]	; 0x24
 8000f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f98:	2b2b      	cmp	r3, #43	; 0x2b
 8000f9a:	f77f af12 	ble.w	8000dc2 <ReceiveWT931+0xe>
//	RevWT931.EulNum[2] = ((WT931Receive[29] << 8) | WT931Receive[28]);
//
//	RevWT931.MagNum[0] = ((WT931Receive[36] << 8) | WT931Receive[35]);
//	RevWT931.MagNum[1] = ((WT931Receive[38] << 8) | WT931Receive[37]);
//	RevWT931.MagNum[2] = ((WT931Receive[40] << 8) | WT931Receive[39]);
	__HAL_UART_ENABLE_IT(&WT931_UART, UART_IT_IDLE);
 8000f9e:	4b0f      	ldr	r3, [pc, #60]	; (8000fdc <ReceiveWT931+0x228>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b0d      	ldr	r3, [pc, #52]	; (8000fdc <ReceiveWT931+0x228>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f042 0210 	orr.w	r2, r2, #16
 8000fac:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&WT931_UART, WT931Receive, WT931_UART_RXLen);
 8000fae:	222c      	movs	r2, #44	; 0x2c
 8000fb0:	4909      	ldr	r1, [pc, #36]	; (8000fd8 <ReceiveWT931+0x224>)
 8000fb2:	480a      	ldr	r0, [pc, #40]	; (8000fdc <ReceiveWT931+0x228>)
 8000fb4:	f008 fd3e 	bl	8009a34 <HAL_UART_Receive_DMA>

//	HAL_UART_Receive_DMA(&WT931_UART, WT931Receive, 45);

	return RevWT931;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	461d      	mov	r5, r3
 8000fbc:	f107 040c 	add.w	r4, r7, #12
 8000fc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fc2:	6028      	str	r0, [r5, #0]
 8000fc4:	6069      	str	r1, [r5, #4]
 8000fc6:	60aa      	str	r2, [r5, #8]
 8000fc8:	60eb      	str	r3, [r5, #12]
 8000fca:	cc03      	ldmia	r4!, {r0, r1}
 8000fcc:	6128      	str	r0, [r5, #16]
 8000fce:	6169      	str	r1, [r5, #20]
}
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	3728      	adds	r7, #40	; 0x28
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bdb0      	pop	{r4, r5, r7, pc}
 8000fd8:	240000a0 	.word	0x240000a0
 8000fdc:	2000415c 	.word	0x2000415c

08000fe0 <ReceiveDeep>:
/**
 * @brief 接收水深水温传感器数据
 * @return DeepData 水深水温传感器数据结构体
 */
DeepData ReceiveDeep(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b086      	sub	sp, #24
 8000fe4:	af00      	add	r7, sp, #0
	DeepData RevDeep;

//	RevDeep.WaterDepth = ((DeepReceive[1] << 8) | DeepReceive[0]);
//	RevDeep.WaterTemperature = ((DeepReceive[3] << 8) | DeepReceive[2]);

	u8 temperature_origin_data[4] =
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60bb      	str	r3, [r7, #8]
	{ 0 };
	u8 depth_origin_data[3] =
 8000fea:	4b85      	ldr	r3, [pc, #532]	; (8001200 <ReceiveDeep+0x220>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	80bb      	strh	r3, [r7, #4]
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	71bb      	strb	r3, [r7, #6]
	{ 0 };

	for (int i = 0; i < Deep_UART_RXLen; i++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e0a5      	b.n	8001146 <ReceiveDeep+0x166>
	{
		if ((DeepReceive[i] == 'T') && (DeepReceive[i + 1] == '='))
 8000ffa:	4a82      	ldr	r2, [pc, #520]	; (8001204 <ReceiveDeep+0x224>)
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b54      	cmp	r3, #84	; 0x54
 8001004:	d151      	bne.n	80010aa <ReceiveDeep+0xca>
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	4a7e      	ldr	r2, [pc, #504]	; (8001204 <ReceiveDeep+0x224>)
 800100c:	5cd3      	ldrb	r3, [r2, r3]
 800100e:	2b3d      	cmp	r3, #61	; 0x3d
 8001010:	d14b      	bne.n	80010aa <ReceiveDeep+0xca>
		{ //解析温度
			if ((DeepReceive[i + 2] >= '0') && (DeepReceive[i + 2] <= '9'))
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	3302      	adds	r3, #2
 8001016:	4a7b      	ldr	r2, [pc, #492]	; (8001204 <ReceiveDeep+0x224>)
 8001018:	5cd3      	ldrb	r3, [r2, r3]
 800101a:	2b2f      	cmp	r3, #47	; 0x2f
 800101c:	d922      	bls.n	8001064 <ReceiveDeep+0x84>
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	3302      	adds	r3, #2
 8001022:	4a78      	ldr	r2, [pc, #480]	; (8001204 <ReceiveDeep+0x224>)
 8001024:	5cd3      	ldrb	r3, [r2, r3]
 8001026:	2b39      	cmp	r3, #57	; 0x39
 8001028:	d81c      	bhi.n	8001064 <ReceiveDeep+0x84>
			{ //温度为正
				temperature_origin_data[0] = DeepReceive[i + 2] - '0';
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	3302      	adds	r3, #2
 800102e:	4a75      	ldr	r2, [pc, #468]	; (8001204 <ReceiveDeep+0x224>)
 8001030:	5cd3      	ldrb	r3, [r2, r3]
 8001032:	3b30      	subs	r3, #48	; 0x30
 8001034:	b2db      	uxtb	r3, r3
 8001036:	723b      	strb	r3, [r7, #8]
				temperature_origin_data[1] = DeepReceive[i + 3] - '0';
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	3303      	adds	r3, #3
 800103c:	4a71      	ldr	r2, [pc, #452]	; (8001204 <ReceiveDeep+0x224>)
 800103e:	5cd3      	ldrb	r3, [r2, r3]
 8001040:	3b30      	subs	r3, #48	; 0x30
 8001042:	b2db      	uxtb	r3, r3
 8001044:	727b      	strb	r3, [r7, #9]
				temperature_origin_data[2] = DeepReceive[i + 5] - '0';
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3305      	adds	r3, #5
 800104a:	4a6e      	ldr	r2, [pc, #440]	; (8001204 <ReceiveDeep+0x224>)
 800104c:	5cd3      	ldrb	r3, [r2, r3]
 800104e:	3b30      	subs	r3, #48	; 0x30
 8001050:	b2db      	uxtb	r3, r3
 8001052:	72bb      	strb	r3, [r7, #10]
				temperature_origin_data[3] = DeepReceive[i + 6] - '0';
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	3306      	adds	r3, #6
 8001058:	4a6a      	ldr	r2, [pc, #424]	; (8001204 <ReceiveDeep+0x224>)
 800105a:	5cd3      	ldrb	r3, [r2, r3]
 800105c:	3b30      	subs	r3, #48	; 0x30
 800105e:	b2db      	uxtb	r3, r3
 8001060:	72fb      	strb	r3, [r7, #11]
			if ((DeepReceive[i + 2] >= '0') && (DeepReceive[i + 2] <= '9'))
 8001062:	e06c      	b.n	800113e <ReceiveDeep+0x15e>
			}
			else if (DeepReceive[i + 2] == '-')
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	3302      	adds	r3, #2
 8001068:	4a66      	ldr	r2, [pc, #408]	; (8001204 <ReceiveDeep+0x224>)
 800106a:	5cd3      	ldrb	r3, [r2, r3]
 800106c:	2b2d      	cmp	r3, #45	; 0x2d
 800106e:	d166      	bne.n	800113e <ReceiveDeep+0x15e>
			{ //温度为负
				temperature_origin_data[0] = DeepReceive[i + 3] - '0';
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	3303      	adds	r3, #3
 8001074:	4a63      	ldr	r2, [pc, #396]	; (8001204 <ReceiveDeep+0x224>)
 8001076:	5cd3      	ldrb	r3, [r2, r3]
 8001078:	3b30      	subs	r3, #48	; 0x30
 800107a:	b2db      	uxtb	r3, r3
 800107c:	723b      	strb	r3, [r7, #8]
				temperature_origin_data[1] = DeepReceive[i + 4] - '0';
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	3304      	adds	r3, #4
 8001082:	4a60      	ldr	r2, [pc, #384]	; (8001204 <ReceiveDeep+0x224>)
 8001084:	5cd3      	ldrb	r3, [r2, r3]
 8001086:	3b30      	subs	r3, #48	; 0x30
 8001088:	b2db      	uxtb	r3, r3
 800108a:	727b      	strb	r3, [r7, #9]
				temperature_origin_data[2] = DeepReceive[i + 6] - '0';
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	3306      	adds	r3, #6
 8001090:	4a5c      	ldr	r2, [pc, #368]	; (8001204 <ReceiveDeep+0x224>)
 8001092:	5cd3      	ldrb	r3, [r2, r3]
 8001094:	3b30      	subs	r3, #48	; 0x30
 8001096:	b2db      	uxtb	r3, r3
 8001098:	72bb      	strb	r3, [r7, #10]
				temperature_origin_data[3] = DeepReceive[i + 7] - '0';
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	3307      	adds	r3, #7
 800109e:	4a59      	ldr	r2, [pc, #356]	; (8001204 <ReceiveDeep+0x224>)
 80010a0:	5cd3      	ldrb	r3, [r2, r3]
 80010a2:	3b30      	subs	r3, #48	; 0x30
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	72fb      	strb	r3, [r7, #11]
			if ((DeepReceive[i + 2] >= '0') && (DeepReceive[i + 2] <= '9'))
 80010a8:	e049      	b.n	800113e <ReceiveDeep+0x15e>
			}
		}
		else if ((DeepReceive[i] == 'D') && (DeepReceive[i + 1] == '='))
 80010aa:	4a56      	ldr	r2, [pc, #344]	; (8001204 <ReceiveDeep+0x224>)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	4413      	add	r3, r2
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	2b44      	cmp	r3, #68	; 0x44
 80010b4:	d144      	bne.n	8001140 <ReceiveDeep+0x160>
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	4a52      	ldr	r2, [pc, #328]	; (8001204 <ReceiveDeep+0x224>)
 80010bc:	5cd3      	ldrb	r3, [r2, r3]
 80010be:	2b3d      	cmp	r3, #61	; 0x3d
 80010c0:	d13e      	bne.n	8001140 <ReceiveDeep+0x160>
		{ //解析深度
			if (DeepReceive[i + 2] == '-')
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	3302      	adds	r3, #2
 80010c6:	4a4f      	ldr	r2, [pc, #316]	; (8001204 <ReceiveDeep+0x224>)
 80010c8:	5cd3      	ldrb	r3, [r2, r3]
 80010ca:	2b2d      	cmp	r3, #45	; 0x2d
 80010cc:	d115      	bne.n	80010fa <ReceiveDeep+0x11a>
			{ //深度为负
				depth_origin_data[0] = DeepReceive[i + 3] - '0';
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	3303      	adds	r3, #3
 80010d2:	4a4c      	ldr	r2, [pc, #304]	; (8001204 <ReceiveDeep+0x224>)
 80010d4:	5cd3      	ldrb	r3, [r2, r3]
 80010d6:	3b30      	subs	r3, #48	; 0x30
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	713b      	strb	r3, [r7, #4]
				depth_origin_data[1] = DeepReceive[i + 5] - '0';
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	3305      	adds	r3, #5
 80010e0:	4a48      	ldr	r2, [pc, #288]	; (8001204 <ReceiveDeep+0x224>)
 80010e2:	5cd3      	ldrb	r3, [r2, r3]
 80010e4:	3b30      	subs	r3, #48	; 0x30
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	717b      	strb	r3, [r7, #5]
				depth_origin_data[2] = DeepReceive[i + 6] - '0';
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	3306      	adds	r3, #6
 80010ee:	4a45      	ldr	r2, [pc, #276]	; (8001204 <ReceiveDeep+0x224>)
 80010f0:	5cd3      	ldrb	r3, [r2, r3]
 80010f2:	3b30      	subs	r3, #48	; 0x30
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	71bb      	strb	r3, [r7, #6]
 80010f8:	e022      	b.n	8001140 <ReceiveDeep+0x160>
			}
			else if ((DeepReceive[i + 2] >= '0') && (DeepReceive[i + 2] <= '9'))
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	3302      	adds	r3, #2
 80010fe:	4a41      	ldr	r2, [pc, #260]	; (8001204 <ReceiveDeep+0x224>)
 8001100:	5cd3      	ldrb	r3, [r2, r3]
 8001102:	2b2f      	cmp	r3, #47	; 0x2f
 8001104:	d91c      	bls.n	8001140 <ReceiveDeep+0x160>
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	3302      	adds	r3, #2
 800110a:	4a3e      	ldr	r2, [pc, #248]	; (8001204 <ReceiveDeep+0x224>)
 800110c:	5cd3      	ldrb	r3, [r2, r3]
 800110e:	2b39      	cmp	r3, #57	; 0x39
 8001110:	d816      	bhi.n	8001140 <ReceiveDeep+0x160>
			{ //深度为正
				depth_origin_data[0] = DeepReceive[i + 2] - '0';
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	3302      	adds	r3, #2
 8001116:	4a3b      	ldr	r2, [pc, #236]	; (8001204 <ReceiveDeep+0x224>)
 8001118:	5cd3      	ldrb	r3, [r2, r3]
 800111a:	3b30      	subs	r3, #48	; 0x30
 800111c:	b2db      	uxtb	r3, r3
 800111e:	713b      	strb	r3, [r7, #4]
				depth_origin_data[1] = DeepReceive[i + 4] - '0';
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	3304      	adds	r3, #4
 8001124:	4a37      	ldr	r2, [pc, #220]	; (8001204 <ReceiveDeep+0x224>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
 8001128:	3b30      	subs	r3, #48	; 0x30
 800112a:	b2db      	uxtb	r3, r3
 800112c:	717b      	strb	r3, [r7, #5]
				depth_origin_data[2] = DeepReceive[i + 5] - '0';
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3305      	adds	r3, #5
 8001132:	4a34      	ldr	r2, [pc, #208]	; (8001204 <ReceiveDeep+0x224>)
 8001134:	5cd3      	ldrb	r3, [r2, r3]
 8001136:	3b30      	subs	r3, #48	; 0x30
 8001138:	b2db      	uxtb	r3, r3
 800113a:	71bb      	strb	r3, [r7, #6]
 800113c:	e000      	b.n	8001140 <ReceiveDeep+0x160>
			if ((DeepReceive[i + 2] >= '0') && (DeepReceive[i + 2] <= '9'))
 800113e:	bf00      	nop
	for (int i = 0; i < Deep_UART_RXLen; i++)
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	3301      	adds	r3, #1
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	2b0e      	cmp	r3, #14
 800114a:	f77f af56 	ble.w	8000ffa <ReceiveDeep+0x1a>
//			| (temperature_origin_data[1] << 16)
//			| (temperature_origin_data[2] << 8) | (temperature_origin_data[3]);
//	RevDeep.WaterDepth = (depth_origin_data[0] << 16)
//			| (depth_origin_data[1] << 8) + (depth_origin_data[2]);

	RevDeep.WaterTemperature = (temperature_origin_data[0] * 1000)
 800114e:	7a3b      	ldrb	r3, [r7, #8]
			+ (temperature_origin_data[1] * 100)
 8001150:	b29b      	uxth	r3, r3
 8001152:	461a      	mov	r2, r3
 8001154:	0152      	lsls	r2, r2, #5
 8001156:	1ad2      	subs	r2, r2, r3
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	4413      	add	r3, r2
 800115c:	00db      	lsls	r3, r3, #3
 800115e:	b29a      	uxth	r2, r3
 8001160:	7a7b      	ldrb	r3, [r7, #9]
 8001162:	b29b      	uxth	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	0089      	lsls	r1, r1, #2
 8001168:	440b      	add	r3, r1
 800116a:	4619      	mov	r1, r3
 800116c:	0088      	lsls	r0, r1, #2
 800116e:	4619      	mov	r1, r3
 8001170:	4603      	mov	r3, r0
 8001172:	440b      	add	r3, r1
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	b29b      	uxth	r3, r3
 8001178:	4413      	add	r3, r2
 800117a:	b29a      	uxth	r2, r3
			+ (temperature_origin_data[2] * 10) + (temperature_origin_data[3]);
 800117c:	7abb      	ldrb	r3, [r7, #10]
 800117e:	b29b      	uxth	r3, r3
 8001180:	4619      	mov	r1, r3
 8001182:	0089      	lsls	r1, r1, #2
 8001184:	440b      	add	r3, r1
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	b29b      	uxth	r3, r3
 800118a:	4413      	add	r3, r2
 800118c:	b29a      	uxth	r2, r3
 800118e:	7afb      	ldrb	r3, [r7, #11]
 8001190:	b29b      	uxth	r3, r3
 8001192:	4413      	add	r3, r2
 8001194:	b29b      	uxth	r3, r3
	RevDeep.WaterTemperature = (temperature_origin_data[0] * 1000)
 8001196:	81bb      	strh	r3, [r7, #12]
	RevDeep.WaterDepth = (depth_origin_data[0] * 100)
 8001198:	793b      	ldrb	r3, [r7, #4]
			+ (depth_origin_data[1] * 10) + (depth_origin_data[2]);
 800119a:	b29b      	uxth	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	0092      	lsls	r2, r2, #2
 80011a0:	4413      	add	r3, r2
 80011a2:	461a      	mov	r2, r3
 80011a4:	0091      	lsls	r1, r2, #2
 80011a6:	461a      	mov	r2, r3
 80011a8:	460b      	mov	r3, r1
 80011aa:	4413      	add	r3, r2
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	797b      	ldrb	r3, [r7, #5]
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	0089      	lsls	r1, r1, #2
 80011b8:	440b      	add	r3, r1
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	b29b      	uxth	r3, r3
 80011be:	4413      	add	r3, r2
 80011c0:	b29a      	uxth	r2, r3
 80011c2:	79bb      	ldrb	r3, [r7, #6]
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	4413      	add	r3, r2
 80011c8:	b29b      	uxth	r3, r3
	RevDeep.WaterDepth = (depth_origin_data[0] * 100)
 80011ca:	81fb      	strh	r3, [r7, #14]

//	__HAL_UART_ENABLE_IT(&Deep_UART, UART_IT_IDLE);
//	HAL_UART_Receive_DMA(&Deep_UART, DeepReceive, Deep_UART_RXLen);
	__HAL_UART_ENABLE_IT(&Deep_UART, UART_IT_IDLE);
 80011cc:	4b0e      	ldr	r3, [pc, #56]	; (8001208 <ReceiveDeep+0x228>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	4b0d      	ldr	r3, [pc, #52]	; (8001208 <ReceiveDeep+0x228>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f042 0210 	orr.w	r2, r2, #16
 80011da:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&Deep_UART, DeepReceive, Deep_UART_RXLen);
 80011dc:	220f      	movs	r2, #15
 80011de:	4909      	ldr	r1, [pc, #36]	; (8001204 <ReceiveDeep+0x224>)
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <ReceiveDeep+0x228>)
 80011e2:	f008 fc27 	bl	8009a34 <HAL_UART_Receive_DMA>

	return RevDeep;
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	2300      	movs	r3, #0
 80011ec:	8a3a      	ldrh	r2, [r7, #16]
 80011ee:	f362 030f 	bfi	r3, r2, #0, #16
 80011f2:	8a7a      	ldrh	r2, [r7, #18]
 80011f4:	f362 431f 	bfi	r3, r2, #16, #16
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	0800dd58 	.word	0x0800dd58
 8001204:	240000e0 	.word	0x240000e0
 8001208:	20004640 	.word	0x20004640

0800120c <InitP30>:

/**
 * @brief 声呐传感器初始化
 */
void InitP30(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
	//42 52 02 00 78 05 00 00 BB 04 D2 01
	P30Send[0] = 0x42;
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <InitP30+0x5c>)
 8001212:	2242      	movs	r2, #66	; 0x42
 8001214:	701a      	strb	r2, [r3, #0]
	P30Send[1] = 0x52;
 8001216:	4b14      	ldr	r3, [pc, #80]	; (8001268 <InitP30+0x5c>)
 8001218:	2252      	movs	r2, #82	; 0x52
 800121a:	705a      	strb	r2, [r3, #1]
	P30Send[2] = 0x02;
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <InitP30+0x5c>)
 800121e:	2202      	movs	r2, #2
 8001220:	709a      	strb	r2, [r3, #2]
	P30Send[3] = 0x00;
 8001222:	4b11      	ldr	r3, [pc, #68]	; (8001268 <InitP30+0x5c>)
 8001224:	2200      	movs	r2, #0
 8001226:	70da      	strb	r2, [r3, #3]
	P30Send[4] = 0x05;
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <InitP30+0x5c>)
 800122a:	2205      	movs	r2, #5
 800122c:	711a      	strb	r2, [r3, #4]
	P30Send[5] = 0x00;
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <InitP30+0x5c>)
 8001230:	2200      	movs	r2, #0
 8001232:	715a      	strb	r2, [r3, #5]
	P30Send[6] = 0x00;
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <InitP30+0x5c>)
 8001236:	2200      	movs	r2, #0
 8001238:	719a      	strb	r2, [r3, #6]
	P30Send[7] = 0x00;
 800123a:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <InitP30+0x5c>)
 800123c:	2200      	movs	r2, #0
 800123e:	71da      	strb	r2, [r3, #7]
	P30Send[8] = 0xBB;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <InitP30+0x5c>)
 8001242:	22bb      	movs	r2, #187	; 0xbb
 8001244:	721a      	strb	r2, [r3, #8]
	P30Send[9] = 0x04;
 8001246:	4b08      	ldr	r3, [pc, #32]	; (8001268 <InitP30+0x5c>)
 8001248:	2204      	movs	r2, #4
 800124a:	725a      	strb	r2, [r3, #9]
	P30Send[10] = 0xD2;
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <InitP30+0x5c>)
 800124e:	22d2      	movs	r2, #210	; 0xd2
 8001250:	729a      	strb	r2, [r3, #10]
	P30Send[11] = 0x01;
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <InitP30+0x5c>)
 8001254:	2201      	movs	r2, #1
 8001256:	72da      	strb	r2, [r3, #11]

	HAL_UART_Transmit_DMA(&GP30_UART, P30Send, P30_UART_TXLen);
 8001258:	220c      	movs	r2, #12
 800125a:	4903      	ldr	r1, [pc, #12]	; (8001268 <InitP30+0x5c>)
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <InitP30+0x60>)
 800125e:	f008 fb69 	bl	8009934 <HAL_UART_Transmit_DMA>
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	240000f0 	.word	0x240000f0
 800126c:	20004294 	.word	0x20004294

08001270 <ReceiveP30>:
/**
 * @brief 接收声呐传感器数据
 * @return P30Data 声呐传感器数据结构体
 */
P30Data ReceiveP30(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	P30Data RevP30;

	uint8_t FrameState = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	77fb      	strb	r3, [r7, #31]
	uint8_t Bytenum = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	77bb      	strb	r3, [r7, #30]
	uint8_t CheckSum = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	777b      	strb	r3, [r7, #29]
	uint8_t datahex[11];

	for (uint8_t i = 0; i < 33; i++)
 8001284:	2300      	movs	r3, #0
 8001286:	773b      	strb	r3, [r7, #28]
 8001288:	e064      	b.n	8001354 <ReceiveP30+0xe4>
	{
		if (FrameState == 0)
 800128a:	7ffb      	ldrb	r3, [r7, #31]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d121      	bne.n	80012d4 <ReceiveP30+0x64>
		{
			if ((P30Receive[i] == 0x42) && (Bytenum == 0))
 8001290:	7f3b      	ldrb	r3, [r7, #28]
 8001292:	4a3e      	ldr	r2, [pc, #248]	; (800138c <ReceiveP30+0x11c>)
 8001294:	5cd3      	ldrb	r3, [r2, r3]
 8001296:	2b42      	cmp	r3, #66	; 0x42
 8001298:	d109      	bne.n	80012ae <ReceiveP30+0x3e>
 800129a:	7fbb      	ldrb	r3, [r7, #30]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d106      	bne.n	80012ae <ReceiveP30+0x3e>
			{
				CheckSum = P30Receive[i];
 80012a0:	7f3b      	ldrb	r3, [r7, #28]
 80012a2:	4a3a      	ldr	r2, [pc, #232]	; (800138c <ReceiveP30+0x11c>)
 80012a4:	5cd3      	ldrb	r3, [r2, r3]
 80012a6:	777b      	strb	r3, [r7, #29]
				Bytenum = 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	77bb      	strb	r3, [r7, #30]
				continue;
 80012ac:	e04f      	b.n	800134e <ReceiveP30+0xde>
			}
			else if ((P30Receive[i] == 0x52) && (Bytenum == 1))
 80012ae:	7f3b      	ldrb	r3, [r7, #28]
 80012b0:	4a36      	ldr	r2, [pc, #216]	; (800138c <ReceiveP30+0x11c>)
 80012b2:	5cd3      	ldrb	r3, [r2, r3]
 80012b4:	2b52      	cmp	r3, #82	; 0x52
 80012b6:	d14a      	bne.n	800134e <ReceiveP30+0xde>
 80012b8:	7fbb      	ldrb	r3, [r7, #30]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d147      	bne.n	800134e <ReceiveP30+0xde>
			{
				CheckSum += P30Receive[i];
 80012be:	7f3b      	ldrb	r3, [r7, #28]
 80012c0:	4a32      	ldr	r2, [pc, #200]	; (800138c <ReceiveP30+0x11c>)
 80012c2:	5cd2      	ldrb	r2, [r2, r3]
 80012c4:	7f7b      	ldrb	r3, [r7, #29]
 80012c6:	4413      	add	r3, r2
 80012c8:	777b      	strb	r3, [r7, #29]
				Bytenum = 2;
 80012ca:	2302      	movs	r3, #2
 80012cc:	77bb      	strb	r3, [r7, #30]
				FrameState = 1;
 80012ce:	2301      	movs	r3, #1
 80012d0:	77fb      	strb	r3, [r7, #31]
				continue;
 80012d2:	e03c      	b.n	800134e <ReceiveP30+0xde>
			}
		}
		else if (FrameState == 1)
 80012d4:	7ffb      	ldrb	r3, [r7, #31]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d139      	bne.n	800134e <ReceiveP30+0xde>
		{
			if (Bytenum < 13)
 80012da:	7fbb      	ldrb	r3, [r7, #30]
 80012dc:	2b0c      	cmp	r3, #12
 80012de:	d813      	bhi.n	8001308 <ReceiveP30+0x98>
			{
				datahex[Bytenum - 2] = P30Receive[i];
 80012e0:	7f3a      	ldrb	r2, [r7, #28]
 80012e2:	7fbb      	ldrb	r3, [r7, #30]
 80012e4:	3b02      	subs	r3, #2
 80012e6:	4929      	ldr	r1, [pc, #164]	; (800138c <ReceiveP30+0x11c>)
 80012e8:	5c8a      	ldrb	r2, [r1, r2]
 80012ea:	f107 0120 	add.w	r1, r7, #32
 80012ee:	440b      	add	r3, r1
 80012f0:	f803 2c18 	strb.w	r2, [r3, #-24]
				CheckSum += P30Receive[i];
 80012f4:	7f3b      	ldrb	r3, [r7, #28]
 80012f6:	4a25      	ldr	r2, [pc, #148]	; (800138c <ReceiveP30+0x11c>)
 80012f8:	5cd2      	ldrb	r2, [r2, r3]
 80012fa:	7f7b      	ldrb	r3, [r7, #29]
 80012fc:	4413      	add	r3, r2
 80012fe:	777b      	strb	r3, [r7, #29]
				Bytenum++;
 8001300:	7fbb      	ldrb	r3, [r7, #30]
 8001302:	3301      	adds	r3, #1
 8001304:	77bb      	strb	r3, [r7, #30]
 8001306:	e022      	b.n	800134e <ReceiveP30+0xde>
			}
			else
			{
				if (P30Receive[i] == (CheckSum & 0xFF))
 8001308:	7f3b      	ldrb	r3, [r7, #28]
 800130a:	4a20      	ldr	r2, [pc, #128]	; (800138c <ReceiveP30+0x11c>)
 800130c:	5cd3      	ldrb	r3, [r2, r3]
 800130e:	7f7a      	ldrb	r2, [r7, #29]
 8001310:	429a      	cmp	r2, r3
 8001312:	d116      	bne.n	8001342 <ReceiveP30+0xd2>
				{
					RevP30.Confidence = (datahex[10]) | (datahex[11]);
 8001314:	7cba      	ldrb	r2, [r7, #18]
 8001316:	7cfb      	ldrb	r3, [r7, #19]
 8001318:	4313      	orrs	r3, r2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	b29b      	uxth	r3, r3
 800131e:	833b      	strh	r3, [r7, #24]
					RevP30.DepthToBottom = (((datahex[6] << 24)
 8001320:	7bbb      	ldrb	r3, [r7, #14]
 8001322:	061a      	lsls	r2, r3, #24
							| (datahex[7] << 16) | (datahex[8] << 8)
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	041b      	lsls	r3, r3, #16
 8001328:	431a      	orrs	r2, r3
 800132a:	7c3b      	ldrb	r3, [r7, #16]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	4313      	orrs	r3, r2
							| (datahex[9])) / 1000);
 8001330:	7c7a      	ldrb	r2, [r7, #17]
 8001332:	4313      	orrs	r3, r2
 8001334:	4a16      	ldr	r2, [pc, #88]	; (8001390 <ReceiveP30+0x120>)
 8001336:	fb82 1203 	smull	r1, r2, r2, r3
 800133a:	1192      	asrs	r2, r2, #6
 800133c:	17db      	asrs	r3, r3, #31
 800133e:	1ad3      	subs	r3, r2, r3
					RevP30.DepthToBottom = (((datahex[6] << 24)
 8001340:	617b      	str	r3, [r7, #20]
				}
				CheckSum = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	777b      	strb	r3, [r7, #29]
				Bytenum = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	77bb      	strb	r3, [r7, #30]
				FrameState = 0;
 800134a:	2300      	movs	r3, #0
 800134c:	77fb      	strb	r3, [r7, #31]
	for (uint8_t i = 0; i < 33; i++)
 800134e:	7f3b      	ldrb	r3, [r7, #28]
 8001350:	3301      	adds	r3, #1
 8001352:	773b      	strb	r3, [r7, #28]
 8001354:	7f3b      	ldrb	r3, [r7, #28]
 8001356:	2b20      	cmp	r3, #32
 8001358:	d997      	bls.n	800128a <ReceiveP30+0x1a>
			}
		}
	}

	__HAL_UART_ENABLE_IT(&GP30_UART, UART_IT_IDLE);
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <ReceiveP30+0x124>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <ReceiveP30+0x124>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f042 0210 	orr.w	r2, r2, #16
 8001368:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&GP30_UART, P30Receive, P30_UART_RXLen);
 800136a:	2221      	movs	r2, #33	; 0x21
 800136c:	4907      	ldr	r1, [pc, #28]	; (800138c <ReceiveP30+0x11c>)
 800136e:	4809      	ldr	r0, [pc, #36]	; (8001394 <ReceiveP30+0x124>)
 8001370:	f008 fb60 	bl	8009a34 <HAL_UART_Receive_DMA>

	return RevP30;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	461a      	mov	r2, r3
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001380:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	240000fc 	.word	0x240000fc
 8001390:	10624dd3 	.word	0x10624dd3
 8001394:	20004294 	.word	0x20004294

08001398 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80013a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	4a06      	ldr	r2, [pc, #24]	; (80013c8 <vApplicationGetIdleTaskMemory+0x30>)
 80013ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2280      	movs	r2, #128	; 0x80
 80013b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013b6:	bf00      	nop
 80013b8:	3714      	adds	r7, #20
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	20000030 	.word	0x20000030
 80013c8:	20000084 	.word	0x20000084

080013cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013cc:	b5b0      	push	{r4, r5, r7, lr}
 80013ce:	b0b6      	sub	sp, #216	; 0xd8
 80013d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013d2:	f002 fa2b 	bl	800382c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013d6:	f000 f96b 	bl	80016b0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80013da:	f000 f9ef 	bl	80017bc <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013de:	f000 fc7f 	bl	8001ce0 <MX_GPIO_Init>
  MX_DMA_Init();
 80013e2:	f000 fbfd 	bl	8001be0 <MX_DMA_Init>
  MX_IWDG1_Init();
 80013e6:	f000 fa15 	bl	8001814 <MX_IWDG1_Init>
  MX_USART1_UART_Init();
 80013ea:	f000 fb15 	bl	8001a18 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80013ee:	f000 fb5f 	bl	8001ab0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80013f2:	f000 fba9 	bl	8001b48 <MX_USART3_UART_Init>
  MX_UART4_Init();
 80013f6:	f000 fa2b 	bl	8001850 <MX_UART4_Init>
  MX_UART8_Init();
 80013fa:	f000 fac1 	bl	8001980 <MX_UART8_Init>
  MX_UART5_Init();
 80013fe:	f000 fa73 	bl	80018e8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
	HAL_IWDG_Refresh(&hiwdg1);
 8001402:	4893      	ldr	r0, [pc, #588]	; (8001650 <main+0x284>)
 8001404:	f005 fbea 	bl	8006bdc <HAL_IWDG_Refresh>

	//初始化下位机

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	2110      	movs	r1, #16
 800140c:	4891      	ldr	r0, [pc, #580]	; (8001654 <main+0x288>)
 800140e:	f005 fb63 	bl	8006ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	2110      	movs	r1, #16
 8001416:	488f      	ldr	r0, [pc, #572]	; (8001654 <main+0x288>)
 8001418:	f005 fb5e 	bl	8006ad8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2110      	movs	r1, #16
 8001420:	488c      	ldr	r0, [pc, #560]	; (8001654 <main+0x288>)
 8001422:	f005 fb59 	bl	8006ad8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001426:	2201      	movs	r2, #1
 8001428:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800142c:	488a      	ldr	r0, [pc, #552]	; (8001658 <main+0x28c>)
 800142e:	f005 fb53 	bl	8006ad8 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of UptoBaseDataRWFlag */
  osMutexDef(UptoBaseDataRWFlag);
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001438:	2300      	movs	r3, #0
 800143a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  UptoBaseDataRWFlagHandle = osMutexCreate(osMutex(UptoBaseDataRWFlag));
 800143e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001442:	4618      	mov	r0, r3
 8001444:	f00a f8dd 	bl	800b602 <osMutexCreate>
 8001448:	4603      	mov	r3, r0
 800144a:	4a84      	ldr	r2, [pc, #528]	; (800165c <main+0x290>)
 800144c:	6013      	str	r3, [r2, #0]

  /* definition and creation of BasetoUpDataRWFlag */
  osMutexDef(BasetoUpDataRWFlag);
 800144e:	2300      	movs	r3, #0
 8001450:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  BasetoUpDataRWFlagHandle = osMutexCreate(osMutex(BasetoUpDataRWFlag));
 800145a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800145e:	4618      	mov	r0, r3
 8001460:	f00a f8cf 	bl	800b602 <osMutexCreate>
 8001464:	4603      	mov	r3, r0
 8001466:	4a7e      	ldr	r2, [pc, #504]	; (8001660 <main+0x294>)
 8001468:	6013      	str	r3, [r2, #0]

  /* definition and creation of WT931SensorDataRWFlag */
  osMutexDef(WT931SensorDataRWFlag);
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001470:	2300      	movs	r3, #0
 8001472:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  WT931SensorDataRWFlagHandle = osMutexCreate(osMutex(WT931SensorDataRWFlag));
 8001476:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800147a:	4618      	mov	r0, r3
 800147c:	f00a f8c1 	bl	800b602 <osMutexCreate>
 8001480:	4603      	mov	r3, r0
 8001482:	4a78      	ldr	r2, [pc, #480]	; (8001664 <main+0x298>)
 8001484:	6013      	str	r3, [r2, #0]

  /* definition and creation of GY39SensorDataRWFlag */
  osMutexDef(GY39SensorDataRWFlag);
 8001486:	2300      	movs	r3, #0
 8001488:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  GY39SensorDataRWFlagHandle = osMutexCreate(osMutex(GY39SensorDataRWFlag));
 8001492:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001496:	4618      	mov	r0, r3
 8001498:	f00a f8b3 	bl	800b602 <osMutexCreate>
 800149c:	4603      	mov	r3, r0
 800149e:	4a72      	ldr	r2, [pc, #456]	; (8001668 <main+0x29c>)
 80014a0:	6013      	str	r3, [r2, #0]

  /* definition and creation of DeepSensorDataRWFlag */
  osMutexDef(DeepSensorDataRWFlag);
 80014a2:	2300      	movs	r3, #0
 80014a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  DeepSensorDataRWFlagHandle = osMutexCreate(osMutex(DeepSensorDataRWFlag));
 80014ae:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f00a f8a5 	bl	800b602 <osMutexCreate>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a6c      	ldr	r2, [pc, #432]	; (800166c <main+0x2a0>)
 80014bc:	6013      	str	r3, [r2, #0]

  /* definition and creation of BaseControlEnableFlag */
  osMutexDef(BaseControlEnableFlag);
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  BaseControlEnableFlagHandle = osMutexCreate(osMutex(BaseControlEnableFlag));
 80014ca:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80014ce:	4618      	mov	r0, r3
 80014d0:	f00a f897 	bl	800b602 <osMutexCreate>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4a66      	ldr	r2, [pc, #408]	; (8001670 <main+0x2a4>)
 80014d8:	6013      	str	r3, [r2, #0]

  /* definition and creation of P30SensorDataRWFlag */
  osMutexDef(P30SensorDataRWFlag);
 80014da:	2300      	movs	r3, #0
 80014dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80014e0:	2300      	movs	r3, #0
 80014e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  P30SensorDataRWFlagHandle = osMutexCreate(osMutex(P30SensorDataRWFlag));
 80014e6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80014ea:	4618      	mov	r0, r3
 80014ec:	f00a f889 	bl	800b602 <osMutexCreate>
 80014f0:	4603      	mov	r3, r0
 80014f2:	4a60      	ldr	r2, [pc, #384]	; (8001674 <main+0x2a8>)
 80014f4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
	HAL_IWDG_Refresh(&hiwdg1);
 80014f6:	4856      	ldr	r0, [pc, #344]	; (8001650 <main+0x284>)
 80014f8:	f005 fb70 	bl	8006bdc <HAL_IWDG_Refresh>
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of UptoBaseTransFinish */
  osSemaphoreDef(UptoBaseTransFinish);
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001502:	2300      	movs	r3, #0
 8001504:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  UptoBaseTransFinishHandle = osSemaphoreCreate(osSemaphore(UptoBaseTransFinish), 1);
 8001508:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800150c:	2101      	movs	r1, #1
 800150e:	4618      	mov	r0, r3
 8001510:	f00a f88f 	bl	800b632 <osSemaphoreCreate>
 8001514:	4603      	mov	r3, r0
 8001516:	4a58      	ldr	r2, [pc, #352]	; (8001678 <main+0x2ac>)
 8001518:	6013      	str	r3, [r2, #0]

  /* definition and creation of WT931TransFinish */
  osSemaphoreDef(WT931TransFinish);
 800151a:	2300      	movs	r3, #0
 800151c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001520:	2300      	movs	r3, #0
 8001522:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  WT931TransFinishHandle = osSemaphoreCreate(osSemaphore(WT931TransFinish), 1);
 8001526:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800152a:	2101      	movs	r1, #1
 800152c:	4618      	mov	r0, r3
 800152e:	f00a f880 	bl	800b632 <osSemaphoreCreate>
 8001532:	4603      	mov	r3, r0
 8001534:	4a51      	ldr	r2, [pc, #324]	; (800167c <main+0x2b0>)
 8001536:	6013      	str	r3, [r2, #0]

  /* definition and creation of GY39TransFinish */
  osSemaphoreDef(GY39TransFinish);
 8001538:	2300      	movs	r3, #0
 800153a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  GY39TransFinishHandle = osSemaphoreCreate(osSemaphore(GY39TransFinish), 1);
 8001544:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001548:	2101      	movs	r1, #1
 800154a:	4618      	mov	r0, r3
 800154c:	f00a f871 	bl	800b632 <osSemaphoreCreate>
 8001550:	4603      	mov	r3, r0
 8001552:	4a4b      	ldr	r2, [pc, #300]	; (8001680 <main+0x2b4>)
 8001554:	6013      	str	r3, [r2, #0]

  /* definition and creation of BasetoUpTransFinishHandle */
  osSemaphoreDef(BasetoUpTransFinishHandle);
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  BasetoUpTransFinishHandleHandle = osSemaphoreCreate(osSemaphore(BasetoUpTransFinishHandle), 1);
 8001562:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001566:	2101      	movs	r1, #1
 8001568:	4618      	mov	r0, r3
 800156a:	f00a f862 	bl	800b632 <osSemaphoreCreate>
 800156e:	4603      	mov	r3, r0
 8001570:	4a44      	ldr	r2, [pc, #272]	; (8001684 <main+0x2b8>)
 8001572:	6013      	str	r3, [r2, #0]

  /* definition and creation of DeepTransFinishHandle */
  osSemaphoreDef(DeepTransFinishHandle);
 8001574:	2300      	movs	r3, #0
 8001576:	67bb      	str	r3, [r7, #120]	; 0x78
 8001578:	2300      	movs	r3, #0
 800157a:	67fb      	str	r3, [r7, #124]	; 0x7c
  DeepTransFinishHandleHandle = osSemaphoreCreate(osSemaphore(DeepTransFinishHandle), 1);
 800157c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001580:	2101      	movs	r1, #1
 8001582:	4618      	mov	r0, r3
 8001584:	f00a f855 	bl	800b632 <osSemaphoreCreate>
 8001588:	4603      	mov	r3, r0
 800158a:	4a3f      	ldr	r2, [pc, #252]	; (8001688 <main+0x2bc>)
 800158c:	6013      	str	r3, [r2, #0]

  /* definition and creation of P30TransFinish */
  osSemaphoreDef(P30TransFinish);
 800158e:	2300      	movs	r3, #0
 8001590:	673b      	str	r3, [r7, #112]	; 0x70
 8001592:	2300      	movs	r3, #0
 8001594:	677b      	str	r3, [r7, #116]	; 0x74
  P30TransFinishHandle = osSemaphoreCreate(osSemaphore(P30TransFinish), 1);
 8001596:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800159a:	2101      	movs	r1, #1
 800159c:	4618      	mov	r0, r3
 800159e:	f00a f848 	bl	800b632 <osSemaphoreCreate>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a39      	ldr	r2, [pc, #228]	; (800168c <main+0x2c0>)
 80015a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
	HAL_IWDG_Refresh(&hiwdg1);
 80015a8:	4829      	ldr	r0, [pc, #164]	; (8001650 <main+0x284>)
 80015aa:	f005 fb17 	bl	8006bdc <HAL_IWDG_Refresh>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of CtrlTask */
  osThreadDef(CtrlTask, CtrlTaskF, osPriorityNormal, 0, 128);
 80015ae:	4b38      	ldr	r3, [pc, #224]	; (8001690 <main+0x2c4>)
 80015b0:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80015b4:	461d      	mov	r5, r3
 80015b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  CtrlTaskHandle = osThreadCreate(osThread(CtrlTask), NULL);
 80015c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f009 ffba 	bl	800b542 <osThreadCreate>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a30      	ldr	r2, [pc, #192]	; (8001694 <main+0x2c8>)
 80015d2:	6013      	str	r3, [r2, #0]

  /* definition and creation of SensorTask */
  osThreadDef(SensorTask, SensorTaskF, osPriorityNormal, 0, 128);
 80015d4:	4b30      	ldr	r3, [pc, #192]	; (8001698 <main+0x2cc>)
 80015d6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80015da:	461d      	mov	r5, r3
 80015dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SensorTaskHandle = osThreadCreate(osThread(SensorTask), NULL);
 80015e8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f009 ffa7 	bl	800b542 <osThreadCreate>
 80015f4:	4603      	mov	r3, r0
 80015f6:	4a29      	ldr	r2, [pc, #164]	; (800169c <main+0x2d0>)
 80015f8:	6013      	str	r3, [r2, #0]

  /* definition and creation of UptoBaseTask */
  osThreadDef(UptoBaseTask, UtBF, osPriorityNormal, 0, 128);
 80015fa:	4b29      	ldr	r3, [pc, #164]	; (80016a0 <main+0x2d4>)
 80015fc:	f107 041c 	add.w	r4, r7, #28
 8001600:	461d      	mov	r5, r3
 8001602:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001604:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001606:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800160a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UptoBaseTaskHandle = osThreadCreate(osThread(UptoBaseTask), NULL);
 800160e:	f107 031c 	add.w	r3, r7, #28
 8001612:	2100      	movs	r1, #0
 8001614:	4618      	mov	r0, r3
 8001616:	f009 ff94 	bl	800b542 <osThreadCreate>
 800161a:	4603      	mov	r3, r0
 800161c:	4a21      	ldr	r2, [pc, #132]	; (80016a4 <main+0x2d8>)
 800161e:	6013      	str	r3, [r2, #0]

  /* definition and creation of BasetoUpTask */
  osThreadDef(BasetoUpTask, BtUF, osPriorityNormal, 0, 128);
 8001620:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <main+0x2dc>)
 8001622:	463c      	mov	r4, r7
 8001624:	461d      	mov	r5, r3
 8001626:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001628:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800162a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800162e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BasetoUpTaskHandle = osThreadCreate(osThread(BasetoUpTask), NULL);
 8001632:	463b      	mov	r3, r7
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f009 ff83 	bl	800b542 <osThreadCreate>
 800163c:	4603      	mov	r3, r0
 800163e:	4a1b      	ldr	r2, [pc, #108]	; (80016ac <main+0x2e0>)
 8001640:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	HAL_IWDG_Refresh(&hiwdg1);
 8001642:	4803      	ldr	r0, [pc, #12]	; (8001650 <main+0x284>)
 8001644:	f005 faca 	bl	8006bdc <HAL_IWDG_Refresh>
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001648:	f009 ff74 	bl	800b534 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800164c:	e7fe      	b.n	800164c <main+0x280>
 800164e:	bf00      	nop
 8001650:	200040d4 	.word	0x200040d4
 8001654:	58021000 	.word	0x58021000
 8001658:	58020800 	.word	0x58020800
 800165c:	20004520 	.word	0x20004520
 8001660:	200047e8 	.word	0x200047e8
 8001664:	20004324 	.word	0x20004324
 8001668:	200041fc 	.word	0x200041fc
 800166c:	200041f0 	.word	0x200041f0
 8001670:	20004218 	.word	0x20004218
 8001674:	200041ec 	.word	0x200041ec
 8001678:	20003fdc 	.word	0x20003fdc
 800167c:	200048e0 	.word	0x200048e0
 8001680:	200041f4 	.word	0x200041f4
 8001684:	200045a8 	.word	0x200045a8
 8001688:	200047ec 	.word	0x200047ec
 800168c:	20003fd8 	.word	0x20003fd8
 8001690:	0800dd94 	.word	0x0800dd94
 8001694:	200041f8 	.word	0x200041f8
 8001698:	0800ddb0 	.word	0x0800ddb0
 800169c:	20003fe0 	.word	0x20003fe0
 80016a0:	0800ddcc 	.word	0x0800ddcc
 80016a4:	200046d0 	.word	0x200046d0
 80016a8:	0800dde8 	.word	0x0800dde8
 80016ac:	200046d4 	.word	0x200046d4

080016b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b09c      	sub	sp, #112	; 0x70
 80016b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ba:	224c      	movs	r2, #76	; 0x4c
 80016bc:	2100      	movs	r1, #0
 80016be:	4618      	mov	r0, r3
 80016c0:	f00c fb36 	bl	800dd30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c4:	1d3b      	adds	r3, r7, #4
 80016c6:	2220      	movs	r2, #32
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f00c fb30 	bl	800dd30 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80016d0:	2002      	movs	r0, #2
 80016d2:	f005 fa93 	bl	8006bfc <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016d6:	2300      	movs	r3, #0
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	4b35      	ldr	r3, [pc, #212]	; (80017b0 <SystemClock_Config+0x100>)
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	4a34      	ldr	r2, [pc, #208]	; (80017b0 <SystemClock_Config+0x100>)
 80016e0:	f023 0301 	bic.w	r3, r3, #1
 80016e4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80016e6:	4b32      	ldr	r3, [pc, #200]	; (80017b0 <SystemClock_Config+0x100>)
 80016e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ea:	f003 0301 	and.w	r3, r3, #1
 80016ee:	603b      	str	r3, [r7, #0]
 80016f0:	4b30      	ldr	r3, [pc, #192]	; (80017b4 <SystemClock_Config+0x104>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	4a2f      	ldr	r2, [pc, #188]	; (80017b4 <SystemClock_Config+0x104>)
 80016f6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016fa:	6193      	str	r3, [r2, #24]
 80016fc:	4b2d      	ldr	r3, [pc, #180]	; (80017b4 <SystemClock_Config+0x104>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001708:	bf00      	nop
 800170a:	4b2a      	ldr	r3, [pc, #168]	; (80017b4 <SystemClock_Config+0x104>)
 800170c:	699b      	ldr	r3, [r3, #24]
 800170e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001716:	d1f8      	bne.n	800170a <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001718:	4b27      	ldr	r3, [pc, #156]	; (80017b8 <SystemClock_Config+0x108>)
 800171a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800171c:	f023 0303 	bic.w	r3, r3, #3
 8001720:	4a25      	ldr	r2, [pc, #148]	; (80017b8 <SystemClock_Config+0x108>)
 8001722:	f043 0302 	orr.w	r3, r3, #2
 8001726:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001728:	2309      	movs	r3, #9
 800172a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800172c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001730:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001732:	2301      	movs	r3, #1
 8001734:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001736:	2302      	movs	r3, #2
 8001738:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800173a:	2302      	movs	r3, #2
 800173c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800173e:	2305      	movs	r3, #5
 8001740:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 8001742:	23a0      	movs	r3, #160	; 0xa0
 8001744:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001746:	2302      	movs	r3, #2
 8001748:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800174a:	2302      	movs	r3, #2
 800174c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800174e:	2302      	movs	r3, #2
 8001750:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001752:	2308      	movs	r3, #8
 8001754:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001756:	2300      	movs	r3, #0
 8001758:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001762:	4618      	mov	r0, r3
 8001764:	f005 fa84 	bl	8006c70 <HAL_RCC_OscConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800176e:	f000 fec7 	bl	8002500 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001772:	233f      	movs	r3, #63	; 0x3f
 8001774:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001776:	2303      	movs	r3, #3
 8001778:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800177e:	2308      	movs	r3, #8
 8001780:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001782:	2340      	movs	r3, #64	; 0x40
 8001784:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001786:	2340      	movs	r3, #64	; 0x40
 8001788:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800178a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800178e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001790:	2340      	movs	r3, #64	; 0x40
 8001792:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001794:	1d3b      	adds	r3, r7, #4
 8001796:	2102      	movs	r1, #2
 8001798:	4618      	mov	r0, r3
 800179a:	f005 fe79 	bl	8007490 <HAL_RCC_ClockConfig>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 80017a4:	f000 feac 	bl	8002500 <Error_Handler>
  }
}
 80017a8:	bf00      	nop
 80017aa:	3770      	adds	r7, #112	; 0x70
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	58000400 	.word	0x58000400
 80017b4:	58024800 	.word	0x58024800
 80017b8:	58024400 	.word	0x58024400

080017bc <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b0b0      	sub	sp, #192	; 0xc0
 80017c0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	22bc      	movs	r2, #188	; 0xbc
 80017c6:	2100      	movs	r1, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	f00c fab1 	bl	800dd30 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_UART8
 80017ce:	2303      	movs	r3, #3
 80017d0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3;
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 80017d2:	2319      	movs	r3, #25
 80017d4:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 192;
 80017d6:	23c0      	movs	r3, #192	; 0xc0
 80017d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 80017da:	2302      	movs	r3, #2
 80017dc:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80017de:	2302      	movs	r3, #2
 80017e0:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 80017e2:	2302      	movs	r3, #2
 80017e4:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80017ee:	2300      	movs	r3, #0
 80017f0:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL3;
 80017f2:	2302      	movs	r3, #2
 80017f4:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL3;
 80017f6:	2310      	movs	r3, #16
 80017f8:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017fa:	1d3b      	adds	r3, r7, #4
 80017fc:	4618      	mov	r0, r3
 80017fe:	f006 fa15 	bl	8007c2c <HAL_RCCEx_PeriphCLKConfig>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8001808:	f000 fe7a 	bl	8002500 <Error_Handler>
  }
}
 800180c:	bf00      	nop
 800180e:	37c0      	adds	r7, #192	; 0xc0
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <MX_IWDG1_Init>:
  * @brief IWDG1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG1_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_IWDG1_Init+0x34>)
 800181a:	4a0c      	ldr	r2, [pc, #48]	; (800184c <MX_IWDG1_Init+0x38>)
 800181c:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_4;
 800181e:	4b0a      	ldr	r3, [pc, #40]	; (8001848 <MX_IWDG1_Init+0x34>)
 8001820:	2200      	movs	r2, #0
 8001822:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 8001824:	4b08      	ldr	r3, [pc, #32]	; (8001848 <MX_IWDG1_Init+0x34>)
 8001826:	f640 72ff 	movw	r2, #4095	; 0xfff
 800182a:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 4095;
 800182c:	4b06      	ldr	r3, [pc, #24]	; (8001848 <MX_IWDG1_Init+0x34>)
 800182e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001832:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 8001834:	4804      	ldr	r0, [pc, #16]	; (8001848 <MX_IWDG1_Init+0x34>)
 8001836:	f005 f982 	bl	8006b3e <HAL_IWDG_Init>
 800183a:	4603      	mov	r3, r0
 800183c:	2b00      	cmp	r3, #0
 800183e:	d001      	beq.n	8001844 <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8001840:	f000 fe5e 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	200040d4 	.word	0x200040d4
 800184c:	58004800 	.word	0x58004800

08001850 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001854:	4b22      	ldr	r3, [pc, #136]	; (80018e0 <MX_UART4_Init+0x90>)
 8001856:	4a23      	ldr	r2, [pc, #140]	; (80018e4 <MX_UART4_Init+0x94>)
 8001858:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800185a:	4b21      	ldr	r3, [pc, #132]	; (80018e0 <MX_UART4_Init+0x90>)
 800185c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001860:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001862:	4b1f      	ldr	r3, [pc, #124]	; (80018e0 <MX_UART4_Init+0x90>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <MX_UART4_Init+0x90>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MX_UART4_Init+0x90>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001874:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <MX_UART4_Init+0x90>)
 8001876:	220c      	movs	r2, #12
 8001878:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187a:	4b19      	ldr	r3, [pc, #100]	; (80018e0 <MX_UART4_Init+0x90>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001880:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <MX_UART4_Init+0x90>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001886:	4b16      	ldr	r3, [pc, #88]	; (80018e0 <MX_UART4_Init+0x90>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800188c:	4b14      	ldr	r3, [pc, #80]	; (80018e0 <MX_UART4_Init+0x90>)
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001892:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <MX_UART4_Init+0x90>)
 8001894:	2200      	movs	r2, #0
 8001896:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001898:	4811      	ldr	r0, [pc, #68]	; (80018e0 <MX_UART4_Init+0x90>)
 800189a:	f007 fffb 	bl	8009894 <HAL_UART_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80018a4:	f000 fe2c 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018a8:	2100      	movs	r1, #0
 80018aa:	480d      	ldr	r0, [pc, #52]	; (80018e0 <MX_UART4_Init+0x90>)
 80018ac:	f009 fd60 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80018b6:	f000 fe23 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80018ba:	2100      	movs	r1, #0
 80018bc:	4808      	ldr	r0, [pc, #32]	; (80018e0 <MX_UART4_Init+0x90>)
 80018be:	f009 fd95 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80018c8:	f000 fe1a 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80018cc:	4804      	ldr	r0, [pc, #16]	; (80018e0 <MX_UART4_Init+0x90>)
 80018ce:	f009 fd16 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80018d8:	f000 fe12 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	20004640 	.word	0x20004640
 80018e4:	40004c00 	.word	0x40004c00

080018e8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80018ec:	4b22      	ldr	r3, [pc, #136]	; (8001978 <MX_UART5_Init+0x90>)
 80018ee:	4a23      	ldr	r2, [pc, #140]	; (800197c <MX_UART5_Init+0x94>)
 80018f0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80018f2:	4b21      	ldr	r3, [pc, #132]	; (8001978 <MX_UART5_Init+0x90>)
 80018f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80018fa:	4b1f      	ldr	r3, [pc, #124]	; (8001978 <MX_UART5_Init+0x90>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001900:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <MX_UART5_Init+0x90>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001906:	4b1c      	ldr	r3, [pc, #112]	; (8001978 <MX_UART5_Init+0x90>)
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800190c:	4b1a      	ldr	r3, [pc, #104]	; (8001978 <MX_UART5_Init+0x90>)
 800190e:	220c      	movs	r2, #12
 8001910:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001912:	4b19      	ldr	r3, [pc, #100]	; (8001978 <MX_UART5_Init+0x90>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001918:	4b17      	ldr	r3, [pc, #92]	; (8001978 <MX_UART5_Init+0x90>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800191e:	4b16      	ldr	r3, [pc, #88]	; (8001978 <MX_UART5_Init+0x90>)
 8001920:	2200      	movs	r2, #0
 8001922:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001924:	4b14      	ldr	r3, [pc, #80]	; (8001978 <MX_UART5_Init+0x90>)
 8001926:	2200      	movs	r2, #0
 8001928:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800192a:	4b13      	ldr	r3, [pc, #76]	; (8001978 <MX_UART5_Init+0x90>)
 800192c:	2200      	movs	r2, #0
 800192e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001930:	4811      	ldr	r0, [pc, #68]	; (8001978 <MX_UART5_Init+0x90>)
 8001932:	f007 ffaf 	bl	8009894 <HAL_UART_Init>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 800193c:	f000 fde0 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001940:	2100      	movs	r1, #0
 8001942:	480d      	ldr	r0, [pc, #52]	; (8001978 <MX_UART5_Init+0x90>)
 8001944:	f009 fd14 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 800194e:	f000 fdd7 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001952:	2100      	movs	r1, #0
 8001954:	4808      	ldr	r0, [pc, #32]	; (8001978 <MX_UART5_Init+0x90>)
 8001956:	f009 fd49 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001960:	f000 fdce 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001964:	4804      	ldr	r0, [pc, #16]	; (8001978 <MX_UART5_Init+0x90>)
 8001966:	f009 fcca 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001970:	f000 fdc6 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20004294 	.word	0x20004294
 800197c:	40005000 	.word	0x40005000

08001980 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8001984:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <MX_UART8_Init+0x90>)
 8001986:	4a23      	ldr	r2, [pc, #140]	; (8001a14 <MX_UART8_Init+0x94>)
 8001988:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800198a:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <MX_UART8_Init+0x90>)
 800198c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001990:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8001992:	4b1f      	ldr	r3, [pc, #124]	; (8001a10 <MX_UART8_Init+0x90>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001998:	4b1d      	ldr	r3, [pc, #116]	; (8001a10 <MX_UART8_Init+0x90>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800199e:	4b1c      	ldr	r3, [pc, #112]	; (8001a10 <MX_UART8_Init+0x90>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80019a4:	4b1a      	ldr	r3, [pc, #104]	; (8001a10 <MX_UART8_Init+0x90>)
 80019a6:	220c      	movs	r2, #12
 80019a8:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019aa:	4b19      	ldr	r3, [pc, #100]	; (8001a10 <MX_UART8_Init+0x90>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b0:	4b17      	ldr	r3, [pc, #92]	; (8001a10 <MX_UART8_Init+0x90>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019b6:	4b16      	ldr	r3, [pc, #88]	; (8001a10 <MX_UART8_Init+0x90>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019bc:	4b14      	ldr	r3, [pc, #80]	; (8001a10 <MX_UART8_Init+0x90>)
 80019be:	2200      	movs	r2, #0
 80019c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c2:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <MX_UART8_Init+0x90>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80019c8:	4811      	ldr	r0, [pc, #68]	; (8001a10 <MX_UART8_Init+0x90>)
 80019ca:	f007 ff63 	bl	8009894 <HAL_UART_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 80019d4:	f000 fd94 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019d8:	2100      	movs	r1, #0
 80019da:	480d      	ldr	r0, [pc, #52]	; (8001a10 <MX_UART8_Init+0x90>)
 80019dc:	f009 fcc8 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 80019e6:	f000 fd8b 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ea:	2100      	movs	r1, #0
 80019ec:	4808      	ldr	r0, [pc, #32]	; (8001a10 <MX_UART8_Init+0x90>)
 80019ee:	f009 fcfd 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 80019f8:	f000 fd82 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80019fc:	4804      	ldr	r0, [pc, #16]	; (8001a10 <MX_UART8_Init+0x90>)
 80019fe:	f009 fc7e 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001a08:	f000 fd7a 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	200045ac 	.word	0x200045ac
 8001a14:	40007c00 	.word	0x40007c00

08001a18 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a1c:	4b22      	ldr	r3, [pc, #136]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a1e:	4a23      	ldr	r2, [pc, #140]	; (8001aac <MX_USART1_UART_Init+0x94>)
 8001a20:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a22:	4b21      	ldr	r3, [pc, #132]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a28:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a2a:	4b1f      	ldr	r3, [pc, #124]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a30:	4b1d      	ldr	r3, [pc, #116]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a36:	4b1c      	ldr	r3, [pc, #112]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a3c:	4b1a      	ldr	r3, [pc, #104]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a3e:	220c      	movs	r2, #12
 8001a40:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a42:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a4e:	4b16      	ldr	r3, [pc, #88]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a5a:	4b13      	ldr	r3, [pc, #76]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a60:	4811      	ldr	r0, [pc, #68]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a62:	f007 ff17 	bl	8009894 <HAL_UART_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001a6c:	f000 fd48 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a70:	2100      	movs	r1, #0
 8001a72:	480d      	ldr	r0, [pc, #52]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a74:	f009 fc7c 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001a7e:	f000 fd3f 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a82:	2100      	movs	r1, #0
 8001a84:	4808      	ldr	r0, [pc, #32]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a86:	f009 fcb1 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001a90:	f000 fd36 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001a94:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <MX_USART1_UART_Init+0x90>)
 8001a96:	f009 fc32 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001aa0:	f000 fd2e 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	20004490 	.word	0x20004490
 8001aac:	40011000 	.word	0x40011000

08001ab0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ab4:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ab6:	4a23      	ldr	r2, [pc, #140]	; (8001b44 <MX_USART2_UART_Init+0x94>)
 8001ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001aba:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001abc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ac0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ac8:	4b1d      	ldr	r3, [pc, #116]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ace:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ada:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae0:	4b17      	ldr	r3, [pc, #92]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ae6:	4b16      	ldr	r3, [pc, #88]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001aec:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001af2:	4b13      	ldr	r3, [pc, #76]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001af8:	4811      	ldr	r0, [pc, #68]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001afa:	f007 fecb 	bl	8009894 <HAL_UART_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001b04:	f000 fcfc 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b08:	2100      	movs	r1, #0
 8001b0a:	480d      	ldr	r0, [pc, #52]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001b0c:	f009 fc30 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001b16:	f000 fcf3 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4808      	ldr	r0, [pc, #32]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001b1e:	f009 fc65 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001b28:	f000 fcea 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <MX_USART2_UART_Init+0x90>)
 8001b2e:	f009 fbe6 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001b38:	f000 fce2 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	200046d8 	.word	0x200046d8
 8001b44:	40004400 	.word	0x40004400

08001b48 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b4c:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b4e:	4a23      	ldr	r2, [pc, #140]	; (8001bdc <MX_USART3_UART_Init+0x94>)
 8001b50:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b54:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8001b58:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b5a:	4b1f      	ldr	r3, [pc, #124]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b60:	4b1d      	ldr	r3, [pc, #116]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b66:	4b1c      	ldr	r3, [pc, #112]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b6c:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b6e:	220c      	movs	r2, #12
 8001b70:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b72:	4b19      	ldr	r3, [pc, #100]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b78:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b7e:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b84:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b8a:	4b13      	ldr	r3, [pc, #76]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b90:	4811      	ldr	r0, [pc, #68]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001b92:	f007 fe7f 	bl	8009894 <HAL_UART_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001b9c:	f000 fcb0 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	480d      	ldr	r0, [pc, #52]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001ba4:	f009 fbe4 	bl	800b370 <HAL_UARTEx_SetTxFifoThreshold>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001bae:	f000 fca7 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4808      	ldr	r0, [pc, #32]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001bb6:	f009 fc19 	bl	800b3ec <HAL_UARTEx_SetRxFifoThreshold>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001bc0:	f000 fc9e 	bl	8002500 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001bc4:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <MX_USART3_UART_Init+0x90>)
 8001bc6:	f009 fb9a 	bl	800b2fe <HAL_UARTEx_DisableFifoMode>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001bd0:	f000 fc96 	bl	8002500 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bd4:	bf00      	nop
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	2000415c 	.word	0x2000415c
 8001bdc:	40004800 	.word	0x40004800

08001be0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001be6:	4b3d      	ldr	r3, [pc, #244]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001be8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001bec:	4a3b      	ldr	r2, [pc, #236]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001bf6:	4b39      	ldr	r3, [pc, #228]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001bf8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001bfc:	f003 0301 	and.w	r3, r3, #1
 8001c00:	607b      	str	r3, [r7, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c04:	4b35      	ldr	r3, [pc, #212]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001c06:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001c0a:	4a34      	ldr	r2, [pc, #208]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001c14:	4b31      	ldr	r3, [pc, #196]	; (8001cdc <MX_DMA_Init+0xfc>)
 8001c16:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	603b      	str	r3, [r7, #0]
 8001c20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2105      	movs	r1, #5
 8001c26:	200b      	movs	r0, #11
 8001c28:	f001 ff20 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c2c:	200b      	movs	r0, #11
 8001c2e:	f001 ff37 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001c32:	2200      	movs	r2, #0
 8001c34:	2105      	movs	r1, #5
 8001c36:	200c      	movs	r0, #12
 8001c38:	f001 ff18 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c3c:	200c      	movs	r0, #12
 8001c3e:	f001 ff2f 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2105      	movs	r1, #5
 8001c46:	200d      	movs	r0, #13
 8001c48:	f001 ff10 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001c4c:	200d      	movs	r0, #13
 8001c4e:	f001 ff27 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2105      	movs	r1, #5
 8001c56:	200e      	movs	r0, #14
 8001c58:	f001 ff08 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001c5c:	200e      	movs	r0, #14
 8001c5e:	f001 ff1f 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2105      	movs	r1, #5
 8001c66:	200f      	movs	r0, #15
 8001c68:	f001 ff00 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001c6c:	200f      	movs	r0, #15
 8001c6e:	f001 ff17 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2105      	movs	r1, #5
 8001c76:	2010      	movs	r0, #16
 8001c78:	f001 fef8 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c7c:	2010      	movs	r0, #16
 8001c7e:	f001 ff0f 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001c82:	2200      	movs	r2, #0
 8001c84:	2105      	movs	r1, #5
 8001c86:	2011      	movs	r0, #17
 8001c88:	f001 fef0 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c8c:	2011      	movs	r0, #17
 8001c8e:	f001 ff07 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001c92:	2200      	movs	r2, #0
 8001c94:	2105      	movs	r1, #5
 8001c96:	202f      	movs	r0, #47	; 0x2f
 8001c98:	f001 fee8 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001c9c:	202f      	movs	r0, #47	; 0x2f
 8001c9e:	f001 feff 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	2105      	movs	r1, #5
 8001ca6:	2038      	movs	r0, #56	; 0x38
 8001ca8:	f001 fee0 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001cac:	2038      	movs	r0, #56	; 0x38
 8001cae:	f001 fef7 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2105      	movs	r1, #5
 8001cb6:	2039      	movs	r0, #57	; 0x39
 8001cb8:	f001 fed8 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001cbc:	2039      	movs	r0, #57	; 0x39
 8001cbe:	f001 feef 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2105      	movs	r1, #5
 8001cc6:	203a      	movs	r0, #58	; 0x3a
 8001cc8:	f001 fed0 	bl	8003a6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ccc:	203a      	movs	r0, #58	; 0x3a
 8001cce:	f001 fee7 	bl	8003aa0 <HAL_NVIC_EnableIRQ>

}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	58024400 	.word	0x58024400

08001ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08a      	sub	sp, #40	; 0x28
 8001ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
 8001cf2:	60da      	str	r2, [r3, #12]
 8001cf4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cf6:	4b4a      	ldr	r3, [pc, #296]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001cfc:	4a48      	ldr	r2, [pc, #288]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001cfe:	f043 0310 	orr.w	r3, r3, #16
 8001d02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d06:	4b46      	ldr	r3, [pc, #280]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d14:	4b42      	ldr	r3, [pc, #264]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d1a:	4a41      	ldr	r2, [pc, #260]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d1c:	f043 0304 	orr.w	r3, r3, #4
 8001d20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d24:	4b3e      	ldr	r3, [pc, #248]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d2a:	f003 0304 	and.w	r3, r3, #4
 8001d2e:	60fb      	str	r3, [r7, #12]
 8001d30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d32:	4b3b      	ldr	r3, [pc, #236]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d38:	4a39      	ldr	r2, [pc, #228]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d42:	4b37      	ldr	r3, [pc, #220]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d4c:	60bb      	str	r3, [r7, #8]
 8001d4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d56:	4a32      	ldr	r2, [pc, #200]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d58:	f043 0301 	orr.w	r3, r3, #1
 8001d5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d60:	4b2f      	ldr	r3, [pc, #188]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d66:	f003 0301 	and.w	r3, r3, #1
 8001d6a:	607b      	str	r3, [r7, #4]
 8001d6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d6e:	4b2c      	ldr	r3, [pc, #176]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d74:	4a2a      	ldr	r2, [pc, #168]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d76:	f043 0302 	orr.w	r3, r3, #2
 8001d7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d7e:	4b28      	ldr	r3, [pc, #160]	; (8001e20 <MX_GPIO_Init+0x140>)
 8001d80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	603b      	str	r3, [r7, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2110      	movs	r1, #16
 8001d90:	4824      	ldr	r0, [pc, #144]	; (8001e24 <MX_GPIO_Init+0x144>)
 8001d92:	f004 fea1 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d96:	2200      	movs	r2, #0
 8001d98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d9c:	4822      	ldr	r0, [pc, #136]	; (8001e28 <MX_GPIO_Init+0x148>)
 8001d9e:	f004 fe9b 	bl	8006ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001da2:	2310      	movs	r3, #16
 8001da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da6:	2301      	movs	r3, #1
 8001da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	4619      	mov	r1, r3
 8001db8:	481a      	ldr	r0, [pc, #104]	; (8001e24 <MX_GPIO_Init+0x144>)
 8001dba:	f004 fcc5 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dbe:	2340      	movs	r3, #64	; 0x40
 8001dc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dca:	f107 0314 	add.w	r3, r7, #20
 8001dce:	4619      	mov	r1, r3
 8001dd0:	4814      	ldr	r0, [pc, #80]	; (8001e24 <MX_GPIO_Init+0x144>)
 8001dd2:	f004 fcb9 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001dd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de0:	2301      	movs	r3, #1
 8001de2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	4619      	mov	r1, r3
 8001dee:	480e      	ldr	r0, [pc, #56]	; (8001e28 <MX_GPIO_Init+0x148>)
 8001df0:	f004 fcaa 	bl	8006748 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001df4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e02:	2302      	movs	r3, #2
 8001e04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e06:	2301      	movs	r3, #1
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4806      	ldr	r0, [pc, #24]	; (8001e2c <MX_GPIO_Init+0x14c>)
 8001e12:	f004 fc99 	bl	8006748 <HAL_GPIO_Init>

}
 8001e16:	bf00      	nop
 8001e18:	3728      	adds	r7, #40	; 0x28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	58024400 	.word	0x58024400
 8001e24:	58021000 	.word	0x58021000
 8001e28:	58020800 	.word	0x58020800
 8001e2c:	58020000 	.word	0x58020000

08001e30 <OpenWrt_Delay>:
/* USER CODE BEGIN 4 */
/**
 * @brief  跳过OpenWrt?机启动信?(dmesg)
 */
void OpenWrt_Delay(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
	for (int i = 0; i < 30; i++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	e014      	b.n	8001e66 <OpenWrt_Delay+0x36>
	{
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001e3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e40:	480f      	ldr	r0, [pc, #60]	; (8001e80 <OpenWrt_Delay+0x50>)
 8001e42:	f004 fe62 	bl	8006b0a <HAL_GPIO_TogglePin>
		for (int j = 0; j < 1000; j++)
 8001e46:	2300      	movs	r3, #0
 8001e48:	603b      	str	r3, [r7, #0]
 8001e4a:	e005      	b.n	8001e58 <OpenWrt_Delay+0x28>
		{
			osDelay(1);
 8001e4c:	2001      	movs	r0, #1
 8001e4e:	f009 fbc4 	bl	800b5da <osDelay>
		for (int j = 0; j < 1000; j++)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	3301      	adds	r3, #1
 8001e56:	603b      	str	r3, [r7, #0]
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e5e:	dbf5      	blt.n	8001e4c <OpenWrt_Delay+0x1c>
	for (int i = 0; i < 30; i++)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3301      	adds	r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b1d      	cmp	r3, #29
 8001e6a:	dde7      	ble.n	8001e3c <OpenWrt_Delay+0xc>
		}
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e72:	4803      	ldr	r0, [pc, #12]	; (8001e80 <OpenWrt_Delay+0x50>)
 8001e74:	f004 fe30 	bl	8006ad8 <HAL_GPIO_WritePin>
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	58020800 	.word	0x58020800

08001e84 <CtrlTaskF>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_CtrlTaskF */
void CtrlTaskF(void const * argument)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]

	/* Infinite loop */
	for (;;)
	{
		/* 该任务作为空任务 */
		HAL_IWDG_Refresh(&hiwdg1);
 8001e8c:	4803      	ldr	r0, [pc, #12]	; (8001e9c <CtrlTaskF+0x18>)
 8001e8e:	f004 fea5 	bl	8006bdc <HAL_IWDG_Refresh>
		osDelay(1);
 8001e92:	2001      	movs	r0, #1
 8001e94:	f009 fba1 	bl	800b5da <osDelay>
		HAL_IWDG_Refresh(&hiwdg1);
 8001e98:	e7f8      	b.n	8001e8c <CtrlTaskF+0x8>
 8001e9a:	bf00      	nop
 8001e9c:	200040d4 	.word	0x200040d4

08001ea0 <SensorTaskF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensorTaskF */
void SensorTaskF(void const * argument)
{
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b08c      	sub	sp, #48	; 0x30
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* USER CODE BEGIN SensorTaskF */
	InitGY39();
 8001ea8:	f7fe ff28 	bl	8000cfc <InitGY39>
	InitP30();
 8001eac:	f7ff f9ae 	bl	800120c <InitP30>
	osDelay(100);
 8001eb0:	2064      	movs	r0, #100	; 0x64
 8001eb2:	f009 fb92 	bl	800b5da <osDelay>
	ReceiveDeep();
 8001eb6:	f7ff f893 	bl	8000fe0 <ReceiveDeep>
	ReceiveGY39();
 8001eba:	f107 0318 	add.w	r3, r7, #24
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7fe ff32 	bl	8000d28 <ReceiveGY39>
	ReceiveWT931();
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7fe ff74 	bl	8000db4 <ReceiveWT931>
	ReceiveP30();
 8001ecc:	463b      	mov	r3, r7
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff f9ce 	bl	8001270 <ReceiveP30>
	osDelay(100);
 8001ed4:	2064      	movs	r0, #100	; 0x64
 8001ed6:	f009 fb80 	bl	800b5da <osDelay>
	DeepSensorData = ReceiveDeep();
 8001eda:	f7ff f881 	bl	8000fe0 <ReceiveDeep>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	4b76      	ldr	r3, [pc, #472]	; (80020bc <SensorTaskF+0x21c>)
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	8019      	strh	r1, [r3, #0]
 8001ee6:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001eea:	805a      	strh	r2, [r3, #2]
	GY39SensorData = ReceiveGY39();
 8001eec:	4c74      	ldr	r4, [pc, #464]	; (80020c0 <SensorTaskF+0x220>)
 8001eee:	463b      	mov	r3, r7
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7fe ff19 	bl	8000d28 <ReceiveGY39>
 8001ef6:	463b      	mov	r3, r7
 8001ef8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001efc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	WT931SensorData = ReceiveWT931();
 8001f00:	4c70      	ldr	r4, [pc, #448]	; (80020c4 <SensorTaskF+0x224>)
 8001f02:	463b      	mov	r3, r7
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe ff55 	bl	8000db4 <ReceiveWT931>
 8001f0a:	4622      	mov	r2, r4
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	6818      	ldr	r0, [r3, #0]
 8001f10:	6859      	ldr	r1, [r3, #4]
 8001f12:	689d      	ldr	r5, [r3, #8]
 8001f14:	68dc      	ldr	r4, [r3, #12]
 8001f16:	6010      	str	r0, [r2, #0]
 8001f18:	6051      	str	r1, [r2, #4]
 8001f1a:	6095      	str	r5, [r2, #8]
 8001f1c:	60d4      	str	r4, [r2, #12]
 8001f1e:	6918      	ldr	r0, [r3, #16]
 8001f20:	6959      	ldr	r1, [r3, #20]
 8001f22:	6110      	str	r0, [r2, #16]
 8001f24:	6151      	str	r1, [r2, #20]
	P30SensorData = ReceiveP30();
 8001f26:	4c68      	ldr	r4, [pc, #416]	; (80020c8 <SensorTaskF+0x228>)
 8001f28:	463b      	mov	r3, r7
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff f9a0 	bl	8001270 <ReceiveP30>
 8001f30:	4622      	mov	r2, r4
 8001f32:	463b      	mov	r3, r7
 8001f34:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f38:	e882 0003 	stmia.w	r2, {r0, r1}
	osDelay(100);
 8001f3c:	2064      	movs	r0, #100	; 0x64
 8001f3e:	f009 fb4c 	bl	800b5da <osDelay>
	xSemaphoreGive(DeepSensorDataRWFlagHandle);
 8001f42:	4b62      	ldr	r3, [pc, #392]	; (80020cc <SensorTaskF+0x22c>)
 8001f44:	6818      	ldr	r0, [r3, #0]
 8001f46:	2300      	movs	r3, #0
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	f009 fdde 	bl	800bb0c <xQueueGenericSend>
	xSemaphoreGive(GY39SensorDataRWFlagHandle);
 8001f50:	4b5f      	ldr	r3, [pc, #380]	; (80020d0 <SensorTaskF+0x230>)
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	f009 fdd7 	bl	800bb0c <xQueueGenericSend>
	xSemaphoreGive(WT931SensorDataRWFlagHandle);
 8001f5e:	4b5d      	ldr	r3, [pc, #372]	; (80020d4 <SensorTaskF+0x234>)
 8001f60:	6818      	ldr	r0, [r3, #0]
 8001f62:	2300      	movs	r3, #0
 8001f64:	2200      	movs	r2, #0
 8001f66:	2100      	movs	r1, #0
 8001f68:	f009 fdd0 	bl	800bb0c <xQueueGenericSend>
	xSemaphoreGive(P30SensorDataRWFlagHandle);
 8001f6c:	4b5a      	ldr	r3, [pc, #360]	; (80020d8 <SensorTaskF+0x238>)
 8001f6e:	6818      	ldr	r0, [r3, #0]
 8001f70:	2300      	movs	r3, #0
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	f009 fdc9 	bl	800bb0c <xQueueGenericSend>
	vTaskSuspend(SensorTaskHandle);
 8001f7a:	4b58      	ldr	r3, [pc, #352]	; (80020dc <SensorTaskF+0x23c>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f00a fb26 	bl	800c5d0 <vTaskSuspend>
	osDelay(1);
 8001f84:	2001      	movs	r0, #1
 8001f86:	f009 fb28 	bl	800b5da <osDelay>
	/* Infinite loop */
	for (;;)
	{
		//收取深度数据
		if (xSemaphoreTake(DeepTransFinishHandleHandle,
 8001f8a:	4b55      	ldr	r3, [pc, #340]	; (80020e0 <SensorTaskF+0x240>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f009 ff47 	bl	800be24 <xQueueSemaphoreTake>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d118      	bne.n	8001fce <SensorTaskF+0x12e>
				0) == pdTRUE)
		{
			if (xSemaphoreTake(DeepSensorDataRWFlagHandle,
 8001f9c:	4b4b      	ldr	r3, [pc, #300]	; (80020cc <SensorTaskF+0x22c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f009 ff3e 	bl	800be24 <xQueueSemaphoreTake>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d10f      	bne.n	8001fce <SensorTaskF+0x12e>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				DeepSensorData = ReceiveDeep();
 8001fae:	f7ff f817 	bl	8000fe0 <ReceiveDeep>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	4b41      	ldr	r3, [pc, #260]	; (80020bc <SensorTaskF+0x21c>)
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	8019      	strh	r1, [r3, #0]
 8001fba:	f3c2 420f 	ubfx	r2, r2, #16, #16
 8001fbe:	805a      	strh	r2, [r3, #2]
				xSemaphoreGive(DeepSensorDataRWFlagHandle);
 8001fc0:	4b42      	ldr	r3, [pc, #264]	; (80020cc <SensorTaskF+0x22c>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	2100      	movs	r1, #0
 8001fca:	f009 fd9f 	bl	800bb0c <xQueueGenericSend>
			}
		}
		//收取九轴数据
		if (xSemaphoreTake(WT931TransFinishHandle,
 8001fce:	4b45      	ldr	r3, [pc, #276]	; (80020e4 <SensorTaskF+0x244>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2100      	movs	r1, #0
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f009 ff25 	bl	800be24 <xQueueSemaphoreTake>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d122      	bne.n	8002026 <SensorTaskF+0x186>
				0) == pdTRUE)
		{

			if (xSemaphoreTake(WT931SensorDataRWFlagHandle,
 8001fe0:	4b3c      	ldr	r3, [pc, #240]	; (80020d4 <SensorTaskF+0x234>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f009 ff1c 	bl	800be24 <xQueueSemaphoreTake>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d119      	bne.n	8002026 <SensorTaskF+0x186>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				WT931SensorData = ReceiveWT931();
 8001ff2:	4c34      	ldr	r4, [pc, #208]	; (80020c4 <SensorTaskF+0x224>)
 8001ff4:	463b      	mov	r3, r7
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7fe fedc 	bl	8000db4 <ReceiveWT931>
 8001ffc:	4622      	mov	r2, r4
 8001ffe:	463b      	mov	r3, r7
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	6859      	ldr	r1, [r3, #4]
 8002004:	689d      	ldr	r5, [r3, #8]
 8002006:	68dc      	ldr	r4, [r3, #12]
 8002008:	6010      	str	r0, [r2, #0]
 800200a:	6051      	str	r1, [r2, #4]
 800200c:	6095      	str	r5, [r2, #8]
 800200e:	60d4      	str	r4, [r2, #12]
 8002010:	6918      	ldr	r0, [r3, #16]
 8002012:	6959      	ldr	r1, [r3, #20]
 8002014:	6110      	str	r0, [r2, #16]
 8002016:	6151      	str	r1, [r2, #20]
				xSemaphoreGive(WT931SensorDataRWFlagHandle);
 8002018:	4b2e      	ldr	r3, [pc, #184]	; (80020d4 <SensorTaskF+0x234>)
 800201a:	6818      	ldr	r0, [r3, #0]
 800201c:	2300      	movs	r3, #0
 800201e:	2200      	movs	r2, #0
 8002020:	2100      	movs	r1, #0
 8002022:	f009 fd73 	bl	800bb0c <xQueueGenericSend>
			}
		}
		//收取温湿度数???????
		if (xSemaphoreTake(GY39TransFinishHandle,
 8002026:	4b30      	ldr	r3, [pc, #192]	; (80020e8 <SensorTaskF+0x248>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	2100      	movs	r1, #0
 800202c:	4618      	mov	r0, r3
 800202e:	f009 fef9 	bl	800be24 <xQueueSemaphoreTake>
 8002032:	4603      	mov	r3, r0
 8002034:	2b01      	cmp	r3, #1
 8002036:	d119      	bne.n	800206c <SensorTaskF+0x1cc>
				0) == pdTRUE)
		{
			if (xSemaphoreTake(GY39SensorDataRWFlagHandle,
 8002038:	4b25      	ldr	r3, [pc, #148]	; (80020d0 <SensorTaskF+0x230>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2101      	movs	r1, #1
 800203e:	4618      	mov	r0, r3
 8002040:	f009 fef0 	bl	800be24 <xQueueSemaphoreTake>
 8002044:	4603      	mov	r3, r0
 8002046:	2b01      	cmp	r3, #1
 8002048:	d110      	bne.n	800206c <SensorTaskF+0x1cc>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				GY39SensorData = ReceiveGY39();
 800204a:	4c1d      	ldr	r4, [pc, #116]	; (80020c0 <SensorTaskF+0x220>)
 800204c:	463b      	mov	r3, r7
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe fe6a 	bl	8000d28 <ReceiveGY39>
 8002054:	463b      	mov	r3, r7
 8002056:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800205a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				xSemaphoreGive(GY39SensorDataRWFlagHandle);
 800205e:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <SensorTaskF+0x230>)
 8002060:	6818      	ldr	r0, [r3, #0]
 8002062:	2300      	movs	r3, #0
 8002064:	2200      	movs	r2, #0
 8002066:	2100      	movs	r1, #0
 8002068:	f009 fd50 	bl	800bb0c <xQueueGenericSend>
			}
		}
		//收取声呐数据
		if (xSemaphoreTake(P30TransFinishHandle,0) == pdTRUE)
 800206c:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <SensorTaskF+0x24c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f009 fed6 	bl	800be24 <xQueueSemaphoreTake>
 8002078:	4603      	mov	r3, r0
 800207a:	2b01      	cmp	r3, #1
 800207c:	d11a      	bne.n	80020b4 <SensorTaskF+0x214>
		{
			if (xSemaphoreTake(P30SensorDataRWFlagHandle,
 800207e:	4b16      	ldr	r3, [pc, #88]	; (80020d8 <SensorTaskF+0x238>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2101      	movs	r1, #1
 8002084:	4618      	mov	r0, r3
 8002086:	f009 fecd 	bl	800be24 <xQueueSemaphoreTake>
 800208a:	4603      	mov	r3, r0
 800208c:	2b01      	cmp	r3, #1
 800208e:	d111      	bne.n	80020b4 <SensorTaskF+0x214>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				P30SensorData = ReceiveP30();
 8002090:	4c0d      	ldr	r4, [pc, #52]	; (80020c8 <SensorTaskF+0x228>)
 8002092:	463b      	mov	r3, r7
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff f8eb 	bl	8001270 <ReceiveP30>
 800209a:	4622      	mov	r2, r4
 800209c:	463b      	mov	r3, r7
 800209e:	e893 0003 	ldmia.w	r3, {r0, r1}
 80020a2:	e882 0003 	stmia.w	r2, {r0, r1}
				xSemaphoreGive(P30SensorDataRWFlagHandle);
 80020a6:	4b0c      	ldr	r3, [pc, #48]	; (80020d8 <SensorTaskF+0x238>)
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	2300      	movs	r3, #0
 80020ac:	2200      	movs	r2, #0
 80020ae:	2100      	movs	r1, #0
 80020b0:	f009 fd2c 	bl	800bb0c <xQueueGenericSend>
			}
		}
		HAL_IWDG_Refresh(&hiwdg1);
 80020b4:	480e      	ldr	r0, [pc, #56]	; (80020f0 <SensorTaskF+0x250>)
 80020b6:	f004 fd91 	bl	8006bdc <HAL_IWDG_Refresh>
		if (xSemaphoreTake(DeepTransFinishHandleHandle,
 80020ba:	e766      	b.n	8001f8a <SensorTaskF+0xea>
 80020bc:	2000463c 	.word	0x2000463c
 80020c0:	20004524 	.word	0x20004524
 80020c4:	20004200 	.word	0x20004200
 80020c8:	200047e0 	.word	0x200047e0
 80020cc:	200041f0 	.word	0x200041f0
 80020d0:	200041fc 	.word	0x200041fc
 80020d4:	20004324 	.word	0x20004324
 80020d8:	200041ec 	.word	0x200041ec
 80020dc:	20003fe0 	.word	0x20003fe0
 80020e0:	200047ec 	.word	0x200047ec
 80020e4:	200048e0 	.word	0x200048e0
 80020e8:	200041f4 	.word	0x200041f4
 80020ec:	20003fd8 	.word	0x20003fd8
 80020f0:	200040d4 	.word	0x200040d4

080020f4 <UtBF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UtBF */
void UtBF(void const * argument)
{
 80020f4:	b5b0      	push	{r4, r5, r7, lr}
 80020f6:	b0a8      	sub	sp, #160	; 0xa0
 80020f8:	af0a      	add	r7, sp, #40	; 0x28
 80020fa:	63f8      	str	r0, [r7, #60]	; 0x3c
  /* USER CODE BEGIN UtBF */
	DownDataDef UptoBaseData =
 80020fc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002100:	2234      	movs	r2, #52	; 0x34
 8002102:	2100      	movs	r1, #0
 8002104:	4618      	mov	r0, r3
 8002106:	f00b fe13 	bl	800dd30 <memset>
//	DownDataDef temp_UptoBaseData =
//	{ 0 };
//	u8 DIPFlag = 0;
//	u16 DIPStartNum = 0; //PID定向定深预期????????????

	OpenWrt_Delay(); //跳过openwrt??机时??
 800210a:	f7ff fe91 	bl	8001e30 <OpenWrt_Delay>

	CaptureDownData();
 800210e:	463b      	mov	r3, r7
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fa61 	bl	80005d8 <CaptureDownData>
	osDelay(100);
 8002116:	2064      	movs	r0, #100	; 0x64
 8002118:	f009 fa5f 	bl	800b5da <osDelay>
	//打开串口接收
	UptoBaseData = CaptureDownData();
 800211c:	463b      	mov	r3, r7
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa5a 	bl	80005d8 <CaptureDownData>
 8002124:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8002128:	463d      	mov	r5, r7
 800212a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800212c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800212e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002130:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002132:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002136:	682b      	ldr	r3, [r5, #0]
 8002138:	6023      	str	r3, [r4, #0]
	xSemaphoreGive(BasetoUpDataRWFlagHandle);
 800213a:	4b35      	ldr	r3, [pc, #212]	; (8002210 <UtBF+0x11c>)
 800213c:	6818      	ldr	r0, [r3, #0]
 800213e:	2300      	movs	r3, #0
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	f009 fce2 	bl	800bb0c <xQueueGenericSend>
	xSemaphoreGive(UptoBaseDataRWFlagHandle);
 8002148:	4b32      	ldr	r3, [pc, #200]	; (8002214 <UtBF+0x120>)
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	2300      	movs	r3, #0
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	f009 fcdb 	bl	800bb0c <xQueueGenericSend>
	vTaskResume(BasetoUpTaskHandle);
 8002156:	4b30      	ldr	r3, [pc, #192]	; (8002218 <UtBF+0x124>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f00a fafc 	bl	800c758 <vTaskResume>
	vTaskResume(SensorTaskHandle);
 8002160:	4b2e      	ldr	r3, [pc, #184]	; (800221c <UtBF+0x128>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f00a faf7 	bl	800c758 <vTaskResume>
	osDelay(1);
 800216a:	2001      	movs	r0, #1
 800216c:	f009 fa35 	bl	800b5da <osDelay>
	/* Infinite loop */
	for (;;)
	{
		//收取上位机指??????
		if (xSemaphoreTake(UptoBaseTransFinishHandle,
 8002170:	4b2b      	ldr	r3, [pc, #172]	; (8002220 <UtBF+0x12c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2100      	movs	r1, #0
 8002176:	4618      	mov	r0, r3
 8002178:	f009 fe54 	bl	800be24 <xQueueSemaphoreTake>
 800217c:	4603      	mov	r3, r0
 800217e:	2b01      	cmp	r3, #1
 8002180:	d141      	bne.n	8002206 <UtBF+0x112>
				0) == pdTRUE)
		{
			if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 8002182:	4b24      	ldr	r3, [pc, #144]	; (8002214 <UtBF+0x120>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	2101      	movs	r1, #1
 8002188:	4618      	mov	r0, r3
 800218a:	f009 fe4b 	bl	800be24 <xQueueSemaphoreTake>
 800218e:	4603      	mov	r3, r0
 8002190:	2b01      	cmp	r3, #1
 8002192:	d115      	bne.n	80021c0 <UtBF+0xcc>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				UptoBaseData = CaptureDownData();
 8002194:	463b      	mov	r3, r7
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fa1e 	bl	80005d8 <CaptureDownData>
 800219c:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80021a0:	463d      	mov	r5, r7
 80021a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ae:	682b      	ldr	r3, [r5, #0]
 80021b0:	6023      	str	r3, [r4, #0]
				xSemaphoreGive(UptoBaseDataRWFlagHandle);
 80021b2:	4b18      	ldr	r3, [pc, #96]	; (8002214 <UtBF+0x120>)
 80021b4:	6818      	ldr	r0, [r3, #0]
 80021b6:	2300      	movs	r3, #0
 80021b8:	2200      	movs	r2, #0
 80021ba:	2100      	movs	r1, #0
 80021bc:	f009 fca6 	bl	800bb0c <xQueueGenericSend>
//			{
//				DIPFlag = 0; //不开启定向定???
//			}

			//下传指令
			if (xSemaphoreTake(BasetoUpDataRWFlagHandle,
 80021c0:	4b13      	ldr	r3, [pc, #76]	; (8002210 <UtBF+0x11c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2101      	movs	r1, #1
 80021c6:	4618      	mov	r0, r3
 80021c8:	f009 fe2c 	bl	800be24 <xQueueSemaphoreTake>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d119      	bne.n	8002206 <UtBF+0x112>
					portTICK_PERIOD_MS) == pdTRUE)
			{
//				temp_UptoBaseData = UptoBaseData;
//				SendDownData(temp_UptoBaseData);
				SendDownData(UptoBaseData);
 80021d2:	466d      	mov	r5, sp
 80021d4:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80021d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	602b      	str	r3, [r5, #0]
 80021e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80021e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021ea:	f7fe fba5 	bl	8000938 <SendDownData>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80021ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021f2:	480c      	ldr	r0, [pc, #48]	; (8002224 <UtBF+0x130>)
 80021f4:	f004 fc89 	bl	8006b0a <HAL_GPIO_TogglePin>
				xSemaphoreGive(BasetoUpDataRWFlagHandle);
 80021f8:	4b05      	ldr	r3, [pc, #20]	; (8002210 <UtBF+0x11c>)
 80021fa:	6818      	ldr	r0, [r3, #0]
 80021fc:	2300      	movs	r3, #0
 80021fe:	2200      	movs	r2, #0
 8002200:	2100      	movs	r1, #0
 8002202:	f009 fc83 	bl	800bb0c <xQueueGenericSend>
			}
		}

		HAL_IWDG_Refresh(&hiwdg1);
 8002206:	4808      	ldr	r0, [pc, #32]	; (8002228 <UtBF+0x134>)
 8002208:	f004 fce8 	bl	8006bdc <HAL_IWDG_Refresh>
		if (xSemaphoreTake(UptoBaseTransFinishHandle,
 800220c:	e7b0      	b.n	8002170 <UtBF+0x7c>
 800220e:	bf00      	nop
 8002210:	200047e8 	.word	0x200047e8
 8002214:	20004520 	.word	0x20004520
 8002218:	200046d4 	.word	0x200046d4
 800221c:	20003fe0 	.word	0x20003fe0
 8002220:	20003fdc 	.word	0x20003fdc
 8002224:	58020800 	.word	0x58020800
 8002228:	200040d4 	.word	0x200040d4

0800222c <BtUF>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_BtUF */
void BtUF(void const * argument)
{
 800222c:	b5b0      	push	{r4, r5, r7, lr}
 800222e:	b0bc      	sub	sp, #240	; 0xf0
 8002230:	af08      	add	r7, sp, #32
 8002232:	6378      	str	r0, [r7, #52]	; 0x34
  /* USER CODE BEGIN BtUF */
	//置为1的时候表示推进器控制????????????
	//置为0的时候表示主控仓
	UpDataDef Power_BasetoUpData =
 8002234:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002238:	2230      	movs	r2, #48	; 0x30
 800223a:	2100      	movs	r1, #0
 800223c:	4618      	mov	r0, r3
 800223e:	f00b fd77 	bl	800dd30 <memset>
	{ 0 };
	UpDataDef temp_Power_BasetoUpData =
 8002242:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002246:	2230      	movs	r2, #48	; 0x30
 8002248:	2100      	movs	r1, #0
 800224a:	4618      	mov	r0, r3
 800224c:	f00b fd70 	bl	800dd30 <memset>
	{ 0 };
	UpDataDef BasetoUpData =
 8002250:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002254:	2230      	movs	r2, #48	; 0x30
 8002256:	2100      	movs	r1, #0
 8002258:	4618      	mov	r0, r3
 800225a:	f00b fd69 	bl	800dd30 <memset>
	{ 0 };
	u8 SensorCarbin = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf

	vTaskSuspend(BasetoUpTaskHandle);
 8002264:	4b90      	ldr	r3, [pc, #576]	; (80024a8 <BtUF+0x27c>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f00a f9b1 	bl	800c5d0 <vTaskSuspend>
	CaptureUpData();
 800226e:	463b      	mov	r3, r7
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe fc01 	bl	8000a78 <CaptureUpData>
	osDelay(100);
 8002276:	2064      	movs	r0, #100	; 0x64
 8002278:	f009 f9af 	bl	800b5da <osDelay>
	BasetoUpData = CaptureUpData();
 800227c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002280:	4618      	mov	r0, r3
 8002282:	f7fe fbf9 	bl	8000a78 <CaptureUpData>
	osDelay(50);
 8002286:	2032      	movs	r0, #50	; 0x32
 8002288:	f009 f9a7 	bl	800b5da <osDelay>
	Power_BasetoUpData = CaptureUpData();
 800228c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002290:	4618      	mov	r0, r3
 8002292:	f7fe fbf1 	bl	8000a78 <CaptureUpData>
	osDelay(50);
 8002296:	2032      	movs	r0, #50	; 0x32
 8002298:	f009 f99f 	bl	800b5da <osDelay>
	/* Infinite loop */
	for (;;)
	{
		if (SensorCarbin == 1) //发?电源仓数据
 800229c:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d13d      	bne.n	8002320 <BtUF+0xf4>
		{
			//单独接收下位仓回传的数据
			if (xSemaphoreTake(BasetoUpTransFinishHandleHandle,
 80022a4:	4b81      	ldr	r3, [pc, #516]	; (80024ac <BtUF+0x280>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	2101      	movs	r1, #1
 80022aa:	4618      	mov	r0, r3
 80022ac:	f009 fdba 	bl	800be24 <xQueueSemaphoreTake>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d130      	bne.n	8002318 <BtUF+0xec>
					portTICK_PERIOD_MS) == pdTRUE) //原来?0
			{
//				if (xSemaphoreTake(BasetoUpDataRWFlagHandle,
//						portTICK_PERIOD_MS) == pdTRUE)
//				{
				Power_BasetoUpData = CaptureUpData();
 80022b6:	463b      	mov	r3, r7
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe fbdd 	bl	8000a78 <CaptureUpData>
 80022be:	f107 049c 	add.w	r4, r7, #156	; 0x9c
 80022c2:	463d      	mov	r5, r7
 80022c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80022d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
//					temp_Power_BasetoUpData = Power_BasetoUpData;
				//上传数据
//					if (temp_Power_BasetoUpData.CabinNum == 1)
//					{
				if (Power_BasetoUpData.CabinNum == 0b0001)
 80022d4:	f897 309c 	ldrb.w	r3, [r7, #156]	; 0x9c
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d11d      	bne.n	8002318 <BtUF+0xec>
				{
					if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 80022dc:	4b74      	ldr	r3, [pc, #464]	; (80024b0 <BtUF+0x284>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2101      	movs	r1, #1
 80022e2:	4618      	mov	r0, r3
 80022e4:	f009 fd9e 	bl	800be24 <xQueueSemaphoreTake>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d114      	bne.n	8002318 <BtUF+0xec>
							portTICK_PERIOD_MS) == pdTRUE)
					{
//							SendUpData(temp_Power_BasetoUpData);
						SendUpData(Power_BasetoUpData);
 80022ee:	466d      	mov	r5, sp
 80022f0:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80022f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022f8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80022fc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002300:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002304:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002306:	f7fe fa0b 	bl	8000720 <SendUpData>
						xSemaphoreGive(UptoBaseDataRWFlagHandle);
 800230a:	4b69      	ldr	r3, [pc, #420]	; (80024b0 <BtUF+0x284>)
 800230c:	6818      	ldr	r0, [r3, #0]
 800230e:	2300      	movs	r3, #0
 8002310:	2200      	movs	r2, #0
 8002312:	2100      	movs	r1, #0
 8002314:	f009 fbfa 	bl	800bb0c <xQueueGenericSend>
					}
				}
//					xSemaphoreGive(BasetoUpDataRWFlagHandle);
//				}
			}
			SensorCarbin = 0;
 8002318:	2300      	movs	r3, #0
 800231a:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 800231e:	e0bf      	b.n	80024a0 <BtUF+0x274>
		}
		else if (SensorCarbin == 0)	//发�?�主控仓数据
 8002320:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8002324:	2b00      	cmp	r3, #0
 8002326:	f040 80bb 	bne.w	80024a0 <BtUF+0x274>
		{
			//汇�?�本仓传感器数据
			//仓位数据
			BasetoUpData.CabinNum = 0;
 800232a:	2300      	movs	r3, #0
 800232c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
			//漏水??????????????
			if (HAL_GPIO_ReadPin(GPIOE,
 8002330:	2140      	movs	r1, #64	; 0x40
 8002332:	4860      	ldr	r0, [pc, #384]	; (80024b4 <BtUF+0x288>)
 8002334:	f004 fbb8 	bl	8006aa8 <HAL_GPIO_ReadPin>
 8002338:	4603      	mov	r3, r0
 800233a:	2b01      	cmp	r3, #1
 800233c:	d103      	bne.n	8002346 <BtUF+0x11a>
			GPIO_PIN_6) == GPIO_PIN_SET)
			{
				BasetoUpData.WaterDetect = 1 << 1;
 800233e:	2302      	movs	r3, #2
 8002340:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8002344:	e002      	b.n	800234c <BtUF+0x120>
			}
			else
			{
				BasetoUpData.WaterDetect = 0 << 1;
 8002346:	2300      	movs	r3, #0
 8002348:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
			}
			//九轴数据
			if (xSemaphoreTake(WT931SensorDataRWFlagHandle,
 800234c:	4b5a      	ldr	r3, [pc, #360]	; (80024b8 <BtUF+0x28c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2101      	movs	r1, #1
 8002352:	4618      	mov	r0, r3
 8002354:	f009 fd66 	bl	800be24 <xQueueSemaphoreTake>
 8002358:	4603      	mov	r3, r0
 800235a:	2b01      	cmp	r3, #1
 800235c:	d136      	bne.n	80023cc <BtUF+0x1a0>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				BasetoUpData.AccNum[0] = WT931SensorData.AccNum[0];
 800235e:	4b57      	ldr	r3, [pc, #348]	; (80024bc <BtUF+0x290>)
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
				BasetoUpData.AccNum[1] = WT931SensorData.AccNum[1];
 8002366:	4b55      	ldr	r3, [pc, #340]	; (80024bc <BtUF+0x290>)
 8002368:	885b      	ldrh	r3, [r3, #2]
 800236a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
				BasetoUpData.AccNum[2] = WT931SensorData.AccNum[2];
 800236e:	4b53      	ldr	r3, [pc, #332]	; (80024bc <BtUF+0x290>)
 8002370:	889b      	ldrh	r3, [r3, #4]
 8002372:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				BasetoUpData.RotNum[0] = WT931SensorData.RotNum[0];
 8002376:	4b51      	ldr	r3, [pc, #324]	; (80024bc <BtUF+0x290>)
 8002378:	88db      	ldrh	r3, [r3, #6]
 800237a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
				BasetoUpData.RotNum[1] = WT931SensorData.RotNum[1];
 800237e:	4b4f      	ldr	r3, [pc, #316]	; (80024bc <BtUF+0x290>)
 8002380:	891b      	ldrh	r3, [r3, #8]
 8002382:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
				BasetoUpData.RotNum[2] = WT931SensorData.RotNum[2];
 8002386:	4b4d      	ldr	r3, [pc, #308]	; (80024bc <BtUF+0x290>)
 8002388:	895b      	ldrh	r3, [r3, #10]
 800238a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
				BasetoUpData.EulNum[0] = WT931SensorData.EulNum[0];
 800238e:	4b4b      	ldr	r3, [pc, #300]	; (80024bc <BtUF+0x290>)
 8002390:	899b      	ldrh	r3, [r3, #12]
 8002392:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
				BasetoUpData.EulNum[1] = WT931SensorData.EulNum[1];
 8002396:	4b49      	ldr	r3, [pc, #292]	; (80024bc <BtUF+0x290>)
 8002398:	89db      	ldrh	r3, [r3, #14]
 800239a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
				BasetoUpData.EulNum[2] = WT931SensorData.EulNum[2];
 800239e:	4b47      	ldr	r3, [pc, #284]	; (80024bc <BtUF+0x290>)
 80023a0:	8a1b      	ldrh	r3, [r3, #16]
 80023a2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
				BasetoUpData.MagNum[0] = WT931SensorData.MagNum[0];
 80023a6:	4b45      	ldr	r3, [pc, #276]	; (80024bc <BtUF+0x290>)
 80023a8:	8a5b      	ldrh	r3, [r3, #18]
 80023aa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
				BasetoUpData.MagNum[1] = WT931SensorData.MagNum[1];
 80023ae:	4b43      	ldr	r3, [pc, #268]	; (80024bc <BtUF+0x290>)
 80023b0:	8a9b      	ldrh	r3, [r3, #20]
 80023b2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
				BasetoUpData.MagNum[2] = WT931SensorData.MagNum[2];
 80023b6:	4b41      	ldr	r3, [pc, #260]	; (80024bc <BtUF+0x290>)
 80023b8:	8adb      	ldrh	r3, [r3, #22]
 80023ba:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
				xSemaphoreGive(WT931SensorDataRWFlagHandle);
 80023be:	4b3e      	ldr	r3, [pc, #248]	; (80024b8 <BtUF+0x28c>)
 80023c0:	6818      	ldr	r0, [r3, #0]
 80023c2:	2300      	movs	r3, #0
 80023c4:	2200      	movs	r2, #0
 80023c6:	2100      	movs	r1, #0
 80023c8:	f009 fba0 	bl	800bb0c <xQueueGenericSend>
			}
			//温湿度大气压数据
			if (xSemaphoreTake(GY39SensorDataRWFlagHandle,
 80023cc:	4b3c      	ldr	r3, [pc, #240]	; (80024c0 <BtUF+0x294>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2101      	movs	r1, #1
 80023d2:	4618      	mov	r0, r3
 80023d4:	f009 fd26 	bl	800be24 <xQueueSemaphoreTake>
 80023d8:	4603      	mov	r3, r0
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d110      	bne.n	8002400 <BtUF+0x1d4>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				BasetoUpData.CabinBaro = GY39SensorData.Baro;
 80023de:	4b39      	ldr	r3, [pc, #228]	; (80024c4 <BtUF+0x298>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	643b      	str	r3, [r7, #64]	; 0x40
				BasetoUpData.CabinHum = GY39SensorData.Hum;
 80023e4:	4b37      	ldr	r3, [pc, #220]	; (80024c4 <BtUF+0x298>)
 80023e6:	891b      	ldrh	r3, [r3, #8]
 80023e8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
				BasetoUpData.CabinTemperature = GY39SensorData.Temperature;
 80023ec:	4b35      	ldr	r3, [pc, #212]	; (80024c4 <BtUF+0x298>)
 80023ee:	881b      	ldrh	r3, [r3, #0]
 80023f0:	87fb      	strh	r3, [r7, #62]	; 0x3e
				xSemaphoreGive(GY39SensorDataRWFlagHandle);
 80023f2:	4b33      	ldr	r3, [pc, #204]	; (80024c0 <BtUF+0x294>)
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	2300      	movs	r3, #0
 80023f8:	2200      	movs	r2, #0
 80023fa:	2100      	movs	r1, #0
 80023fc:	f009 fb86 	bl	800bb0c <xQueueGenericSend>
			}
			//水深水温数据
			if (xSemaphoreTake(DeepSensorDataRWFlagHandle,
 8002400:	4b31      	ldr	r3, [pc, #196]	; (80024c8 <BtUF+0x29c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2101      	movs	r1, #1
 8002406:	4618      	mov	r0, r3
 8002408:	f009 fd0c 	bl	800be24 <xQueueSemaphoreTake>
 800240c:	4603      	mov	r3, r0
 800240e:	2b01      	cmp	r3, #1
 8002410:	d10e      	bne.n	8002430 <BtUF+0x204>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				BasetoUpData.WaterDepth = DeepSensorData.WaterDepth;
 8002412:	4b2e      	ldr	r3, [pc, #184]	; (80024cc <BtUF+0x2a0>)
 8002414:	885b      	ldrh	r3, [r3, #2]
 8002416:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
				BasetoUpData.WaterTemperature = DeepSensorData.WaterTemperature;
 800241a:	4b2c      	ldr	r3, [pc, #176]	; (80024cc <BtUF+0x2a0>)
 800241c:	881b      	ldrh	r3, [r3, #0]
 800241e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
				xSemaphoreGive(DeepSensorDataRWFlagHandle);
 8002422:	4b29      	ldr	r3, [pc, #164]	; (80024c8 <BtUF+0x29c>)
 8002424:	6818      	ldr	r0, [r3, #0]
 8002426:	2300      	movs	r3, #0
 8002428:	2200      	movs	r2, #0
 800242a:	2100      	movs	r1, #0
 800242c:	f009 fb6e 	bl	800bb0c <xQueueGenericSend>
			}
			//声呐数据
			if (xSemaphoreTake(P30SensorDataRWFlagHandle,
 8002430:	4b27      	ldr	r3, [pc, #156]	; (80024d0 <BtUF+0x2a4>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2101      	movs	r1, #1
 8002436:	4618      	mov	r0, r3
 8002438:	f009 fcf4 	bl	800be24 <xQueueSemaphoreTake>
 800243c:	4603      	mov	r3, r0
 800243e:	2b01      	cmp	r3, #1
 8002440:	d10d      	bne.n	800245e <BtUF+0x232>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				BasetoUpData.DepthToBottom = P30SensorData.DepthToBottom;
 8002442:	4b24      	ldr	r3, [pc, #144]	; (80024d4 <BtUF+0x2a8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	667b      	str	r3, [r7, #100]	; 0x64
				BasetoUpData.Confidence = P30SensorData.Confidence;
 8002448:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <BtUF+0x2a8>)
 800244a:	889b      	ldrh	r3, [r3, #4]
 800244c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
				xSemaphoreGive(P30SensorDataRWFlagHandle);
 8002450:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <BtUF+0x2a4>)
 8002452:	6818      	ldr	r0, [r3, #0]
 8002454:	2300      	movs	r3, #0
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	f009 fb57 	bl	800bb0c <xQueueGenericSend>
			}
			//上传数据
			if (xSemaphoreTake(UptoBaseDataRWFlagHandle,
 800245e:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <BtUF+0x284>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2101      	movs	r1, #1
 8002464:	4618      	mov	r0, r3
 8002466:	f009 fcdd 	bl	800be24 <xQueueSemaphoreTake>
 800246a:	4603      	mov	r3, r0
 800246c:	2b01      	cmp	r3, #1
 800246e:	d114      	bne.n	800249a <BtUF+0x26e>
					portTICK_PERIOD_MS) == pdTRUE)
			{
				SendUpData(BasetoUpData);
 8002470:	466d      	mov	r5, sp
 8002472:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8002476:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002478:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800247a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800247e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002482:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002486:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002488:	f7fe f94a 	bl	8000720 <SendUpData>
				xSemaphoreGive(UptoBaseDataRWFlagHandle);
 800248c:	4b08      	ldr	r3, [pc, #32]	; (80024b0 <BtUF+0x284>)
 800248e:	6818      	ldr	r0, [r3, #0]
 8002490:	2300      	movs	r3, #0
 8002492:	2200      	movs	r2, #0
 8002494:	2100      	movs	r1, #0
 8002496:	f009 fb39 	bl	800bb0c <xQueueGenericSend>
			}
			SensorCarbin = 1;
 800249a:	2301      	movs	r3, #1
 800249c:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
		}
		HAL_IWDG_Refresh(&hiwdg1);
 80024a0:	480d      	ldr	r0, [pc, #52]	; (80024d8 <BtUF+0x2ac>)
 80024a2:	f004 fb9b 	bl	8006bdc <HAL_IWDG_Refresh>
		if (SensorCarbin == 1) //发?电源仓数据
 80024a6:	e6f9      	b.n	800229c <BtUF+0x70>
 80024a8:	200046d4 	.word	0x200046d4
 80024ac:	200045a8 	.word	0x200045a8
 80024b0:	20004520 	.word	0x20004520
 80024b4:	58021000 	.word	0x58021000
 80024b8:	20004324 	.word	0x20004324
 80024bc:	20004200 	.word	0x20004200
 80024c0:	200041fc 	.word	0x200041fc
 80024c4:	20004524 	.word	0x20004524
 80024c8:	200041f0 	.word	0x200041f0
 80024cc:	2000463c 	.word	0x2000463c
 80024d0:	200041ec 	.word	0x200041ec
 80024d4:	200047e0 	.word	0x200047e0
 80024d8:	200040d4 	.word	0x200040d4

080024dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a04      	ldr	r2, [pc, #16]	; (80024fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d101      	bne.n	80024f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80024ee:	f001 f9d9 	bl	80038a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40001000 	.word	0x40001000

08002500 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002504:	b672      	cpsid	i
}
 8002506:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002508:	e7fe      	b.n	8002508 <Error_Handler+0x8>
	...

0800250c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002512:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <HAL_MspInit+0x38>)
 8002514:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002518:	4a0a      	ldr	r2, [pc, #40]	; (8002544 <HAL_MspInit+0x38>)
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002522:	4b08      	ldr	r3, [pc, #32]	; (8002544 <HAL_MspInit+0x38>)
 8002524:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	607b      	str	r3, [r7, #4]
 800252e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002530:	2200      	movs	r2, #0
 8002532:	210f      	movs	r1, #15
 8002534:	f06f 0001 	mvn.w	r0, #1
 8002538:	f001 fa98 	bl	8003a6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800253c:	bf00      	nop
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	58024400 	.word	0x58024400

08002548 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b094      	sub	sp, #80	; 0x50
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002550:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a96      	ldr	r2, [pc, #600]	; (80027c0 <HAL_UART_MspInit+0x278>)
 8002566:	4293      	cmp	r3, r2
 8002568:	f040 8091 	bne.w	800268e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800256c:	4b95      	ldr	r3, [pc, #596]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 800256e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002572:	4a94      	ldr	r2, [pc, #592]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 8002574:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002578:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800257c:	4b91      	ldr	r3, [pc, #580]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 800257e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002582:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002586:	63bb      	str	r3, [r7, #56]	; 0x38
 8002588:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258a:	4b8e      	ldr	r3, [pc, #568]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 800258c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002590:	4a8c      	ldr	r2, [pc, #560]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800259a:	4b8a      	ldr	r3, [pc, #552]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 800259c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	637b      	str	r3, [r7, #52]	; 0x34
 80025a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025a8:	2303      	movs	r3, #3
 80025aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ac:	2302      	movs	r3, #2
 80025ae:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b4:	2300      	movs	r3, #0
 80025b6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80025b8:	2308      	movs	r3, #8
 80025ba:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025c0:	4619      	mov	r1, r3
 80025c2:	4881      	ldr	r0, [pc, #516]	; (80027c8 <HAL_UART_MspInit+0x280>)
 80025c4:	f004 f8c0 	bl	8006748 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream5;
 80025c8:	4b80      	ldr	r3, [pc, #512]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025ca:	4a81      	ldr	r2, [pc, #516]	; (80027d0 <HAL_UART_MspInit+0x288>)
 80025cc:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 80025ce:	4b7f      	ldr	r3, [pc, #508]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025d0:	223f      	movs	r2, #63	; 0x3f
 80025d2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025d4:	4b7d      	ldr	r3, [pc, #500]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025da:	4b7c      	ldr	r3, [pc, #496]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025dc:	2200      	movs	r2, #0
 80025de:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 80025e0:	4b7a      	ldr	r3, [pc, #488]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025e6:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025e8:	4b78      	ldr	r3, [pc, #480]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ee:	4b77      	ldr	r3, [pc, #476]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 80025f4:	4b75      	ldr	r3, [pc, #468]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 80025fa:	4b74      	ldr	r3, [pc, #464]	; (80027cc <HAL_UART_MspInit+0x284>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002600:	4b72      	ldr	r3, [pc, #456]	; (80027cc <HAL_UART_MspInit+0x284>)
 8002602:	2200      	movs	r2, #0
 8002604:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002606:	4871      	ldr	r0, [pc, #452]	; (80027cc <HAL_UART_MspInit+0x284>)
 8002608:	f001 fa58 	bl	8003abc <HAL_DMA_Init>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002612:	f7ff ff75 	bl	8002500 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a6c      	ldr	r2, [pc, #432]	; (80027cc <HAL_UART_MspInit+0x284>)
 800261a:	67da      	str	r2, [r3, #124]	; 0x7c
 800261c:	4a6b      	ldr	r2, [pc, #428]	; (80027cc <HAL_UART_MspInit+0x284>)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream6;
 8002622:	4b6c      	ldr	r3, [pc, #432]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002624:	4a6c      	ldr	r2, [pc, #432]	; (80027d8 <HAL_UART_MspInit+0x290>)
 8002626:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002628:	4b6a      	ldr	r3, [pc, #424]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 800262a:	2240      	movs	r2, #64	; 0x40
 800262c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800262e:	4b69      	ldr	r3, [pc, #420]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002630:	2240      	movs	r2, #64	; 0x40
 8002632:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002634:	4b67      	ldr	r3, [pc, #412]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002636:	2200      	movs	r2, #0
 8002638:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800263a:	4b66      	ldr	r3, [pc, #408]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 800263c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002640:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002642:	4b64      	ldr	r3, [pc, #400]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002644:	2200      	movs	r2, #0
 8002646:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002648:	4b62      	ldr	r3, [pc, #392]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800264e:	4b61      	ldr	r3, [pc, #388]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002650:	2200      	movs	r2, #0
 8002652:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002654:	4b5f      	ldr	r3, [pc, #380]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002656:	2200      	movs	r2, #0
 8002658:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800265a:	4b5e      	ldr	r3, [pc, #376]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 800265c:	2200      	movs	r2, #0
 800265e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002660:	485c      	ldr	r0, [pc, #368]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002662:	f001 fa2b 	bl	8003abc <HAL_DMA_Init>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800266c:	f7ff ff48 	bl	8002500 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a58      	ldr	r2, [pc, #352]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002674:	679a      	str	r2, [r3, #120]	; 0x78
 8002676:	4a57      	ldr	r2, [pc, #348]	; (80027d4 <HAL_UART_MspInit+0x28c>)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800267c:	2200      	movs	r2, #0
 800267e:	2105      	movs	r1, #5
 8002680:	2034      	movs	r0, #52	; 0x34
 8002682:	f001 f9f3 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002686:	2034      	movs	r0, #52	; 0x34
 8002688:	f001 fa0a 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800268c:	e2fc      	b.n	8002c88 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==UART5)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a52      	ldr	r2, [pc, #328]	; (80027dc <HAL_UART_MspInit+0x294>)
 8002694:	4293      	cmp	r3, r2
 8002696:	f040 80ad 	bne.w	80027f4 <HAL_UART_MspInit+0x2ac>
    __HAL_RCC_UART5_CLK_ENABLE();
 800269a:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 800269c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026a0:	4a48      	ldr	r2, [pc, #288]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 80026a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026a6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80026aa:	4b46      	ldr	r3, [pc, #280]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 80026ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80026b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026b4:	633b      	str	r3, [r7, #48]	; 0x30
 80026b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b8:	4b42      	ldr	r3, [pc, #264]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 80026ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026be:	4a41      	ldr	r2, [pc, #260]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026c8:	4b3e      	ldr	r3, [pc, #248]	; (80027c4 <HAL_UART_MspInit+0x27c>)
 80026ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80026d6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026da:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e4:	2300      	movs	r3, #0
 80026e6:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 80026e8:	230e      	movs	r3, #14
 80026ea:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80026f0:	4619      	mov	r1, r3
 80026f2:	483b      	ldr	r0, [pc, #236]	; (80027e0 <HAL_UART_MspInit+0x298>)
 80026f4:	f004 f828 	bl	8006748 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream4;
 80026f8:	4b3a      	ldr	r3, [pc, #232]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 80026fa:	4a3b      	ldr	r2, [pc, #236]	; (80027e8 <HAL_UART_MspInit+0x2a0>)
 80026fc:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 80026fe:	4b39      	ldr	r3, [pc, #228]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002700:	2241      	movs	r2, #65	; 0x41
 8002702:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002704:	4b37      	ldr	r3, [pc, #220]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002706:	2200      	movs	r2, #0
 8002708:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800270a:	4b36      	ldr	r3, [pc, #216]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 800270c:	2200      	movs	r2, #0
 800270e:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002710:	4b34      	ldr	r3, [pc, #208]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002712:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002716:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002718:	4b32      	ldr	r3, [pc, #200]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 800271a:	2200      	movs	r2, #0
 800271c:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800271e:	4b31      	ldr	r3, [pc, #196]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002720:	2200      	movs	r2, #0
 8002722:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8002724:	4b2f      	ldr	r3, [pc, #188]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002726:	2200      	movs	r2, #0
 8002728:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800272a:	4b2e      	ldr	r3, [pc, #184]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 800272c:	2200      	movs	r2, #0
 800272e:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002730:	4b2c      	ldr	r3, [pc, #176]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002732:	2200      	movs	r2, #0
 8002734:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002736:	482b      	ldr	r0, [pc, #172]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 8002738:	f001 f9c0 	bl	8003abc <HAL_DMA_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <HAL_UART_MspInit+0x1fe>
      Error_Handler();
 8002742:	f7ff fedd 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a26      	ldr	r2, [pc, #152]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 800274a:	67da      	str	r2, [r3, #124]	; 0x7c
 800274c:	4a25      	ldr	r2, [pc, #148]	; (80027e4 <HAL_UART_MspInit+0x29c>)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart5_tx.Instance = DMA2_Stream2;
 8002752:	4b26      	ldr	r3, [pc, #152]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002754:	4a26      	ldr	r2, [pc, #152]	; (80027f0 <HAL_UART_MspInit+0x2a8>)
 8002756:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Request = DMA_REQUEST_UART5_TX;
 8002758:	4b24      	ldr	r3, [pc, #144]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 800275a:	2242      	movs	r2, #66	; 0x42
 800275c:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800275e:	4b23      	ldr	r3, [pc, #140]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002760:	2240      	movs	r2, #64	; 0x40
 8002762:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002764:	4b21      	ldr	r3, [pc, #132]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002766:	2200      	movs	r2, #0
 8002768:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800276a:	4b20      	ldr	r3, [pc, #128]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 800276c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002770:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002772:	4b1e      	ldr	r3, [pc, #120]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002774:	2200      	movs	r2, #0
 8002776:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002778:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 800277a:	2200      	movs	r2, #0
 800277c:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 800277e:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002780:	2200      	movs	r2, #0
 8002782:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002786:	2200      	movs	r2, #0
 8002788:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 800278c:	2200      	movs	r2, #0
 800278e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8002790:	4816      	ldr	r0, [pc, #88]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 8002792:	f001 f993 	bl	8003abc <HAL_DMA_Init>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <HAL_UART_MspInit+0x258>
      Error_Handler();
 800279c:	f7ff feb0 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a12      	ldr	r2, [pc, #72]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 80027a4:	679a      	str	r2, [r3, #120]	; 0x78
 80027a6:	4a11      	ldr	r2, [pc, #68]	; (80027ec <HAL_UART_MspInit+0x2a4>)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 80027ac:	2200      	movs	r2, #0
 80027ae:	2105      	movs	r1, #5
 80027b0:	2035      	movs	r0, #53	; 0x35
 80027b2:	f001 f95b 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80027b6:	2035      	movs	r0, #53	; 0x35
 80027b8:	f001 f972 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
}
 80027bc:	e264      	b.n	8002c88 <HAL_UART_MspInit+0x740>
 80027be:	bf00      	nop
 80027c0:	40004c00 	.word	0x40004c00
 80027c4:	58024400 	.word	0x58024400
 80027c8:	58020000 	.word	0x58020000
 80027cc:	20003fe4 	.word	0x20003fe4
 80027d0:	40020088 	.word	0x40020088
 80027d4:	200047f0 	.word	0x200047f0
 80027d8:	400200a0 	.word	0x400200a0
 80027dc:	40005000 	.word	0x40005000
 80027e0:	58020400 	.word	0x58020400
 80027e4:	20004768 	.word	0x20004768
 80027e8:	40020070 	.word	0x40020070
 80027ec:	20004868 	.word	0x20004868
 80027f0:	40020440 	.word	0x40020440
  else if(huart->Instance==UART8)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a96      	ldr	r2, [pc, #600]	; (8002a54 <HAL_UART_MspInit+0x50c>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	f040 8091 	bne.w	8002922 <HAL_UART_MspInit+0x3da>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002800:	4b95      	ldr	r3, [pc, #596]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002802:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002806:	4a94      	ldr	r2, [pc, #592]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002808:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800280c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002810:	4b91      	ldr	r3, [pc, #580]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002812:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002816:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800281a:	62bb      	str	r3, [r7, #40]	; 0x28
 800281c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800281e:	4b8e      	ldr	r3, [pc, #568]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002824:	4a8c      	ldr	r2, [pc, #560]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002826:	f043 0310 	orr.w	r3, r3, #16
 800282a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800282e:	4b8a      	ldr	r3, [pc, #552]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002834:	f003 0310 	and.w	r3, r3, #16
 8002838:	627b      	str	r3, [r7, #36]	; 0x24
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800283c:	2303      	movs	r3, #3
 800283e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002840:	2302      	movs	r3, #2
 8002842:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2300      	movs	r3, #0
 8002846:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	2300      	movs	r3, #0
 800284a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800284c:	2308      	movs	r3, #8
 800284e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002850:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002854:	4619      	mov	r1, r3
 8002856:	4881      	ldr	r0, [pc, #516]	; (8002a5c <HAL_UART_MspInit+0x514>)
 8002858:	f003 ff76 	bl	8006748 <HAL_GPIO_Init>
    hdma_uart8_rx.Instance = DMA1_Stream7;
 800285c:	4b80      	ldr	r3, [pc, #512]	; (8002a60 <HAL_UART_MspInit+0x518>)
 800285e:	4a81      	ldr	r2, [pc, #516]	; (8002a64 <HAL_UART_MspInit+0x51c>)
 8002860:	601a      	str	r2, [r3, #0]
    hdma_uart8_rx.Init.Request = DMA_REQUEST_UART8_RX;
 8002862:	4b7f      	ldr	r3, [pc, #508]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002864:	2251      	movs	r2, #81	; 0x51
 8002866:	605a      	str	r2, [r3, #4]
    hdma_uart8_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002868:	4b7d      	ldr	r3, [pc, #500]	; (8002a60 <HAL_UART_MspInit+0x518>)
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
    hdma_uart8_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800286e:	4b7c      	ldr	r3, [pc, #496]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002870:	2200      	movs	r2, #0
 8002872:	60da      	str	r2, [r3, #12]
    hdma_uart8_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002874:	4b7a      	ldr	r3, [pc, #488]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002876:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800287a:	611a      	str	r2, [r3, #16]
    hdma_uart8_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800287c:	4b78      	ldr	r3, [pc, #480]	; (8002a60 <HAL_UART_MspInit+0x518>)
 800287e:	2200      	movs	r2, #0
 8002880:	615a      	str	r2, [r3, #20]
    hdma_uart8_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002882:	4b77      	ldr	r3, [pc, #476]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002884:	2200      	movs	r2, #0
 8002886:	619a      	str	r2, [r3, #24]
    hdma_uart8_rx.Init.Mode = DMA_NORMAL;
 8002888:	4b75      	ldr	r3, [pc, #468]	; (8002a60 <HAL_UART_MspInit+0x518>)
 800288a:	2200      	movs	r2, #0
 800288c:	61da      	str	r2, [r3, #28]
    hdma_uart8_rx.Init.Priority = DMA_PRIORITY_LOW;
 800288e:	4b74      	ldr	r3, [pc, #464]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002890:	2200      	movs	r2, #0
 8002892:	621a      	str	r2, [r3, #32]
    hdma_uart8_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002894:	4b72      	ldr	r3, [pc, #456]	; (8002a60 <HAL_UART_MspInit+0x518>)
 8002896:	2200      	movs	r2, #0
 8002898:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_rx) != HAL_OK)
 800289a:	4871      	ldr	r0, [pc, #452]	; (8002a60 <HAL_UART_MspInit+0x518>)
 800289c:	f001 f90e 	bl	8003abc <HAL_DMA_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <HAL_UART_MspInit+0x362>
      Error_Handler();
 80028a6:	f7ff fe2b 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart8_rx);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a6c      	ldr	r2, [pc, #432]	; (8002a60 <HAL_UART_MspInit+0x518>)
 80028ae:	67da      	str	r2, [r3, #124]	; 0x7c
 80028b0:	4a6b      	ldr	r2, [pc, #428]	; (8002a60 <HAL_UART_MspInit+0x518>)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart8_tx.Instance = DMA2_Stream0;
 80028b6:	4b6c      	ldr	r3, [pc, #432]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028b8:	4a6c      	ldr	r2, [pc, #432]	; (8002a6c <HAL_UART_MspInit+0x524>)
 80028ba:	601a      	str	r2, [r3, #0]
    hdma_uart8_tx.Init.Request = DMA_REQUEST_UART8_TX;
 80028bc:	4b6a      	ldr	r3, [pc, #424]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028be:	2252      	movs	r2, #82	; 0x52
 80028c0:	605a      	str	r2, [r3, #4]
    hdma_uart8_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028c2:	4b69      	ldr	r3, [pc, #420]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028c4:	2240      	movs	r2, #64	; 0x40
 80028c6:	609a      	str	r2, [r3, #8]
    hdma_uart8_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028c8:	4b67      	ldr	r3, [pc, #412]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]
    hdma_uart8_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028ce:	4b66      	ldr	r3, [pc, #408]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028d4:	611a      	str	r2, [r3, #16]
    hdma_uart8_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028d6:	4b64      	ldr	r3, [pc, #400]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028d8:	2200      	movs	r2, #0
 80028da:	615a      	str	r2, [r3, #20]
    hdma_uart8_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028dc:	4b62      	ldr	r3, [pc, #392]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028de:	2200      	movs	r2, #0
 80028e0:	619a      	str	r2, [r3, #24]
    hdma_uart8_tx.Init.Mode = DMA_NORMAL;
 80028e2:	4b61      	ldr	r3, [pc, #388]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	61da      	str	r2, [r3, #28]
    hdma_uart8_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028e8:	4b5f      	ldr	r3, [pc, #380]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	621a      	str	r2, [r3, #32]
    hdma_uart8_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80028ee:	4b5e      	ldr	r3, [pc, #376]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart8_tx) != HAL_OK)
 80028f4:	485c      	ldr	r0, [pc, #368]	; (8002a68 <HAL_UART_MspInit+0x520>)
 80028f6:	f001 f8e1 	bl	8003abc <HAL_DMA_Init>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d001      	beq.n	8002904 <HAL_UART_MspInit+0x3bc>
      Error_Handler();
 8002900:	f7ff fdfe 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart8_tx);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a58      	ldr	r2, [pc, #352]	; (8002a68 <HAL_UART_MspInit+0x520>)
 8002908:	679a      	str	r2, [r3, #120]	; 0x78
 800290a:	4a57      	ldr	r2, [pc, #348]	; (8002a68 <HAL_UART_MspInit+0x520>)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(UART8_IRQn, 5, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2105      	movs	r1, #5
 8002914:	2053      	movs	r0, #83	; 0x53
 8002916:	f001 f8a9 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800291a:	2053      	movs	r0, #83	; 0x53
 800291c:	f001 f8c0 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
}
 8002920:	e1b2      	b.n	8002c88 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==USART1)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a52      	ldr	r2, [pc, #328]	; (8002a70 <HAL_UART_MspInit+0x528>)
 8002928:	4293      	cmp	r3, r2
 800292a:	f040 80ad 	bne.w	8002a88 <HAL_UART_MspInit+0x540>
    __HAL_RCC_USART1_CLK_ENABLE();
 800292e:	4b4a      	ldr	r3, [pc, #296]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002930:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002934:	4a48      	ldr	r2, [pc, #288]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002936:	f043 0310 	orr.w	r3, r3, #16
 800293a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800293e:	4b46      	ldr	r3, [pc, #280]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002940:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002944:	f003 0310 	and.w	r3, r3, #16
 8002948:	623b      	str	r3, [r7, #32]
 800294a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800294c:	4b42      	ldr	r3, [pc, #264]	; (8002a58 <HAL_UART_MspInit+0x510>)
 800294e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002952:	4a41      	ldr	r2, [pc, #260]	; (8002a58 <HAL_UART_MspInit+0x510>)
 8002954:	f043 0302 	orr.w	r3, r3, #2
 8002958:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800295c:	4b3e      	ldr	r3, [pc, #248]	; (8002a58 <HAL_UART_MspInit+0x510>)
 800295e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	61fb      	str	r3, [r7, #28]
 8002968:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800296a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800296e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002970:	2302      	movs	r3, #2
 8002972:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2300      	movs	r3, #0
 800297a:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800297c:	2304      	movs	r3, #4
 800297e:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002980:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002984:	4619      	mov	r1, r3
 8002986:	483b      	ldr	r0, [pc, #236]	; (8002a74 <HAL_UART_MspInit+0x52c>)
 8002988:	f003 fede 	bl	8006748 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 800298c:	4b3a      	ldr	r3, [pc, #232]	; (8002a78 <HAL_UART_MspInit+0x530>)
 800298e:	4a3b      	ldr	r2, [pc, #236]	; (8002a7c <HAL_UART_MspInit+0x534>)
 8002990:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8002992:	4b39      	ldr	r3, [pc, #228]	; (8002a78 <HAL_UART_MspInit+0x530>)
 8002994:	2229      	movs	r2, #41	; 0x29
 8002996:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002998:	4b37      	ldr	r3, [pc, #220]	; (8002a78 <HAL_UART_MspInit+0x530>)
 800299a:	2200      	movs	r2, #0
 800299c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800299e:	4b36      	ldr	r3, [pc, #216]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029a4:	4b34      	ldr	r3, [pc, #208]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029aa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029ac:	4b32      	ldr	r3, [pc, #200]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029b2:	4b31      	ldr	r3, [pc, #196]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80029b8:	4b2f      	ldr	r3, [pc, #188]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029be:	4b2e      	ldr	r3, [pc, #184]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029c4:	4b2c      	ldr	r3, [pc, #176]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80029ca:	482b      	ldr	r0, [pc, #172]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029cc:	f001 f876 	bl	8003abc <HAL_DMA_Init>
 80029d0:	4603      	mov	r3, r0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d001      	beq.n	80029da <HAL_UART_MspInit+0x492>
      Error_Handler();
 80029d6:	f7ff fd93 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a26      	ldr	r2, [pc, #152]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029de:	67da      	str	r2, [r3, #124]	; 0x7c
 80029e0:	4a25      	ldr	r2, [pc, #148]	; (8002a78 <HAL_UART_MspInit+0x530>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 80029e6:	4b26      	ldr	r3, [pc, #152]	; (8002a80 <HAL_UART_MspInit+0x538>)
 80029e8:	4a26      	ldr	r2, [pc, #152]	; (8002a84 <HAL_UART_MspInit+0x53c>)
 80029ea:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80029ec:	4b24      	ldr	r3, [pc, #144]	; (8002a80 <HAL_UART_MspInit+0x538>)
 80029ee:	222a      	movs	r2, #42	; 0x2a
 80029f0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029f2:	4b23      	ldr	r3, [pc, #140]	; (8002a80 <HAL_UART_MspInit+0x538>)
 80029f4:	2240      	movs	r2, #64	; 0x40
 80029f6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029f8:	4b21      	ldr	r3, [pc, #132]	; (8002a80 <HAL_UART_MspInit+0x538>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029fe:	4b20      	ldr	r3, [pc, #128]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a04:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a06:	4b1e      	ldr	r3, [pc, #120]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a0c:	4b1c      	ldr	r3, [pc, #112]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a18:	4b19      	ldr	r3, [pc, #100]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a1e:	4b18      	ldr	r3, [pc, #96]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a24:	4816      	ldr	r0, [pc, #88]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a26:	f001 f849 	bl	8003abc <HAL_DMA_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <HAL_UART_MspInit+0x4ec>
      Error_Handler();
 8002a30:	f7ff fd66 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a12      	ldr	r2, [pc, #72]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a38:	679a      	str	r2, [r3, #120]	; 0x78
 8002a3a:	4a11      	ldr	r2, [pc, #68]	; (8002a80 <HAL_UART_MspInit+0x538>)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2105      	movs	r1, #5
 8002a44:	2025      	movs	r0, #37	; 0x25
 8002a46:	f001 f811 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a4a:	2025      	movs	r0, #37	; 0x25
 8002a4c:	f001 f828 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
}
 8002a50:	e11a      	b.n	8002c88 <HAL_UART_MspInit+0x740>
 8002a52:	bf00      	nop
 8002a54:	40007c00 	.word	0x40007c00
 8002a58:	58024400 	.word	0x58024400
 8002a5c:	58021000 	.word	0x58021000
 8002a60:	20004418 	.word	0x20004418
 8002a64:	400200b8 	.word	0x400200b8
 8002a68:	20004530 	.word	0x20004530
 8002a6c:	40020410 	.word	0x40020410
 8002a70:	40011000 	.word	0x40011000
 8002a74:	58020400 	.word	0x58020400
 8002a78:	20004328 	.word	0x20004328
 8002a7c:	40020010 	.word	0x40020010
 8002a80:	2000421c 	.word	0x2000421c
 8002a84:	40020028 	.word	0x40020028
  else if(huart->Instance==USART2)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a80      	ldr	r2, [pc, #512]	; (8002c90 <HAL_UART_MspInit+0x748>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	f040 8091 	bne.w	8002bb6 <HAL_UART_MspInit+0x66e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a94:	4b7f      	ldr	r3, [pc, #508]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002a96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002a9a:	4a7e      	ldr	r2, [pc, #504]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002aa4:	4b7b      	ldr	r3, [pc, #492]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002aa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	61bb      	str	r3, [r7, #24]
 8002ab0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab2:	4b78      	ldr	r3, [pc, #480]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ab8:	4a76      	ldr	r2, [pc, #472]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ac2:	4b74      	ldr	r3, [pc, #464]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	617b      	str	r3, [r7, #20]
 8002ace:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002ad0:	230c      	movs	r3, #12
 8002ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002adc:	2300      	movs	r3, #0
 8002ade:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ae0:	2307      	movs	r3, #7
 8002ae2:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002ae8:	4619      	mov	r1, r3
 8002aea:	486b      	ldr	r0, [pc, #428]	; (8002c98 <HAL_UART_MspInit+0x750>)
 8002aec:	f003 fe2c 	bl	8006748 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream2;
 8002af0:	4b6a      	ldr	r3, [pc, #424]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002af2:	4a6b      	ldr	r2, [pc, #428]	; (8002ca0 <HAL_UART_MspInit+0x758>)
 8002af4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002af6:	4b69      	ldr	r3, [pc, #420]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002af8:	222b      	movs	r2, #43	; 0x2b
 8002afa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002afc:	4b67      	ldr	r3, [pc, #412]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b02:	4b66      	ldr	r3, [pc, #408]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b08:	4b64      	ldr	r3, [pc, #400]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b0e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b10:	4b62      	ldr	r3, [pc, #392]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b16:	4b61      	ldr	r3, [pc, #388]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002b1c:	4b5f      	ldr	r3, [pc, #380]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b22:	4b5e      	ldr	r3, [pc, #376]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b28:	4b5c      	ldr	r3, [pc, #368]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002b2e:	485b      	ldr	r0, [pc, #364]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b30:	f000 ffc4 	bl	8003abc <HAL_DMA_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_UART_MspInit+0x5f6>
      Error_Handler();
 8002b3a:	f7ff fce1 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a56      	ldr	r2, [pc, #344]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b42:	67da      	str	r2, [r3, #124]	; 0x7c
 8002b44:	4a55      	ldr	r2, [pc, #340]	; (8002c9c <HAL_UART_MspInit+0x754>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA2_Stream1;
 8002b4a:	4b56      	ldr	r3, [pc, #344]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b4c:	4a56      	ldr	r2, [pc, #344]	; (8002ca8 <HAL_UART_MspInit+0x760>)
 8002b4e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002b50:	4b54      	ldr	r3, [pc, #336]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b52:	222c      	movs	r2, #44	; 0x2c
 8002b54:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b56:	4b53      	ldr	r3, [pc, #332]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b58:	2240      	movs	r2, #64	; 0x40
 8002b5a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b5c:	4b51      	ldr	r3, [pc, #324]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b62:	4b50      	ldr	r3, [pc, #320]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b64:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b68:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b6a:	4b4e      	ldr	r3, [pc, #312]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b70:	4b4c      	ldr	r3, [pc, #304]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b76:	4b4b      	ldr	r3, [pc, #300]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b7c:	4b49      	ldr	r3, [pc, #292]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b82:	4b48      	ldr	r3, [pc, #288]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b88:	4846      	ldr	r0, [pc, #280]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b8a:	f000 ff97 	bl	8003abc <HAL_DMA_Init>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_UART_MspInit+0x650>
      Error_Handler();
 8002b94:	f7ff fcb4 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a42      	ldr	r2, [pc, #264]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002b9c:	679a      	str	r2, [r3, #120]	; 0x78
 8002b9e:	4a41      	ldr	r2, [pc, #260]	; (8002ca4 <HAL_UART_MspInit+0x75c>)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	2105      	movs	r1, #5
 8002ba8:	2026      	movs	r0, #38	; 0x26
 8002baa:	f000 ff5f 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002bae:	2026      	movs	r0, #38	; 0x26
 8002bb0:	f000 ff76 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
}
 8002bb4:	e068      	b.n	8002c88 <HAL_UART_MspInit+0x740>
  else if(huart->Instance==USART3)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a3c      	ldr	r2, [pc, #240]	; (8002cac <HAL_UART_MspInit+0x764>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d163      	bne.n	8002c88 <HAL_UART_MspInit+0x740>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002bc0:	4b34      	ldr	r3, [pc, #208]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002bc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bc6:	4a33      	ldr	r2, [pc, #204]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bcc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002bd0:	4b30      	ldr	r3, [pc, #192]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002bd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bda:	613b      	str	r3, [r7, #16]
 8002bdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bde:	4b2d      	ldr	r3, [pc, #180]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002be0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002be4:	4a2b      	ldr	r2, [pc, #172]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002be6:	f043 0302 	orr.w	r3, r3, #2
 8002bea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bee:	4b29      	ldr	r3, [pc, #164]	; (8002c94 <HAL_UART_MspInit+0x74c>)
 8002bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	60fb      	str	r3, [r7, #12]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002bfc:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c00:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c02:	2302      	movs	r3, #2
 8002c04:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c06:	2300      	movs	r3, #0
 8002c08:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c0e:	2307      	movs	r3, #7
 8002c10:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c12:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002c16:	4619      	mov	r1, r3
 8002c18:	4825      	ldr	r0, [pc, #148]	; (8002cb0 <HAL_UART_MspInit+0x768>)
 8002c1a:	f003 fd95 	bl	8006748 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8002c1e:	4b25      	ldr	r3, [pc, #148]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c20:	4a25      	ldr	r2, [pc, #148]	; (8002cb8 <HAL_UART_MspInit+0x770>)
 8002c22:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8002c24:	4b23      	ldr	r3, [pc, #140]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c26:	222d      	movs	r2, #45	; 0x2d
 8002c28:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c2a:	4b22      	ldr	r3, [pc, #136]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c30:	4b20      	ldr	r3, [pc, #128]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c36:	4b1f      	ldr	r3, [pc, #124]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c38:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c3c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c3e:	4b1d      	ldr	r3, [pc, #116]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c44:	4b1b      	ldr	r3, [pc, #108]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002c4a:	4b1a      	ldr	r3, [pc, #104]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c50:	4b18      	ldr	r3, [pc, #96]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c56:	4b17      	ldr	r3, [pc, #92]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002c5c:	4815      	ldr	r0, [pc, #84]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c5e:	f000 ff2d 	bl	8003abc <HAL_DMA_Init>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d001      	beq.n	8002c6c <HAL_UART_MspInit+0x724>
      Error_Handler();
 8002c68:	f7ff fc4a 	bl	8002500 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a11      	ldr	r2, [pc, #68]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c70:	67da      	str	r2, [r3, #124]	; 0x7c
 8002c72:	4a10      	ldr	r2, [pc, #64]	; (8002cb4 <HAL_UART_MspInit+0x76c>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2105      	movs	r1, #5
 8002c7c:	2027      	movs	r0, #39	; 0x27
 8002c7e:	f000 fef5 	bl	8003a6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002c82:	2027      	movs	r0, #39	; 0x27
 8002c84:	f000 ff0c 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
}
 8002c88:	bf00      	nop
 8002c8a:	3750      	adds	r7, #80	; 0x50
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40004400 	.word	0x40004400
 8002c94:	58024400 	.word	0x58024400
 8002c98:	58020000 	.word	0x58020000
 8002c9c:	2000405c 	.word	0x2000405c
 8002ca0:	40020040 	.word	0x40020040
 8002ca4:	200043a0 	.word	0x200043a0
 8002ca8:	40020428 	.word	0x40020428
 8002cac:	40004800 	.word	0x40004800
 8002cb0:	58020400 	.word	0x58020400
 8002cb4:	200040e4 	.word	0x200040e4
 8002cb8:	40020058 	.word	0x40020058

08002cbc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b090      	sub	sp, #64	; 0x40
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b0f      	cmp	r3, #15
 8002cc8:	d827      	bhi.n	8002d1a <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	2036      	movs	r0, #54	; 0x36
 8002cd0:	f000 fecc 	bl	8003a6c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cd4:	2036      	movs	r0, #54	; 0x36
 8002cd6:	f000 fee3 	bl	8003aa0 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8002cda:	4a29      	ldr	r2, [pc, #164]	; (8002d80 <HAL_InitTick+0xc4>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002ce0:	4b28      	ldr	r3, [pc, #160]	; (8002d84 <HAL_InitTick+0xc8>)
 8002ce2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ce6:	4a27      	ldr	r2, [pc, #156]	; (8002d84 <HAL_InitTick+0xc8>)
 8002ce8:	f043 0310 	orr.w	r3, r3, #16
 8002cec:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002cf0:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <HAL_InitTick+0xc8>)
 8002cf2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cf6:	f003 0310 	and.w	r3, r3, #16
 8002cfa:	60fb      	str	r3, [r7, #12]
 8002cfc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002cfe:	f107 0210 	add.w	r2, r7, #16
 8002d02:	f107 0314 	add.w	r3, r7, #20
 8002d06:	4611      	mov	r1, r2
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f004 ff4d 	bl	8007ba8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d10:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d106      	bne.n	8002d26 <HAL_InitTick+0x6a>
 8002d18:	e001      	b.n	8002d1e <HAL_InitTick+0x62>
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e02b      	b.n	8002d76 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002d1e:	f004 ff17 	bl	8007b50 <HAL_RCC_GetPCLK1Freq>
 8002d22:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002d24:	e004      	b.n	8002d30 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002d26:	f004 ff13 	bl	8007b50 <HAL_RCC_GetPCLK1Freq>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d32:	4a15      	ldr	r2, [pc, #84]	; (8002d88 <HAL_InitTick+0xcc>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	0c9b      	lsrs	r3, r3, #18
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d3e:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d40:	4a13      	ldr	r2, [pc, #76]	; (8002d90 <HAL_InitTick+0xd4>)
 8002d42:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002d44:	4b11      	ldr	r3, [pc, #68]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d46:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d4a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002d4c:	4a0f      	ldr	r2, [pc, #60]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d50:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002d52:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002d5e:	480b      	ldr	r0, [pc, #44]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d60:	f006 fac6 	bl	80092f0 <HAL_TIM_Base_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d104      	bne.n	8002d74 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002d6a:	4808      	ldr	r0, [pc, #32]	; (8002d8c <HAL_InitTick+0xd0>)
 8002d6c:	f006 fb22 	bl	80093b4 <HAL_TIM_Base_Start_IT>
 8002d70:	4603      	mov	r3, r0
 8002d72:	e000      	b.n	8002d76 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3740      	adds	r7, #64	; 0x40
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000008 	.word	0x20000008
 8002d84:	58024400 	.word	0x58024400
 8002d88:	431bde83 	.word	0x431bde83
 8002d8c:	200048e4 	.word	0x200048e4
 8002d90:	40001000 	.word	0x40001000

08002d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8002d98:	e7fe      	b.n	8002d98 <NMI_Handler+0x4>

08002d9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d9e:	e7fe      	b.n	8002d9e <HardFault_Handler+0x4>

08002da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002da4:	e7fe      	b.n	8002da4 <MemManage_Handler+0x4>

08002da6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002da6:	b480      	push	{r7}
 8002da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002daa:	e7fe      	b.n	8002daa <BusFault_Handler+0x4>

08002dac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db0:	e7fe      	b.n	8002db0 <UsageFault_Handler+0x4>

08002db2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002db2:	b480      	push	{r7}
 8002db4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002db6:	bf00      	nop
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002dc4:	4802      	ldr	r0, [pc, #8]	; (8002dd0 <DMA1_Stream0_IRQHandler+0x10>)
 8002dc6:	f002 f9a1 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	20004328 	.word	0x20004328

08002dd4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002dd8:	4802      	ldr	r0, [pc, #8]	; (8002de4 <DMA1_Stream1_IRQHandler+0x10>)
 8002dda:	f002 f997 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002dde:	bf00      	nop
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	2000421c 	.word	0x2000421c

08002de8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <DMA1_Stream2_IRQHandler+0x10>)
 8002dee:	f002 f98d 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	2000405c 	.word	0x2000405c

08002dfc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002e00:	4802      	ldr	r0, [pc, #8]	; (8002e0c <DMA1_Stream3_IRQHandler+0x10>)
 8002e02:	f002 f983 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002e06:	bf00      	nop
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	200040e4 	.word	0x200040e4

08002e10 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002e14:	4802      	ldr	r0, [pc, #8]	; (8002e20 <DMA1_Stream4_IRQHandler+0x10>)
 8002e16:	f002 f979 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	20004768 	.word	0x20004768

08002e24 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002e28:	4802      	ldr	r0, [pc, #8]	; (8002e34 <DMA1_Stream5_IRQHandler+0x10>)
 8002e2a:	f002 f96f 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	20003fe4 	.word	0x20003fe4

08002e38 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002e3c:	4802      	ldr	r0, [pc, #8]	; (8002e48 <DMA1_Stream6_IRQHandler+0x10>)
 8002e3e:	f002 f965 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200047f0 	.word	0x200047f0

08002e4c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002e52:	2300      	movs	r3, #0
 8002e54:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_IDLE);
 8002e56:	4b40      	ldr	r3, [pc, #256]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	f003 0310 	and.w	r3, r3, #16
 8002e60:	2b10      	cmp	r3, #16
 8002e62:	bf0c      	ite	eq
 8002e64:	2301      	moveq	r3, #1
 8002e66:	2300      	movne	r3, #0
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d06b      	beq.n	8002f4a <USART1_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8002e72:	4b39      	ldr	r3, [pc, #228]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2210      	movs	r2, #16
 8002e78:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart1);
 8002e7a:	4837      	ldr	r0, [pc, #220]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002e7c:	f006 fe20 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8002e80:	4b36      	ldr	r3, [pc, #216]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a36      	ldr	r2, [pc, #216]	; (8002f60 <USART1_IRQHandler+0x114>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d04a      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002e8a:	4b34      	ldr	r3, [pc, #208]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a35      	ldr	r2, [pc, #212]	; (8002f64 <USART1_IRQHandler+0x118>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d045      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002e94:	4b31      	ldr	r3, [pc, #196]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a33      	ldr	r2, [pc, #204]	; (8002f68 <USART1_IRQHandler+0x11c>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d040      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002e9e:	4b2f      	ldr	r3, [pc, #188]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a32      	ldr	r2, [pc, #200]	; (8002f6c <USART1_IRQHandler+0x120>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d03b      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ea8:	4b2c      	ldr	r3, [pc, #176]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a30      	ldr	r2, [pc, #192]	; (8002f70 <USART1_IRQHandler+0x124>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d036      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002eb2:	4b2a      	ldr	r3, [pc, #168]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a2f      	ldr	r2, [pc, #188]	; (8002f74 <USART1_IRQHandler+0x128>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d031      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ebc:	4b27      	ldr	r3, [pc, #156]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a2d      	ldr	r2, [pc, #180]	; (8002f78 <USART1_IRQHandler+0x12c>)
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d02c      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ec6:	4b25      	ldr	r3, [pc, #148]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a2c      	ldr	r2, [pc, #176]	; (8002f7c <USART1_IRQHandler+0x130>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d027      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ed0:	4b22      	ldr	r3, [pc, #136]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a2a      	ldr	r2, [pc, #168]	; (8002f80 <USART1_IRQHandler+0x134>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d022      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002eda:	4b20      	ldr	r3, [pc, #128]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a29      	ldr	r2, [pc, #164]	; (8002f84 <USART1_IRQHandler+0x138>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d01d      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ee4:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a27      	ldr	r2, [pc, #156]	; (8002f88 <USART1_IRQHandler+0x13c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d018      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002eee:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a26      	ldr	r2, [pc, #152]	; (8002f8c <USART1_IRQHandler+0x140>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d013      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a24      	ldr	r2, [pc, #144]	; (8002f90 <USART1_IRQHandler+0x144>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d00e      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002f02:	4b16      	ldr	r3, [pc, #88]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a23      	ldr	r2, [pc, #140]	; (8002f94 <USART1_IRQHandler+0x148>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d009      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002f0c:	4b13      	ldr	r3, [pc, #76]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a21      	ldr	r2, [pc, #132]	; (8002f98 <USART1_IRQHandler+0x14c>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d004      	beq.n	8002f20 <USART1_IRQHandler+0xd4>
 8002f16:	4b11      	ldr	r3, [pc, #68]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a20      	ldr	r2, [pc, #128]	; (8002f9c <USART1_IRQHandler+0x150>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d103      	bne.n	8002f28 <USART1_IRQHandler+0xdc>
 8002f20:	4b0e      	ldr	r3, [pc, #56]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	e002      	b.n	8002f2e <USART1_IRQHandler+0xe2>
 8002f28:	4b0c      	ldr	r3, [pc, #48]	; (8002f5c <USART1_IRQHandler+0x110>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0210 	bic.w	r2, r2, #16
 8002f3c:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(UptoBaseTransFinishHandle, pdFALSE);
 8002f3e:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <USART1_IRQHandler+0x154>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2100      	movs	r1, #0
 8002f44:	4618      	mov	r0, r3
 8002f46:	f008 fedf 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f4a:	4803      	ldr	r0, [pc, #12]	; (8002f58 <USART1_IRQHandler+0x10c>)
 8002f4c:	f006 fe28 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20004490 	.word	0x20004490
 8002f5c:	20004328 	.word	0x20004328
 8002f60:	40020010 	.word	0x40020010
 8002f64:	40020028 	.word	0x40020028
 8002f68:	40020040 	.word	0x40020040
 8002f6c:	40020058 	.word	0x40020058
 8002f70:	40020070 	.word	0x40020070
 8002f74:	40020088 	.word	0x40020088
 8002f78:	400200a0 	.word	0x400200a0
 8002f7c:	400200b8 	.word	0x400200b8
 8002f80:	40020410 	.word	0x40020410
 8002f84:	40020428 	.word	0x40020428
 8002f88:	40020440 	.word	0x40020440
 8002f8c:	40020458 	.word	0x40020458
 8002f90:	40020470 	.word	0x40020470
 8002f94:	40020488 	.word	0x40020488
 8002f98:	400204a0 	.word	0x400204a0
 8002f9c:	400204b8 	.word	0x400204b8
 8002fa0:	20003fdc 	.word	0x20003fdc

08002fa4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	uint32_t tmp_flag = 0;
 8002faa:	2300      	movs	r3, #0
 8002fac:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE);
 8002fae:	4b40      	ldr	r3, [pc, #256]	; (80030b0 <USART2_IRQHandler+0x10c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b10      	cmp	r3, #16
 8002fba:	bf0c      	ite	eq
 8002fbc:	2301      	moveq	r3, #1
 8002fbe:	2300      	movne	r3, #0
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d06b      	beq.n	80030a2 <USART2_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8002fca:	4b39      	ldr	r3, [pc, #228]	; (80030b0 <USART2_IRQHandler+0x10c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2210      	movs	r2, #16
 8002fd0:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart2);
 8002fd2:	4837      	ldr	r0, [pc, #220]	; (80030b0 <USART2_IRQHandler+0x10c>)
 8002fd4:	f006 fd74 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart2_rx);
 8002fd8:	4b36      	ldr	r3, [pc, #216]	; (80030b4 <USART2_IRQHandler+0x110>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a36      	ldr	r2, [pc, #216]	; (80030b8 <USART2_IRQHandler+0x114>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d04a      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8002fe2:	4b34      	ldr	r3, [pc, #208]	; (80030b4 <USART2_IRQHandler+0x110>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a35      	ldr	r2, [pc, #212]	; (80030bc <USART2_IRQHandler+0x118>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d045      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8002fec:	4b31      	ldr	r3, [pc, #196]	; (80030b4 <USART2_IRQHandler+0x110>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a33      	ldr	r2, [pc, #204]	; (80030c0 <USART2_IRQHandler+0x11c>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d040      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8002ff6:	4b2f      	ldr	r3, [pc, #188]	; (80030b4 <USART2_IRQHandler+0x110>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a32      	ldr	r2, [pc, #200]	; (80030c4 <USART2_IRQHandler+0x120>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d03b      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003000:	4b2c      	ldr	r3, [pc, #176]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a30      	ldr	r2, [pc, #192]	; (80030c8 <USART2_IRQHandler+0x124>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d036      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 800300a:	4b2a      	ldr	r3, [pc, #168]	; (80030b4 <USART2_IRQHandler+0x110>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a2f      	ldr	r2, [pc, #188]	; (80030cc <USART2_IRQHandler+0x128>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d031      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003014:	4b27      	ldr	r3, [pc, #156]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a2d      	ldr	r2, [pc, #180]	; (80030d0 <USART2_IRQHandler+0x12c>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d02c      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 800301e:	4b25      	ldr	r3, [pc, #148]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a2c      	ldr	r2, [pc, #176]	; (80030d4 <USART2_IRQHandler+0x130>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d027      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003028:	4b22      	ldr	r3, [pc, #136]	; (80030b4 <USART2_IRQHandler+0x110>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a2a      	ldr	r2, [pc, #168]	; (80030d8 <USART2_IRQHandler+0x134>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d022      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003032:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a29      	ldr	r2, [pc, #164]	; (80030dc <USART2_IRQHandler+0x138>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d01d      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 800303c:	4b1d      	ldr	r3, [pc, #116]	; (80030b4 <USART2_IRQHandler+0x110>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a27      	ldr	r2, [pc, #156]	; (80030e0 <USART2_IRQHandler+0x13c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d018      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003046:	4b1b      	ldr	r3, [pc, #108]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a26      	ldr	r2, [pc, #152]	; (80030e4 <USART2_IRQHandler+0x140>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d013      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003050:	4b18      	ldr	r3, [pc, #96]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a24      	ldr	r2, [pc, #144]	; (80030e8 <USART2_IRQHandler+0x144>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d00e      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 800305a:	4b16      	ldr	r3, [pc, #88]	; (80030b4 <USART2_IRQHandler+0x110>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a23      	ldr	r2, [pc, #140]	; (80030ec <USART2_IRQHandler+0x148>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d009      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 8003064:	4b13      	ldr	r3, [pc, #76]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a21      	ldr	r2, [pc, #132]	; (80030f0 <USART2_IRQHandler+0x14c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d004      	beq.n	8003078 <USART2_IRQHandler+0xd4>
 800306e:	4b11      	ldr	r3, [pc, #68]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a20      	ldr	r2, [pc, #128]	; (80030f4 <USART2_IRQHandler+0x150>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d103      	bne.n	8003080 <USART2_IRQHandler+0xdc>
 8003078:	4b0e      	ldr	r3, [pc, #56]	; (80030b4 <USART2_IRQHandler+0x110>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	e002      	b.n	8003086 <USART2_IRQHandler+0xe2>
 8003080:	4b0c      	ldr	r3, [pc, #48]	; (80030b4 <USART2_IRQHandler+0x110>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart2, UART_IT_IDLE);
 8003086:	4b0a      	ldr	r3, [pc, #40]	; (80030b0 <USART2_IRQHandler+0x10c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b08      	ldr	r3, [pc, #32]	; (80030b0 <USART2_IRQHandler+0x10c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0210 	bic.w	r2, r2, #16
 8003094:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(GY39TransFinishHandle, pdFALSE);
 8003096:	4b18      	ldr	r3, [pc, #96]	; (80030f8 <USART2_IRQHandler+0x154>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f008 fe33 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80030a2:	4803      	ldr	r0, [pc, #12]	; (80030b0 <USART2_IRQHandler+0x10c>)
 80030a4:	f006 fd7c 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	200046d8 	.word	0x200046d8
 80030b4:	2000405c 	.word	0x2000405c
 80030b8:	40020010 	.word	0x40020010
 80030bc:	40020028 	.word	0x40020028
 80030c0:	40020040 	.word	0x40020040
 80030c4:	40020058 	.word	0x40020058
 80030c8:	40020070 	.word	0x40020070
 80030cc:	40020088 	.word	0x40020088
 80030d0:	400200a0 	.word	0x400200a0
 80030d4:	400200b8 	.word	0x400200b8
 80030d8:	40020410 	.word	0x40020410
 80030dc:	40020428 	.word	0x40020428
 80030e0:	40020440 	.word	0x40020440
 80030e4:	40020458 	.word	0x40020458
 80030e8:	40020470 	.word	0x40020470
 80030ec:	40020488 	.word	0x40020488
 80030f0:	400204a0 	.word	0x400204a0
 80030f4:	400204b8 	.word	0x400204b8
 80030f8:	200041f4 	.word	0x200041f4

080030fc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
	uint32_t tmp_flag = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart3, UART_FLAG_IDLE);
 8003106:	4b40      	ldr	r3, [pc, #256]	; (8003208 <USART3_IRQHandler+0x10c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f003 0310 	and.w	r3, r3, #16
 8003110:	2b10      	cmp	r3, #16
 8003112:	bf0c      	ite	eq
 8003114:	2301      	moveq	r3, #1
 8003116:	2300      	movne	r3, #0
 8003118:	b2db      	uxtb	r3, r3
 800311a:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d06b      	beq.n	80031fa <USART3_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8003122:	4b39      	ldr	r3, [pc, #228]	; (8003208 <USART3_IRQHandler+0x10c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2210      	movs	r2, #16
 8003128:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart3);
 800312a:	4837      	ldr	r0, [pc, #220]	; (8003208 <USART3_IRQHandler+0x10c>)
 800312c:	f006 fcc8 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 8003130:	4b36      	ldr	r3, [pc, #216]	; (800320c <USART3_IRQHandler+0x110>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a36      	ldr	r2, [pc, #216]	; (8003210 <USART3_IRQHandler+0x114>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d04a      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 800313a:	4b34      	ldr	r3, [pc, #208]	; (800320c <USART3_IRQHandler+0x110>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a35      	ldr	r2, [pc, #212]	; (8003214 <USART3_IRQHandler+0x118>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d045      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003144:	4b31      	ldr	r3, [pc, #196]	; (800320c <USART3_IRQHandler+0x110>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a33      	ldr	r2, [pc, #204]	; (8003218 <USART3_IRQHandler+0x11c>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d040      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 800314e:	4b2f      	ldr	r3, [pc, #188]	; (800320c <USART3_IRQHandler+0x110>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a32      	ldr	r2, [pc, #200]	; (800321c <USART3_IRQHandler+0x120>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d03b      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003158:	4b2c      	ldr	r3, [pc, #176]	; (800320c <USART3_IRQHandler+0x110>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a30      	ldr	r2, [pc, #192]	; (8003220 <USART3_IRQHandler+0x124>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d036      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003162:	4b2a      	ldr	r3, [pc, #168]	; (800320c <USART3_IRQHandler+0x110>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a2f      	ldr	r2, [pc, #188]	; (8003224 <USART3_IRQHandler+0x128>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d031      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 800316c:	4b27      	ldr	r3, [pc, #156]	; (800320c <USART3_IRQHandler+0x110>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a2d      	ldr	r2, [pc, #180]	; (8003228 <USART3_IRQHandler+0x12c>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d02c      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003176:	4b25      	ldr	r3, [pc, #148]	; (800320c <USART3_IRQHandler+0x110>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a2c      	ldr	r2, [pc, #176]	; (800322c <USART3_IRQHandler+0x130>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d027      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003180:	4b22      	ldr	r3, [pc, #136]	; (800320c <USART3_IRQHandler+0x110>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a2a      	ldr	r2, [pc, #168]	; (8003230 <USART3_IRQHandler+0x134>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d022      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 800318a:	4b20      	ldr	r3, [pc, #128]	; (800320c <USART3_IRQHandler+0x110>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a29      	ldr	r2, [pc, #164]	; (8003234 <USART3_IRQHandler+0x138>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d01d      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 8003194:	4b1d      	ldr	r3, [pc, #116]	; (800320c <USART3_IRQHandler+0x110>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a27      	ldr	r2, [pc, #156]	; (8003238 <USART3_IRQHandler+0x13c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d018      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 800319e:	4b1b      	ldr	r3, [pc, #108]	; (800320c <USART3_IRQHandler+0x110>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a26      	ldr	r2, [pc, #152]	; (800323c <USART3_IRQHandler+0x140>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d013      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 80031a8:	4b18      	ldr	r3, [pc, #96]	; (800320c <USART3_IRQHandler+0x110>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a24      	ldr	r2, [pc, #144]	; (8003240 <USART3_IRQHandler+0x144>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d00e      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 80031b2:	4b16      	ldr	r3, [pc, #88]	; (800320c <USART3_IRQHandler+0x110>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a23      	ldr	r2, [pc, #140]	; (8003244 <USART3_IRQHandler+0x148>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d009      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 80031bc:	4b13      	ldr	r3, [pc, #76]	; (800320c <USART3_IRQHandler+0x110>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a21      	ldr	r2, [pc, #132]	; (8003248 <USART3_IRQHandler+0x14c>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d004      	beq.n	80031d0 <USART3_IRQHandler+0xd4>
 80031c6:	4b11      	ldr	r3, [pc, #68]	; (800320c <USART3_IRQHandler+0x110>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a20      	ldr	r2, [pc, #128]	; (800324c <USART3_IRQHandler+0x150>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d103      	bne.n	80031d8 <USART3_IRQHandler+0xdc>
 80031d0:	4b0e      	ldr	r3, [pc, #56]	; (800320c <USART3_IRQHandler+0x110>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	e002      	b.n	80031de <USART3_IRQHandler+0xe2>
 80031d8:	4b0c      	ldr	r3, [pc, #48]	; (800320c <USART3_IRQHandler+0x110>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart3, UART_IT_IDLE);
 80031de:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <USART3_IRQHandler+0x10c>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	4b08      	ldr	r3, [pc, #32]	; (8003208 <USART3_IRQHandler+0x10c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f022 0210 	bic.w	r2, r2, #16
 80031ec:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(WT931TransFinishHandle, pdFALSE);
 80031ee:	4b18      	ldr	r3, [pc, #96]	; (8003250 <USART3_IRQHandler+0x154>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2100      	movs	r1, #0
 80031f4:	4618      	mov	r0, r3
 80031f6:	f008 fd87 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80031fa:	4803      	ldr	r0, [pc, #12]	; (8003208 <USART3_IRQHandler+0x10c>)
 80031fc:	f006 fcd0 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}
 8003208:	2000415c 	.word	0x2000415c
 800320c:	200040e4 	.word	0x200040e4
 8003210:	40020010 	.word	0x40020010
 8003214:	40020028 	.word	0x40020028
 8003218:	40020040 	.word	0x40020040
 800321c:	40020058 	.word	0x40020058
 8003220:	40020070 	.word	0x40020070
 8003224:	40020088 	.word	0x40020088
 8003228:	400200a0 	.word	0x400200a0
 800322c:	400200b8 	.word	0x400200b8
 8003230:	40020410 	.word	0x40020410
 8003234:	40020428 	.word	0x40020428
 8003238:	40020440 	.word	0x40020440
 800323c:	40020458 	.word	0x40020458
 8003240:	40020470 	.word	0x40020470
 8003244:	40020488 	.word	0x40020488
 8003248:	400204a0 	.word	0x400204a0
 800324c:	400204b8 	.word	0x400204b8
 8003250:	200048e0 	.word	0x200048e0

08003254 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_rx);
 8003258:	4802      	ldr	r0, [pc, #8]	; (8003264 <DMA1_Stream7_IRQHandler+0x10>)
 800325a:	f001 ff57 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800325e:	bf00      	nop
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20004418 	.word	0x20004418

08003268 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	uint32_t tmp_flag = 0;
 800326e:	2300      	movs	r3, #0
 8003270:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE);
 8003272:	4b40      	ldr	r3, [pc, #256]	; (8003374 <UART4_IRQHandler+0x10c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b10      	cmp	r3, #16
 800327e:	bf0c      	ite	eq
 8003280:	2301      	moveq	r3, #1
 8003282:	2300      	movne	r3, #0
 8003284:	b2db      	uxtb	r3, r3
 8003286:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d06b      	beq.n	8003366 <UART4_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 800328e:	4b39      	ldr	r3, [pc, #228]	; (8003374 <UART4_IRQHandler+0x10c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2210      	movs	r2, #16
 8003294:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart4);
 8003296:	4837      	ldr	r0, [pc, #220]	; (8003374 <UART4_IRQHandler+0x10c>)
 8003298:	f006 fc12 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 800329c:	4b36      	ldr	r3, [pc, #216]	; (8003378 <UART4_IRQHandler+0x110>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a36      	ldr	r2, [pc, #216]	; (800337c <UART4_IRQHandler+0x114>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d04a      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032a6:	4b34      	ldr	r3, [pc, #208]	; (8003378 <UART4_IRQHandler+0x110>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a35      	ldr	r2, [pc, #212]	; (8003380 <UART4_IRQHandler+0x118>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d045      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032b0:	4b31      	ldr	r3, [pc, #196]	; (8003378 <UART4_IRQHandler+0x110>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a33      	ldr	r2, [pc, #204]	; (8003384 <UART4_IRQHandler+0x11c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d040      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032ba:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <UART4_IRQHandler+0x110>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a32      	ldr	r2, [pc, #200]	; (8003388 <UART4_IRQHandler+0x120>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d03b      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032c4:	4b2c      	ldr	r3, [pc, #176]	; (8003378 <UART4_IRQHandler+0x110>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a30      	ldr	r2, [pc, #192]	; (800338c <UART4_IRQHandler+0x124>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d036      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032ce:	4b2a      	ldr	r3, [pc, #168]	; (8003378 <UART4_IRQHandler+0x110>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a2f      	ldr	r2, [pc, #188]	; (8003390 <UART4_IRQHandler+0x128>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d031      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032d8:	4b27      	ldr	r3, [pc, #156]	; (8003378 <UART4_IRQHandler+0x110>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a2d      	ldr	r2, [pc, #180]	; (8003394 <UART4_IRQHandler+0x12c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d02c      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032e2:	4b25      	ldr	r3, [pc, #148]	; (8003378 <UART4_IRQHandler+0x110>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a2c      	ldr	r2, [pc, #176]	; (8003398 <UART4_IRQHandler+0x130>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d027      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032ec:	4b22      	ldr	r3, [pc, #136]	; (8003378 <UART4_IRQHandler+0x110>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a2a      	ldr	r2, [pc, #168]	; (800339c <UART4_IRQHandler+0x134>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d022      	beq.n	800333c <UART4_IRQHandler+0xd4>
 80032f6:	4b20      	ldr	r3, [pc, #128]	; (8003378 <UART4_IRQHandler+0x110>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a29      	ldr	r2, [pc, #164]	; (80033a0 <UART4_IRQHandler+0x138>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d01d      	beq.n	800333c <UART4_IRQHandler+0xd4>
 8003300:	4b1d      	ldr	r3, [pc, #116]	; (8003378 <UART4_IRQHandler+0x110>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a27      	ldr	r2, [pc, #156]	; (80033a4 <UART4_IRQHandler+0x13c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d018      	beq.n	800333c <UART4_IRQHandler+0xd4>
 800330a:	4b1b      	ldr	r3, [pc, #108]	; (8003378 <UART4_IRQHandler+0x110>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a26      	ldr	r2, [pc, #152]	; (80033a8 <UART4_IRQHandler+0x140>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d013      	beq.n	800333c <UART4_IRQHandler+0xd4>
 8003314:	4b18      	ldr	r3, [pc, #96]	; (8003378 <UART4_IRQHandler+0x110>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a24      	ldr	r2, [pc, #144]	; (80033ac <UART4_IRQHandler+0x144>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00e      	beq.n	800333c <UART4_IRQHandler+0xd4>
 800331e:	4b16      	ldr	r3, [pc, #88]	; (8003378 <UART4_IRQHandler+0x110>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a23      	ldr	r2, [pc, #140]	; (80033b0 <UART4_IRQHandler+0x148>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d009      	beq.n	800333c <UART4_IRQHandler+0xd4>
 8003328:	4b13      	ldr	r3, [pc, #76]	; (8003378 <UART4_IRQHandler+0x110>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a21      	ldr	r2, [pc, #132]	; (80033b4 <UART4_IRQHandler+0x14c>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d004      	beq.n	800333c <UART4_IRQHandler+0xd4>
 8003332:	4b11      	ldr	r3, [pc, #68]	; (8003378 <UART4_IRQHandler+0x110>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a20      	ldr	r2, [pc, #128]	; (80033b8 <UART4_IRQHandler+0x150>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d103      	bne.n	8003344 <UART4_IRQHandler+0xdc>
 800333c:	4b0e      	ldr	r3, [pc, #56]	; (8003378 <UART4_IRQHandler+0x110>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	e002      	b.n	800334a <UART4_IRQHandler+0xe2>
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <UART4_IRQHandler+0x110>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart4, UART_IT_IDLE);
 800334a:	4b0a      	ldr	r3, [pc, #40]	; (8003374 <UART4_IRQHandler+0x10c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	4b08      	ldr	r3, [pc, #32]	; (8003374 <UART4_IRQHandler+0x10c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 0210 	bic.w	r2, r2, #16
 8003358:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(DeepTransFinishHandleHandle, pdFALSE);
 800335a:	4b18      	ldr	r3, [pc, #96]	; (80033bc <UART4_IRQHandler+0x154>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	2100      	movs	r1, #0
 8003360:	4618      	mov	r0, r3
 8003362:	f008 fcd1 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003366:	4803      	ldr	r0, [pc, #12]	; (8003374 <UART4_IRQHandler+0x10c>)
 8003368:	f006 fc1a 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	20004640 	.word	0x20004640
 8003378:	20003fe4 	.word	0x20003fe4
 800337c:	40020010 	.word	0x40020010
 8003380:	40020028 	.word	0x40020028
 8003384:	40020040 	.word	0x40020040
 8003388:	40020058 	.word	0x40020058
 800338c:	40020070 	.word	0x40020070
 8003390:	40020088 	.word	0x40020088
 8003394:	400200a0 	.word	0x400200a0
 8003398:	400200b8 	.word	0x400200b8
 800339c:	40020410 	.word	0x40020410
 80033a0:	40020428 	.word	0x40020428
 80033a4:	40020440 	.word	0x40020440
 80033a8:	40020458 	.word	0x40020458
 80033ac:	40020470 	.word	0x40020470
 80033b0:	40020488 	.word	0x40020488
 80033b4:	400204a0 	.word	0x400204a0
 80033b8:	400204b8 	.word	0x400204b8
 80033bc:	200047ec 	.word	0x200047ec

080033c0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b082      	sub	sp, #8
 80033c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
	uint32_t tmp_flag = 0;
 80033c6:	2300      	movs	r3, #0
 80033c8:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart5, UART_FLAG_IDLE);
 80033ca:	4b40      	ldr	r3, [pc, #256]	; (80034cc <UART5_IRQHandler+0x10c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b10      	cmp	r3, #16
 80033d6:	bf0c      	ite	eq
 80033d8:	2301      	moveq	r3, #1
 80033da:	2300      	movne	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d06b      	beq.n	80034be <UART5_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 80033e6:	4b39      	ldr	r3, [pc, #228]	; (80034cc <UART5_IRQHandler+0x10c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	2210      	movs	r2, #16
 80033ec:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart5);
 80033ee:	4837      	ldr	r0, [pc, #220]	; (80034cc <UART5_IRQHandler+0x10c>)
 80033f0:	f006 fb66 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart5_rx);
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <UART5_IRQHandler+0x110>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a36      	ldr	r2, [pc, #216]	; (80034d4 <UART5_IRQHandler+0x114>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d04a      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 80033fe:	4b34      	ldr	r3, [pc, #208]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a35      	ldr	r2, [pc, #212]	; (80034d8 <UART5_IRQHandler+0x118>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d045      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003408:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <UART5_IRQHandler+0x110>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a33      	ldr	r2, [pc, #204]	; (80034dc <UART5_IRQHandler+0x11c>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d040      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003412:	4b2f      	ldr	r3, [pc, #188]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a32      	ldr	r2, [pc, #200]	; (80034e0 <UART5_IRQHandler+0x120>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d03b      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 800341c:	4b2c      	ldr	r3, [pc, #176]	; (80034d0 <UART5_IRQHandler+0x110>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a30      	ldr	r2, [pc, #192]	; (80034e4 <UART5_IRQHandler+0x124>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d036      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003426:	4b2a      	ldr	r3, [pc, #168]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a2f      	ldr	r2, [pc, #188]	; (80034e8 <UART5_IRQHandler+0x128>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d031      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003430:	4b27      	ldr	r3, [pc, #156]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a2d      	ldr	r2, [pc, #180]	; (80034ec <UART5_IRQHandler+0x12c>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d02c      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 800343a:	4b25      	ldr	r3, [pc, #148]	; (80034d0 <UART5_IRQHandler+0x110>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a2c      	ldr	r2, [pc, #176]	; (80034f0 <UART5_IRQHandler+0x130>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d027      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003444:	4b22      	ldr	r3, [pc, #136]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2a      	ldr	r2, [pc, #168]	; (80034f4 <UART5_IRQHandler+0x134>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d022      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 800344e:	4b20      	ldr	r3, [pc, #128]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a29      	ldr	r2, [pc, #164]	; (80034f8 <UART5_IRQHandler+0x138>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d01d      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003458:	4b1d      	ldr	r3, [pc, #116]	; (80034d0 <UART5_IRQHandler+0x110>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a27      	ldr	r2, [pc, #156]	; (80034fc <UART5_IRQHandler+0x13c>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d018      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003462:	4b1b      	ldr	r3, [pc, #108]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a26      	ldr	r2, [pc, #152]	; (8003500 <UART5_IRQHandler+0x140>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d013      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 800346c:	4b18      	ldr	r3, [pc, #96]	; (80034d0 <UART5_IRQHandler+0x110>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a24      	ldr	r2, [pc, #144]	; (8003504 <UART5_IRQHandler+0x144>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00e      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003476:	4b16      	ldr	r3, [pc, #88]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a23      	ldr	r2, [pc, #140]	; (8003508 <UART5_IRQHandler+0x148>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d009      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 8003480:	4b13      	ldr	r3, [pc, #76]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a21      	ldr	r2, [pc, #132]	; (800350c <UART5_IRQHandler+0x14c>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d004      	beq.n	8003494 <UART5_IRQHandler+0xd4>
 800348a:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <UART5_IRQHandler+0x110>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a20      	ldr	r2, [pc, #128]	; (8003510 <UART5_IRQHandler+0x150>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d103      	bne.n	800349c <UART5_IRQHandler+0xdc>
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <UART5_IRQHandler+0x110>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	e002      	b.n	80034a2 <UART5_IRQHandler+0xe2>
 800349c:	4b0c      	ldr	r3, [pc, #48]	; (80034d0 <UART5_IRQHandler+0x110>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart5, UART_IT_IDLE);
 80034a2:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <UART5_IRQHandler+0x10c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4b08      	ldr	r3, [pc, #32]	; (80034cc <UART5_IRQHandler+0x10c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 0210 	bic.w	r2, r2, #16
 80034b0:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(P30TransFinishHandle, pdFALSE);
 80034b2:	4b18      	ldr	r3, [pc, #96]	; (8003514 <UART5_IRQHandler+0x154>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2100      	movs	r1, #0
 80034b8:	4618      	mov	r0, r3
 80034ba:	f008 fc25 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80034be:	4803      	ldr	r0, [pc, #12]	; (80034cc <UART5_IRQHandler+0x10c>)
 80034c0:	f006 fb6e 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	20004294 	.word	0x20004294
 80034d0:	20004768 	.word	0x20004768
 80034d4:	40020010 	.word	0x40020010
 80034d8:	40020028 	.word	0x40020028
 80034dc:	40020040 	.word	0x40020040
 80034e0:	40020058 	.word	0x40020058
 80034e4:	40020070 	.word	0x40020070
 80034e8:	40020088 	.word	0x40020088
 80034ec:	400200a0 	.word	0x400200a0
 80034f0:	400200b8 	.word	0x400200b8
 80034f4:	40020410 	.word	0x40020410
 80034f8:	40020428 	.word	0x40020428
 80034fc:	40020440 	.word	0x40020440
 8003500:	40020458 	.word	0x40020458
 8003504:	40020470 	.word	0x40020470
 8003508:	40020488 	.word	0x40020488
 800350c:	400204a0 	.word	0x400204a0
 8003510:	400204b8 	.word	0x400204b8
 8003514:	20003fd8 	.word	0x20003fd8

08003518 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800351c:	4802      	ldr	r0, [pc, #8]	; (8003528 <TIM6_DAC_IRQHandler+0x10>)
 800351e:	f005 ffb9 	bl	8009494 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003522:	bf00      	nop
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	200048e4 	.word	0x200048e4

0800352c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart8_tx);
 8003530:	4802      	ldr	r0, [pc, #8]	; (800353c <DMA2_Stream0_IRQHandler+0x10>)
 8003532:	f001 fdeb 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003536:	bf00      	nop
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20004530 	.word	0x20004530

08003540 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003544:	4802      	ldr	r0, [pc, #8]	; (8003550 <DMA2_Stream1_IRQHandler+0x10>)
 8003546:	f001 fde1 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	200043a0 	.word	0x200043a0

08003554 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8003558:	4802      	ldr	r0, [pc, #8]	; (8003564 <DMA2_Stream2_IRQHandler+0x10>)
 800355a:	f001 fdd7 	bl	800510c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20004868 	.word	0x20004868

08003568 <UART8_IRQHandler>:

/**
  * @brief This function handles UART8 global interrupt.
  */
void UART8_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART8_IRQn 0 */
	uint32_t tmp_flag = 0;
 800356e:	2300      	movs	r3, #0
 8003570:	607b      	str	r3, [r7, #4]
	tmp_flag = __HAL_UART_GET_FLAG(&huart8, UART_FLAG_IDLE);
 8003572:	4b40      	ldr	r3, [pc, #256]	; (8003674 <UART8_IRQHandler+0x10c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	69db      	ldr	r3, [r3, #28]
 8003578:	f003 0310 	and.w	r3, r3, #16
 800357c:	2b10      	cmp	r3, #16
 800357e:	bf0c      	ite	eq
 8003580:	2301      	moveq	r3, #1
 8003582:	2300      	movne	r3, #0
 8003584:	b2db      	uxtb	r3, r3
 8003586:	607b      	str	r3, [r7, #4]
	if ((tmp_flag != RESET))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d06b      	beq.n	8003666 <UART8_IRQHandler+0xfe>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart8);
 800358e:	4b39      	ldr	r3, [pc, #228]	; (8003674 <UART8_IRQHandler+0x10c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	2210      	movs	r2, #16
 8003594:	621a      	str	r2, [r3, #32]
		HAL_UART_DMAStop(&huart8);
 8003596:	4837      	ldr	r0, [pc, #220]	; (8003674 <UART8_IRQHandler+0x10c>)
 8003598:	f006 fa92 	bl	8009ac0 <HAL_UART_DMAStop>
		__HAL_DMA_GET_COUNTER(&hdma_uart8_rx);
 800359c:	4b36      	ldr	r3, [pc, #216]	; (8003678 <UART8_IRQHandler+0x110>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a36      	ldr	r2, [pc, #216]	; (800367c <UART8_IRQHandler+0x114>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d04a      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035a6:	4b34      	ldr	r3, [pc, #208]	; (8003678 <UART8_IRQHandler+0x110>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a35      	ldr	r2, [pc, #212]	; (8003680 <UART8_IRQHandler+0x118>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d045      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035b0:	4b31      	ldr	r3, [pc, #196]	; (8003678 <UART8_IRQHandler+0x110>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a33      	ldr	r2, [pc, #204]	; (8003684 <UART8_IRQHandler+0x11c>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d040      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035ba:	4b2f      	ldr	r3, [pc, #188]	; (8003678 <UART8_IRQHandler+0x110>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a32      	ldr	r2, [pc, #200]	; (8003688 <UART8_IRQHandler+0x120>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d03b      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035c4:	4b2c      	ldr	r3, [pc, #176]	; (8003678 <UART8_IRQHandler+0x110>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a30      	ldr	r2, [pc, #192]	; (800368c <UART8_IRQHandler+0x124>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d036      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035ce:	4b2a      	ldr	r3, [pc, #168]	; (8003678 <UART8_IRQHandler+0x110>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a2f      	ldr	r2, [pc, #188]	; (8003690 <UART8_IRQHandler+0x128>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d031      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035d8:	4b27      	ldr	r3, [pc, #156]	; (8003678 <UART8_IRQHandler+0x110>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a2d      	ldr	r2, [pc, #180]	; (8003694 <UART8_IRQHandler+0x12c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d02c      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035e2:	4b25      	ldr	r3, [pc, #148]	; (8003678 <UART8_IRQHandler+0x110>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a2c      	ldr	r2, [pc, #176]	; (8003698 <UART8_IRQHandler+0x130>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d027      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035ec:	4b22      	ldr	r3, [pc, #136]	; (8003678 <UART8_IRQHandler+0x110>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a2a      	ldr	r2, [pc, #168]	; (800369c <UART8_IRQHandler+0x134>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d022      	beq.n	800363c <UART8_IRQHandler+0xd4>
 80035f6:	4b20      	ldr	r3, [pc, #128]	; (8003678 <UART8_IRQHandler+0x110>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a29      	ldr	r2, [pc, #164]	; (80036a0 <UART8_IRQHandler+0x138>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d01d      	beq.n	800363c <UART8_IRQHandler+0xd4>
 8003600:	4b1d      	ldr	r3, [pc, #116]	; (8003678 <UART8_IRQHandler+0x110>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a27      	ldr	r2, [pc, #156]	; (80036a4 <UART8_IRQHandler+0x13c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d018      	beq.n	800363c <UART8_IRQHandler+0xd4>
 800360a:	4b1b      	ldr	r3, [pc, #108]	; (8003678 <UART8_IRQHandler+0x110>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a26      	ldr	r2, [pc, #152]	; (80036a8 <UART8_IRQHandler+0x140>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d013      	beq.n	800363c <UART8_IRQHandler+0xd4>
 8003614:	4b18      	ldr	r3, [pc, #96]	; (8003678 <UART8_IRQHandler+0x110>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a24      	ldr	r2, [pc, #144]	; (80036ac <UART8_IRQHandler+0x144>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d00e      	beq.n	800363c <UART8_IRQHandler+0xd4>
 800361e:	4b16      	ldr	r3, [pc, #88]	; (8003678 <UART8_IRQHandler+0x110>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a23      	ldr	r2, [pc, #140]	; (80036b0 <UART8_IRQHandler+0x148>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d009      	beq.n	800363c <UART8_IRQHandler+0xd4>
 8003628:	4b13      	ldr	r3, [pc, #76]	; (8003678 <UART8_IRQHandler+0x110>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a21      	ldr	r2, [pc, #132]	; (80036b4 <UART8_IRQHandler+0x14c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d004      	beq.n	800363c <UART8_IRQHandler+0xd4>
 8003632:	4b11      	ldr	r3, [pc, #68]	; (8003678 <UART8_IRQHandler+0x110>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a20      	ldr	r2, [pc, #128]	; (80036b8 <UART8_IRQHandler+0x150>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d103      	bne.n	8003644 <UART8_IRQHandler+0xdc>
 800363c:	4b0e      	ldr	r3, [pc, #56]	; (8003678 <UART8_IRQHandler+0x110>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	e002      	b.n	800364a <UART8_IRQHandler+0xe2>
 8003644:	4b0c      	ldr	r3, [pc, #48]	; (8003678 <UART8_IRQHandler+0x110>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
		__HAL_UART_DISABLE_IT(&huart8, UART_IT_IDLE);
 800364a:	4b0a      	ldr	r3, [pc, #40]	; (8003674 <UART8_IRQHandler+0x10c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681a      	ldr	r2, [r3, #0]
 8003650:	4b08      	ldr	r3, [pc, #32]	; (8003674 <UART8_IRQHandler+0x10c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0210 	bic.w	r2, r2, #16
 8003658:	601a      	str	r2, [r3, #0]
		xSemaphoreGiveFromISR(BasetoUpTransFinishHandleHandle, pdFALSE);
 800365a:	4b18      	ldr	r3, [pc, #96]	; (80036bc <UART8_IRQHandler+0x154>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	2100      	movs	r1, #0
 8003660:	4618      	mov	r0, r3
 8003662:	f008 fb51 	bl	800bd08 <xQueueGiveFromISR>
	}
  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8003666:	4803      	ldr	r0, [pc, #12]	; (8003674 <UART8_IRQHandler+0x10c>)
 8003668:	f006 fa9a 	bl	8009ba0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 800366c:	bf00      	nop
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	200045ac 	.word	0x200045ac
 8003678:	20004418 	.word	0x20004418
 800367c:	40020010 	.word	0x40020010
 8003680:	40020028 	.word	0x40020028
 8003684:	40020040 	.word	0x40020040
 8003688:	40020058 	.word	0x40020058
 800368c:	40020070 	.word	0x40020070
 8003690:	40020088 	.word	0x40020088
 8003694:	400200a0 	.word	0x400200a0
 8003698:	400200b8 	.word	0x400200b8
 800369c:	40020410 	.word	0x40020410
 80036a0:	40020428 	.word	0x40020428
 80036a4:	40020440 	.word	0x40020440
 80036a8:	40020458 	.word	0x40020458
 80036ac:	40020470 	.word	0x40020470
 80036b0:	40020488 	.word	0x40020488
 80036b4:	400204a0 	.word	0x400204a0
 80036b8:	400204b8 	.word	0x400204b8
 80036bc:	200045a8 	.word	0x200045a8

080036c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80036c4:	4b39      	ldr	r3, [pc, #228]	; (80037ac <SystemInit+0xec>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	4a38      	ldr	r2, [pc, #224]	; (80037ac <SystemInit+0xec>)
 80036cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80036d4:	4b36      	ldr	r3, [pc, #216]	; (80037b0 <SystemInit+0xf0>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 030f 	and.w	r3, r3, #15
 80036dc:	2b06      	cmp	r3, #6
 80036de:	d807      	bhi.n	80036f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80036e0:	4b33      	ldr	r3, [pc, #204]	; (80037b0 <SystemInit+0xf0>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f023 030f 	bic.w	r3, r3, #15
 80036e8:	4a31      	ldr	r2, [pc, #196]	; (80037b0 <SystemInit+0xf0>)
 80036ea:	f043 0307 	orr.w	r3, r3, #7
 80036ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80036f0:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <SystemInit+0xf4>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a2f      	ldr	r2, [pc, #188]	; (80037b4 <SystemInit+0xf4>)
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80036fc:	4b2d      	ldr	r3, [pc, #180]	; (80037b4 <SystemInit+0xf4>)
 80036fe:	2200      	movs	r2, #0
 8003700:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <SystemInit+0xf4>)
 8003704:	681a      	ldr	r2, [r3, #0]
 8003706:	492b      	ldr	r1, [pc, #172]	; (80037b4 <SystemInit+0xf4>)
 8003708:	4b2b      	ldr	r3, [pc, #172]	; (80037b8 <SystemInit+0xf8>)
 800370a:	4013      	ands	r3, r2
 800370c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800370e:	4b28      	ldr	r3, [pc, #160]	; (80037b0 <SystemInit+0xf0>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d007      	beq.n	800372a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800371a:	4b25      	ldr	r3, [pc, #148]	; (80037b0 <SystemInit+0xf0>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f023 030f 	bic.w	r3, r3, #15
 8003722:	4a23      	ldr	r2, [pc, #140]	; (80037b0 <SystemInit+0xf0>)
 8003724:	f043 0307 	orr.w	r3, r3, #7
 8003728:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800372a:	4b22      	ldr	r3, [pc, #136]	; (80037b4 <SystemInit+0xf4>)
 800372c:	2200      	movs	r2, #0
 800372e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003730:	4b20      	ldr	r3, [pc, #128]	; (80037b4 <SystemInit+0xf4>)
 8003732:	2200      	movs	r2, #0
 8003734:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8003736:	4b1f      	ldr	r3, [pc, #124]	; (80037b4 <SystemInit+0xf4>)
 8003738:	2200      	movs	r2, #0
 800373a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800373c:	4b1d      	ldr	r3, [pc, #116]	; (80037b4 <SystemInit+0xf4>)
 800373e:	4a1f      	ldr	r2, [pc, #124]	; (80037bc <SystemInit+0xfc>)
 8003740:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003742:	4b1c      	ldr	r3, [pc, #112]	; (80037b4 <SystemInit+0xf4>)
 8003744:	4a1e      	ldr	r2, [pc, #120]	; (80037c0 <SystemInit+0x100>)
 8003746:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8003748:	4b1a      	ldr	r3, [pc, #104]	; (80037b4 <SystemInit+0xf4>)
 800374a:	4a1e      	ldr	r2, [pc, #120]	; (80037c4 <SystemInit+0x104>)
 800374c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800374e:	4b19      	ldr	r3, [pc, #100]	; (80037b4 <SystemInit+0xf4>)
 8003750:	2200      	movs	r2, #0
 8003752:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003754:	4b17      	ldr	r3, [pc, #92]	; (80037b4 <SystemInit+0xf4>)
 8003756:	4a1b      	ldr	r2, [pc, #108]	; (80037c4 <SystemInit+0x104>)
 8003758:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800375a:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <SystemInit+0xf4>)
 800375c:	2200      	movs	r2, #0
 800375e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003760:	4b14      	ldr	r3, [pc, #80]	; (80037b4 <SystemInit+0xf4>)
 8003762:	4a18      	ldr	r2, [pc, #96]	; (80037c4 <SystemInit+0x104>)
 8003764:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8003766:	4b13      	ldr	r3, [pc, #76]	; (80037b4 <SystemInit+0xf4>)
 8003768:	2200      	movs	r2, #0
 800376a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800376c:	4b11      	ldr	r3, [pc, #68]	; (80037b4 <SystemInit+0xf4>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a10      	ldr	r2, [pc, #64]	; (80037b4 <SystemInit+0xf4>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003776:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003778:	4b0e      	ldr	r3, [pc, #56]	; (80037b4 <SystemInit+0xf4>)
 800377a:	2200      	movs	r2, #0
 800377c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800377e:	4b12      	ldr	r3, [pc, #72]	; (80037c8 <SystemInit+0x108>)
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	4b12      	ldr	r3, [pc, #72]	; (80037cc <SystemInit+0x10c>)
 8003784:	4013      	ands	r3, r2
 8003786:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800378a:	d202      	bcs.n	8003792 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800378c:	4b10      	ldr	r3, [pc, #64]	; (80037d0 <SystemInit+0x110>)
 800378e:	2201      	movs	r2, #1
 8003790:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003792:	4b10      	ldr	r3, [pc, #64]	; (80037d4 <SystemInit+0x114>)
 8003794:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003798:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800379a:	4b04      	ldr	r3, [pc, #16]	; (80037ac <SystemInit+0xec>)
 800379c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037a0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80037a2:	bf00      	nop
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	e000ed00 	.word	0xe000ed00
 80037b0:	52002000 	.word	0x52002000
 80037b4:	58024400 	.word	0x58024400
 80037b8:	eaf6ed7f 	.word	0xeaf6ed7f
 80037bc:	02020200 	.word	0x02020200
 80037c0:	01ff0000 	.word	0x01ff0000
 80037c4:	01010280 	.word	0x01010280
 80037c8:	5c001000 	.word	0x5c001000
 80037cc:	ffff0000 	.word	0xffff0000
 80037d0:	51008108 	.word	0x51008108
 80037d4:	52004000 	.word	0x52004000

080037d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80037d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003810 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80037dc:	f7ff ff70 	bl	80036c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037e0:	480c      	ldr	r0, [pc, #48]	; (8003814 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037e2:	490d      	ldr	r1, [pc, #52]	; (8003818 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037e4:	4a0d      	ldr	r2, [pc, #52]	; (800381c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037e8:	e002      	b.n	80037f0 <LoopCopyDataInit>

080037ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037ee:	3304      	adds	r3, #4

080037f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037f4:	d3f9      	bcc.n	80037ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037f6:	4a0a      	ldr	r2, [pc, #40]	; (8003820 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037f8:	4c0a      	ldr	r4, [pc, #40]	; (8003824 <LoopFillZerobss+0x22>)
  movs r3, #0
 80037fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037fc:	e001      	b.n	8003802 <LoopFillZerobss>

080037fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003800:	3204      	adds	r2, #4

08003802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003804:	d3fb      	bcc.n	80037fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003806:	f00a fa61 	bl	800dccc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800380a:	f7fd fddf 	bl	80013cc <main>
  bx  lr
 800380e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003810:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003814:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003818:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800381c:	0800de5c 	.word	0x0800de5c
  ldr r2, =_sbss
 8003820:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8003824:	20004934 	.word	0x20004934

08003828 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003828:	e7fe      	b.n	8003828 <ADC3_IRQHandler>
	...

0800382c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003832:	2003      	movs	r0, #3
 8003834:	f000 f90f 	bl	8003a56 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003838:	f003 ffe0 	bl	80077fc <HAL_RCC_GetSysClockFreq>
 800383c:	4602      	mov	r2, r0
 800383e:	4b15      	ldr	r3, [pc, #84]	; (8003894 <HAL_Init+0x68>)
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	0a1b      	lsrs	r3, r3, #8
 8003844:	f003 030f 	and.w	r3, r3, #15
 8003848:	4913      	ldr	r1, [pc, #76]	; (8003898 <HAL_Init+0x6c>)
 800384a:	5ccb      	ldrb	r3, [r1, r3]
 800384c:	f003 031f 	and.w	r3, r3, #31
 8003850:	fa22 f303 	lsr.w	r3, r2, r3
 8003854:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003856:	4b0f      	ldr	r3, [pc, #60]	; (8003894 <HAL_Init+0x68>)
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	f003 030f 	and.w	r3, r3, #15
 800385e:	4a0e      	ldr	r2, [pc, #56]	; (8003898 <HAL_Init+0x6c>)
 8003860:	5cd3      	ldrb	r3, [r2, r3]
 8003862:	f003 031f 	and.w	r3, r3, #31
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	fa22 f303 	lsr.w	r3, r2, r3
 800386c:	4a0b      	ldr	r2, [pc, #44]	; (800389c <HAL_Init+0x70>)
 800386e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003870:	4a0b      	ldr	r2, [pc, #44]	; (80038a0 <HAL_Init+0x74>)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003876:	2000      	movs	r0, #0
 8003878:	f7ff fa20 	bl	8002cbc <HAL_InitTick>
 800387c:	4603      	mov	r3, r0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d001      	beq.n	8003886 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e002      	b.n	800388c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003886:	f7fe fe41 	bl	800250c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	58024400 	.word	0x58024400
 8003898:	0800de0c 	.word	0x0800de0c
 800389c:	20000004 	.word	0x20000004
 80038a0:	20000000 	.word	0x20000000

080038a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80038a8:	4b06      	ldr	r3, [pc, #24]	; (80038c4 <HAL_IncTick+0x20>)
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	461a      	mov	r2, r3
 80038ae:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <HAL_IncTick+0x24>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4413      	add	r3, r2
 80038b4:	4a04      	ldr	r2, [pc, #16]	; (80038c8 <HAL_IncTick+0x24>)
 80038b6:	6013      	str	r3, [r2, #0]
}
 80038b8:	bf00      	nop
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	2000000c 	.word	0x2000000c
 80038c8:	20004930 	.word	0x20004930

080038cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038cc:	b480      	push	{r7}
 80038ce:	af00      	add	r7, sp, #0
  return uwTick;
 80038d0:	4b03      	ldr	r3, [pc, #12]	; (80038e0 <HAL_GetTick+0x14>)
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	20004930 	.word	0x20004930

080038e4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80038e8:	4b03      	ldr	r3, [pc, #12]	; (80038f8 <HAL_GetREVID+0x14>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	0c1b      	lsrs	r3, r3, #16
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr
 80038f8:	5c001000 	.word	0x5c001000

080038fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800390c:	4b0b      	ldr	r3, [pc, #44]	; (800393c <__NVIC_SetPriorityGrouping+0x40>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003918:	4013      	ands	r3, r2
 800391a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003924:	4b06      	ldr	r3, [pc, #24]	; (8003940 <__NVIC_SetPriorityGrouping+0x44>)
 8003926:	4313      	orrs	r3, r2
 8003928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800392a:	4a04      	ldr	r2, [pc, #16]	; (800393c <__NVIC_SetPriorityGrouping+0x40>)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	60d3      	str	r3, [r2, #12]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr
 800393c:	e000ed00 	.word	0xe000ed00
 8003940:	05fa0000 	.word	0x05fa0000

08003944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003948:	4b04      	ldr	r3, [pc, #16]	; (800395c <__NVIC_GetPriorityGrouping+0x18>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	0a1b      	lsrs	r3, r3, #8
 800394e:	f003 0307 	and.w	r3, r3, #7
}
 8003952:	4618      	mov	r0, r3
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	e000ed00 	.word	0xe000ed00

08003960 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800396a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800396e:	2b00      	cmp	r3, #0
 8003970:	db0b      	blt.n	800398a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	f003 021f 	and.w	r2, r3, #31
 8003978:	4907      	ldr	r1, [pc, #28]	; (8003998 <__NVIC_EnableIRQ+0x38>)
 800397a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800397e:	095b      	lsrs	r3, r3, #5
 8003980:	2001      	movs	r0, #1
 8003982:	fa00 f202 	lsl.w	r2, r0, r2
 8003986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	e000e100 	.word	0xe000e100

0800399c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	6039      	str	r1, [r7, #0]
 80039a6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80039a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	db0a      	blt.n	80039c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	b2da      	uxtb	r2, r3
 80039b4:	490c      	ldr	r1, [pc, #48]	; (80039e8 <__NVIC_SetPriority+0x4c>)
 80039b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80039ba:	0112      	lsls	r2, r2, #4
 80039bc:	b2d2      	uxtb	r2, r2
 80039be:	440b      	add	r3, r1
 80039c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80039c4:	e00a      	b.n	80039dc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	4908      	ldr	r1, [pc, #32]	; (80039ec <__NVIC_SetPriority+0x50>)
 80039cc:	88fb      	ldrh	r3, [r7, #6]
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	3b04      	subs	r3, #4
 80039d4:	0112      	lsls	r2, r2, #4
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	440b      	add	r3, r1
 80039da:	761a      	strb	r2, [r3, #24]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	e000e100 	.word	0xe000e100
 80039ec:	e000ed00 	.word	0xe000ed00

080039f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b089      	sub	sp, #36	; 0x24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	f1c3 0307 	rsb	r3, r3, #7
 8003a0a:	2b04      	cmp	r3, #4
 8003a0c:	bf28      	it	cs
 8003a0e:	2304      	movcs	r3, #4
 8003a10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	3304      	adds	r3, #4
 8003a16:	2b06      	cmp	r3, #6
 8003a18:	d902      	bls.n	8003a20 <NVIC_EncodePriority+0x30>
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	3b03      	subs	r3, #3
 8003a1e:	e000      	b.n	8003a22 <NVIC_EncodePriority+0x32>
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a24:	f04f 32ff 	mov.w	r2, #4294967295
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	43da      	mvns	r2, r3
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	401a      	ands	r2, r3
 8003a34:	697b      	ldr	r3, [r7, #20]
 8003a36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a38:	f04f 31ff 	mov.w	r1, #4294967295
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a42:	43d9      	mvns	r1, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a48:	4313      	orrs	r3, r2
         );
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3724      	adds	r7, #36	; 0x24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f7ff ff4c 	bl	80038fc <__NVIC_SetPriorityGrouping>
}
 8003a64:	bf00      	nop
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b086      	sub	sp, #24
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	4603      	mov	r3, r0
 8003a74:	60b9      	str	r1, [r7, #8]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a7a:	f7ff ff63 	bl	8003944 <__NVIC_GetPriorityGrouping>
 8003a7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	68b9      	ldr	r1, [r7, #8]
 8003a84:	6978      	ldr	r0, [r7, #20]
 8003a86:	f7ff ffb3 	bl	80039f0 <NVIC_EncodePriority>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a90:	4611      	mov	r1, r2
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7ff ff82 	bl	800399c <__NVIC_SetPriority>
}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003aaa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7ff ff56 	bl	8003960 <__NVIC_EnableIRQ>
}
 8003ab4:	bf00      	nop
 8003ab6:	3708      	adds	r7, #8
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b086      	sub	sp, #24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003ac4:	f7ff ff02 	bl	80038cc <HAL_GetTick>
 8003ac8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e316      	b.n	8004102 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a66      	ldr	r2, [pc, #408]	; (8003c74 <HAL_DMA_Init+0x1b8>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d04a      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a65      	ldr	r2, [pc, #404]	; (8003c78 <HAL_DMA_Init+0x1bc>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d045      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a63      	ldr	r2, [pc, #396]	; (8003c7c <HAL_DMA_Init+0x1c0>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d040      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a62      	ldr	r2, [pc, #392]	; (8003c80 <HAL_DMA_Init+0x1c4>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d03b      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a60      	ldr	r2, [pc, #384]	; (8003c84 <HAL_DMA_Init+0x1c8>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d036      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a5f      	ldr	r2, [pc, #380]	; (8003c88 <HAL_DMA_Init+0x1cc>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d031      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a5d      	ldr	r2, [pc, #372]	; (8003c8c <HAL_DMA_Init+0x1d0>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d02c      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a5c      	ldr	r2, [pc, #368]	; (8003c90 <HAL_DMA_Init+0x1d4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d027      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a5a      	ldr	r2, [pc, #360]	; (8003c94 <HAL_DMA_Init+0x1d8>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d022      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	4a59      	ldr	r2, [pc, #356]	; (8003c98 <HAL_DMA_Init+0x1dc>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d01d      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a57      	ldr	r2, [pc, #348]	; (8003c9c <HAL_DMA_Init+0x1e0>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d018      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a56      	ldr	r2, [pc, #344]	; (8003ca0 <HAL_DMA_Init+0x1e4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d013      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a54      	ldr	r2, [pc, #336]	; (8003ca4 <HAL_DMA_Init+0x1e8>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d00e      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a53      	ldr	r2, [pc, #332]	; (8003ca8 <HAL_DMA_Init+0x1ec>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d009      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a51      	ldr	r2, [pc, #324]	; (8003cac <HAL_DMA_Init+0x1f0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d004      	beq.n	8003b74 <HAL_DMA_Init+0xb8>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a50      	ldr	r2, [pc, #320]	; (8003cb0 <HAL_DMA_Init+0x1f4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d101      	bne.n	8003b78 <HAL_DMA_Init+0xbc>
 8003b74:	2301      	movs	r3, #1
 8003b76:	e000      	b.n	8003b7a <HAL_DMA_Init+0xbe>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 813b 	beq.w	8003df6 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2200      	movs	r2, #0
 8003b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2202      	movs	r2, #2
 8003b8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a37      	ldr	r2, [pc, #220]	; (8003c74 <HAL_DMA_Init+0x1b8>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d04a      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a36      	ldr	r2, [pc, #216]	; (8003c78 <HAL_DMA_Init+0x1bc>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d045      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a34      	ldr	r2, [pc, #208]	; (8003c7c <HAL_DMA_Init+0x1c0>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d040      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a33      	ldr	r2, [pc, #204]	; (8003c80 <HAL_DMA_Init+0x1c4>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d03b      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a31      	ldr	r2, [pc, #196]	; (8003c84 <HAL_DMA_Init+0x1c8>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d036      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a30      	ldr	r2, [pc, #192]	; (8003c88 <HAL_DMA_Init+0x1cc>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d031      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2e      	ldr	r2, [pc, #184]	; (8003c8c <HAL_DMA_Init+0x1d0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d02c      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a2d      	ldr	r2, [pc, #180]	; (8003c90 <HAL_DMA_Init+0x1d4>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d027      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a2b      	ldr	r2, [pc, #172]	; (8003c94 <HAL_DMA_Init+0x1d8>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d022      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a2a      	ldr	r2, [pc, #168]	; (8003c98 <HAL_DMA_Init+0x1dc>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d01d      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a28      	ldr	r2, [pc, #160]	; (8003c9c <HAL_DMA_Init+0x1e0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d018      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a27      	ldr	r2, [pc, #156]	; (8003ca0 <HAL_DMA_Init+0x1e4>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d013      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a25      	ldr	r2, [pc, #148]	; (8003ca4 <HAL_DMA_Init+0x1e8>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d00e      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a24      	ldr	r2, [pc, #144]	; (8003ca8 <HAL_DMA_Init+0x1ec>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d009      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a22      	ldr	r2, [pc, #136]	; (8003cac <HAL_DMA_Init+0x1f0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d004      	beq.n	8003c30 <HAL_DMA_Init+0x174>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a21      	ldr	r2, [pc, #132]	; (8003cb0 <HAL_DMA_Init+0x1f4>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d108      	bne.n	8003c42 <HAL_DMA_Init+0x186>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f022 0201 	bic.w	r2, r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]
 8003c40:	e007      	b.n	8003c52 <HAL_DMA_Init+0x196>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0201 	bic.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c52:	e02f      	b.n	8003cb4 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003c54:	f7ff fe3a 	bl	80038cc <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b05      	cmp	r3, #5
 8003c60:	d928      	bls.n	8003cb4 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2203      	movs	r2, #3
 8003c6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	e246      	b.n	8004102 <HAL_DMA_Init+0x646>
 8003c74:	40020010 	.word	0x40020010
 8003c78:	40020028 	.word	0x40020028
 8003c7c:	40020040 	.word	0x40020040
 8003c80:	40020058 	.word	0x40020058
 8003c84:	40020070 	.word	0x40020070
 8003c88:	40020088 	.word	0x40020088
 8003c8c:	400200a0 	.word	0x400200a0
 8003c90:	400200b8 	.word	0x400200b8
 8003c94:	40020410 	.word	0x40020410
 8003c98:	40020428 	.word	0x40020428
 8003c9c:	40020440 	.word	0x40020440
 8003ca0:	40020458 	.word	0x40020458
 8003ca4:	40020470 	.word	0x40020470
 8003ca8:	40020488 	.word	0x40020488
 8003cac:	400204a0 	.word	0x400204a0
 8003cb0:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1c8      	bne.n	8003c54 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003cca:	697a      	ldr	r2, [r7, #20]
 8003ccc:	4b83      	ldr	r3, [pc, #524]	; (8003edc <HAL_DMA_Init+0x420>)
 8003cce:	4013      	ands	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003cda:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ce6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	699b      	ldr	r3, [r3, #24]
 8003cec:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003cf2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a1b      	ldr	r3, [r3, #32]
 8003cf8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d04:	2b04      	cmp	r3, #4
 8003d06:	d107      	bne.n	8003d18 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d10:	4313      	orrs	r3, r2
 8003d12:	697a      	ldr	r2, [r7, #20]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003d18:	4b71      	ldr	r3, [pc, #452]	; (8003ee0 <HAL_DMA_Init+0x424>)
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	4b71      	ldr	r3, [pc, #452]	; (8003ee4 <HAL_DMA_Init+0x428>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d24:	d328      	bcc.n	8003d78 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	2b28      	cmp	r3, #40	; 0x28
 8003d2c:	d903      	bls.n	8003d36 <HAL_DMA_Init+0x27a>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	2b2e      	cmp	r3, #46	; 0x2e
 8003d34:	d917      	bls.n	8003d66 <HAL_DMA_Init+0x2aa>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b3e      	cmp	r3, #62	; 0x3e
 8003d3c:	d903      	bls.n	8003d46 <HAL_DMA_Init+0x28a>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	2b42      	cmp	r3, #66	; 0x42
 8003d44:	d90f      	bls.n	8003d66 <HAL_DMA_Init+0x2aa>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b46      	cmp	r3, #70	; 0x46
 8003d4c:	d903      	bls.n	8003d56 <HAL_DMA_Init+0x29a>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b48      	cmp	r3, #72	; 0x48
 8003d54:	d907      	bls.n	8003d66 <HAL_DMA_Init+0x2aa>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	2b4e      	cmp	r3, #78	; 0x4e
 8003d5c:	d905      	bls.n	8003d6a <HAL_DMA_Init+0x2ae>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	2b52      	cmp	r3, #82	; 0x52
 8003d64:	d801      	bhi.n	8003d6a <HAL_DMA_Init+0x2ae>
 8003d66:	2301      	movs	r3, #1
 8003d68:	e000      	b.n	8003d6c <HAL_DMA_Init+0x2b0>
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d76:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	f023 0307 	bic.w	r3, r3, #7
 8003d8e:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d94:	697a      	ldr	r2, [r7, #20]
 8003d96:	4313      	orrs	r3, r2
 8003d98:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d117      	bne.n	8003dd2 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00e      	beq.n	8003dd2 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f002 fb3d 	bl	8006434 <DMA_CheckFifoParam>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2240      	movs	r2, #64	; 0x40
 8003dc4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e197      	b.n	8004102 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	697a      	ldr	r2, [r7, #20]
 8003dd8:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f002 fa78 	bl	80062d0 <DMA_CalcBaseAndBitshift>
 8003de0:	4603      	mov	r3, r0
 8003de2:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	223f      	movs	r2, #63	; 0x3f
 8003dee:	409a      	lsls	r2, r3
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	609a      	str	r2, [r3, #8]
 8003df4:	e0cd      	b.n	8003f92 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a3b      	ldr	r2, [pc, #236]	; (8003ee8 <HAL_DMA_Init+0x42c>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d022      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a39      	ldr	r2, [pc, #228]	; (8003eec <HAL_DMA_Init+0x430>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d01d      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a38      	ldr	r2, [pc, #224]	; (8003ef0 <HAL_DMA_Init+0x434>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d018      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a36      	ldr	r2, [pc, #216]	; (8003ef4 <HAL_DMA_Init+0x438>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d013      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a35      	ldr	r2, [pc, #212]	; (8003ef8 <HAL_DMA_Init+0x43c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d00e      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a33      	ldr	r2, [pc, #204]	; (8003efc <HAL_DMA_Init+0x440>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d009      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a32      	ldr	r2, [pc, #200]	; (8003f00 <HAL_DMA_Init+0x444>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d004      	beq.n	8003e46 <HAL_DMA_Init+0x38a>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a30      	ldr	r2, [pc, #192]	; (8003f04 <HAL_DMA_Init+0x448>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d101      	bne.n	8003e4a <HAL_DMA_Init+0x38e>
 8003e46:	2301      	movs	r3, #1
 8003e48:	e000      	b.n	8003e4c <HAL_DMA_Init+0x390>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 8097 	beq.w	8003f80 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a24      	ldr	r2, [pc, #144]	; (8003ee8 <HAL_DMA_Init+0x42c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d021      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a22      	ldr	r2, [pc, #136]	; (8003eec <HAL_DMA_Init+0x430>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d01c      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a21      	ldr	r2, [pc, #132]	; (8003ef0 <HAL_DMA_Init+0x434>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d017      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a1f      	ldr	r2, [pc, #124]	; (8003ef4 <HAL_DMA_Init+0x438>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d012      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a1e      	ldr	r2, [pc, #120]	; (8003ef8 <HAL_DMA_Init+0x43c>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d00d      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a1c      	ldr	r2, [pc, #112]	; (8003efc <HAL_DMA_Init+0x440>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d008      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a1b      	ldr	r2, [pc, #108]	; (8003f00 <HAL_DMA_Init+0x444>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d003      	beq.n	8003ea0 <HAL_DMA_Init+0x3e4>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a19      	ldr	r2, [pc, #100]	; (8003f04 <HAL_DMA_Init+0x448>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4b12      	ldr	r3, [pc, #72]	; (8003f08 <HAL_DMA_Init+0x44c>)
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	2b40      	cmp	r3, #64	; 0x40
 8003ec8:	d020      	beq.n	8003f0c <HAL_DMA_Init+0x450>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2b80      	cmp	r3, #128	; 0x80
 8003ed0:	d102      	bne.n	8003ed8 <HAL_DMA_Init+0x41c>
 8003ed2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ed6:	e01a      	b.n	8003f0e <HAL_DMA_Init+0x452>
 8003ed8:	2300      	movs	r3, #0
 8003eda:	e018      	b.n	8003f0e <HAL_DMA_Init+0x452>
 8003edc:	fe10803f 	.word	0xfe10803f
 8003ee0:	5c001000 	.word	0x5c001000
 8003ee4:	ffff0000 	.word	0xffff0000
 8003ee8:	58025408 	.word	0x58025408
 8003eec:	5802541c 	.word	0x5802541c
 8003ef0:	58025430 	.word	0x58025430
 8003ef4:	58025444 	.word	0x58025444
 8003ef8:	58025458 	.word	0x58025458
 8003efc:	5802546c 	.word	0x5802546c
 8003f00:	58025480 	.word	0x58025480
 8003f04:	58025494 	.word	0x58025494
 8003f08:	fffe000f 	.word	0xfffe000f
 8003f0c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	68d2      	ldr	r2, [r2, #12]
 8003f12:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003f14:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003f1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003f24:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003f2c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	69db      	ldr	r3, [r3, #28]
 8003f32:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003f34:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6a1b      	ldr	r3, [r3, #32]
 8003f3a:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003f3c:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003f3e:	697a      	ldr	r2, [r7, #20]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	461a      	mov	r2, r3
 8003f52:	4b6e      	ldr	r3, [pc, #440]	; (800410c <HAL_DMA_Init+0x650>)
 8003f54:	4413      	add	r3, r2
 8003f56:	4a6e      	ldr	r2, [pc, #440]	; (8004110 <HAL_DMA_Init+0x654>)
 8003f58:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	009a      	lsls	r2, r3, #2
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f002 f9b3 	bl	80062d0 <DMA_CalcBaseAndBitshift>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f72:	f003 031f 	and.w	r3, r3, #31
 8003f76:	2201      	movs	r2, #1
 8003f78:	409a      	lsls	r2, r3
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	e008      	b.n	8003f92 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2240      	movs	r2, #64	; 0x40
 8003f84:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2203      	movs	r2, #3
 8003f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e0b7      	b.n	8004102 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a5f      	ldr	r2, [pc, #380]	; (8004114 <HAL_DMA_Init+0x658>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d072      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a5d      	ldr	r2, [pc, #372]	; (8004118 <HAL_DMA_Init+0x65c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d06d      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a5c      	ldr	r2, [pc, #368]	; (800411c <HAL_DMA_Init+0x660>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d068      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a5a      	ldr	r2, [pc, #360]	; (8004120 <HAL_DMA_Init+0x664>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d063      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a59      	ldr	r2, [pc, #356]	; (8004124 <HAL_DMA_Init+0x668>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d05e      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a57      	ldr	r2, [pc, #348]	; (8004128 <HAL_DMA_Init+0x66c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d059      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a56      	ldr	r2, [pc, #344]	; (800412c <HAL_DMA_Init+0x670>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d054      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a54      	ldr	r2, [pc, #336]	; (8004130 <HAL_DMA_Init+0x674>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d04f      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a53      	ldr	r2, [pc, #332]	; (8004134 <HAL_DMA_Init+0x678>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d04a      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a51      	ldr	r2, [pc, #324]	; (8004138 <HAL_DMA_Init+0x67c>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d045      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a50      	ldr	r2, [pc, #320]	; (800413c <HAL_DMA_Init+0x680>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d040      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a4e      	ldr	r2, [pc, #312]	; (8004140 <HAL_DMA_Init+0x684>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d03b      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a4d      	ldr	r2, [pc, #308]	; (8004144 <HAL_DMA_Init+0x688>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d036      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a4b      	ldr	r2, [pc, #300]	; (8004148 <HAL_DMA_Init+0x68c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d031      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a4a      	ldr	r2, [pc, #296]	; (800414c <HAL_DMA_Init+0x690>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d02c      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a48      	ldr	r2, [pc, #288]	; (8004150 <HAL_DMA_Init+0x694>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d027      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a47      	ldr	r2, [pc, #284]	; (8004154 <HAL_DMA_Init+0x698>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d022      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a45      	ldr	r2, [pc, #276]	; (8004158 <HAL_DMA_Init+0x69c>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d01d      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a44      	ldr	r2, [pc, #272]	; (800415c <HAL_DMA_Init+0x6a0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d018      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a42      	ldr	r2, [pc, #264]	; (8004160 <HAL_DMA_Init+0x6a4>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d013      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a41      	ldr	r2, [pc, #260]	; (8004164 <HAL_DMA_Init+0x6a8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d00e      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a3f      	ldr	r2, [pc, #252]	; (8004168 <HAL_DMA_Init+0x6ac>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d009      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a3e      	ldr	r2, [pc, #248]	; (800416c <HAL_DMA_Init+0x6b0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d004      	beq.n	8004082 <HAL_DMA_Init+0x5c6>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a3c      	ldr	r2, [pc, #240]	; (8004170 <HAL_DMA_Init+0x6b4>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d101      	bne.n	8004086 <HAL_DMA_Init+0x5ca>
 8004082:	2301      	movs	r3, #1
 8004084:	e000      	b.n	8004088 <HAL_DMA_Init+0x5cc>
 8004086:	2300      	movs	r3, #0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d032      	beq.n	80040f2 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f002 fa4d 	bl	800652c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	2b80      	cmp	r3, #128	; 0x80
 8004098:	d102      	bne.n	80040a0 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685a      	ldr	r2, [r3, #4]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80040b4:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d010      	beq.n	80040e0 <HAL_DMA_Init+0x624>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2b08      	cmp	r3, #8
 80040c4:	d80c      	bhi.n	80040e0 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f002 faca 	bl	8006660 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80040dc:	605a      	str	r2, [r3, #4]
 80040de:	e008      	b.n	80040f2 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2200      	movs	r2, #0
 80040f0:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3718      	adds	r7, #24
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	a7fdabf8 	.word	0xa7fdabf8
 8004110:	cccccccd 	.word	0xcccccccd
 8004114:	40020010 	.word	0x40020010
 8004118:	40020028 	.word	0x40020028
 800411c:	40020040 	.word	0x40020040
 8004120:	40020058 	.word	0x40020058
 8004124:	40020070 	.word	0x40020070
 8004128:	40020088 	.word	0x40020088
 800412c:	400200a0 	.word	0x400200a0
 8004130:	400200b8 	.word	0x400200b8
 8004134:	40020410 	.word	0x40020410
 8004138:	40020428 	.word	0x40020428
 800413c:	40020440 	.word	0x40020440
 8004140:	40020458 	.word	0x40020458
 8004144:	40020470 	.word	0x40020470
 8004148:	40020488 	.word	0x40020488
 800414c:	400204a0 	.word	0x400204a0
 8004150:	400204b8 	.word	0x400204b8
 8004154:	58025408 	.word	0x58025408
 8004158:	5802541c 	.word	0x5802541c
 800415c:	58025430 	.word	0x58025430
 8004160:	58025444 	.word	0x58025444
 8004164:	58025458 	.word	0x58025458
 8004168:	5802546c 	.word	0x5802546c
 800416c:	58025480 	.word	0x58025480
 8004170:	58025494 	.word	0x58025494

08004174 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
 8004180:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004182:	2300      	movs	r3, #0
 8004184:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e226      	b.n	80045de <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004196:	2b01      	cmp	r3, #1
 8004198:	d101      	bne.n	800419e <HAL_DMA_Start_IT+0x2a>
 800419a:	2302      	movs	r3, #2
 800419c:	e21f      	b.n	80045de <HAL_DMA_Start_IT+0x46a>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2201      	movs	r2, #1
 80041a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	f040 820a 	bne.w	80045c8 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2202      	movs	r2, #2
 80041b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a68      	ldr	r2, [pc, #416]	; (8004368 <HAL_DMA_Start_IT+0x1f4>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d04a      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a66      	ldr	r2, [pc, #408]	; (800436c <HAL_DMA_Start_IT+0x1f8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d045      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a65      	ldr	r2, [pc, #404]	; (8004370 <HAL_DMA_Start_IT+0x1fc>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d040      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a63      	ldr	r2, [pc, #396]	; (8004374 <HAL_DMA_Start_IT+0x200>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d03b      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a62      	ldr	r2, [pc, #392]	; (8004378 <HAL_DMA_Start_IT+0x204>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d036      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a60      	ldr	r2, [pc, #384]	; (800437c <HAL_DMA_Start_IT+0x208>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d031      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a5f      	ldr	r2, [pc, #380]	; (8004380 <HAL_DMA_Start_IT+0x20c>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d02c      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a5d      	ldr	r2, [pc, #372]	; (8004384 <HAL_DMA_Start_IT+0x210>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d027      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a5c      	ldr	r2, [pc, #368]	; (8004388 <HAL_DMA_Start_IT+0x214>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d022      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a5a      	ldr	r2, [pc, #360]	; (800438c <HAL_DMA_Start_IT+0x218>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d01d      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a59      	ldr	r2, [pc, #356]	; (8004390 <HAL_DMA_Start_IT+0x21c>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d018      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a57      	ldr	r2, [pc, #348]	; (8004394 <HAL_DMA_Start_IT+0x220>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d013      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a56      	ldr	r2, [pc, #344]	; (8004398 <HAL_DMA_Start_IT+0x224>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d00e      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a54      	ldr	r2, [pc, #336]	; (800439c <HAL_DMA_Start_IT+0x228>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d009      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a53      	ldr	r2, [pc, #332]	; (80043a0 <HAL_DMA_Start_IT+0x22c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <HAL_DMA_Start_IT+0xee>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a51      	ldr	r2, [pc, #324]	; (80043a4 <HAL_DMA_Start_IT+0x230>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d108      	bne.n	8004274 <HAL_DMA_Start_IT+0x100>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0201 	bic.w	r2, r2, #1
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	e007      	b.n	8004284 <HAL_DMA_Start_IT+0x110>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 0201 	bic.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	68b9      	ldr	r1, [r7, #8]
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f001 fe74 	bl	8005f78 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a34      	ldr	r2, [pc, #208]	; (8004368 <HAL_DMA_Start_IT+0x1f4>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d04a      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a33      	ldr	r2, [pc, #204]	; (800436c <HAL_DMA_Start_IT+0x1f8>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d045      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a31      	ldr	r2, [pc, #196]	; (8004370 <HAL_DMA_Start_IT+0x1fc>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d040      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a30      	ldr	r2, [pc, #192]	; (8004374 <HAL_DMA_Start_IT+0x200>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d03b      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a2e      	ldr	r2, [pc, #184]	; (8004378 <HAL_DMA_Start_IT+0x204>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d036      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a2d      	ldr	r2, [pc, #180]	; (800437c <HAL_DMA_Start_IT+0x208>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d031      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a2b      	ldr	r2, [pc, #172]	; (8004380 <HAL_DMA_Start_IT+0x20c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d02c      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a2a      	ldr	r2, [pc, #168]	; (8004384 <HAL_DMA_Start_IT+0x210>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d027      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a28      	ldr	r2, [pc, #160]	; (8004388 <HAL_DMA_Start_IT+0x214>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d022      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a27      	ldr	r2, [pc, #156]	; (800438c <HAL_DMA_Start_IT+0x218>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d01d      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a25      	ldr	r2, [pc, #148]	; (8004390 <HAL_DMA_Start_IT+0x21c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d018      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a24      	ldr	r2, [pc, #144]	; (8004394 <HAL_DMA_Start_IT+0x220>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d013      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a22      	ldr	r2, [pc, #136]	; (8004398 <HAL_DMA_Start_IT+0x224>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00e      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a21      	ldr	r2, [pc, #132]	; (800439c <HAL_DMA_Start_IT+0x228>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d009      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a1f      	ldr	r2, [pc, #124]	; (80043a0 <HAL_DMA_Start_IT+0x22c>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d004      	beq.n	8004330 <HAL_DMA_Start_IT+0x1bc>
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a1e      	ldr	r2, [pc, #120]	; (80043a4 <HAL_DMA_Start_IT+0x230>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d101      	bne.n	8004334 <HAL_DMA_Start_IT+0x1c0>
 8004330:	2301      	movs	r3, #1
 8004332:	e000      	b.n	8004336 <HAL_DMA_Start_IT+0x1c2>
 8004334:	2300      	movs	r3, #0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d036      	beq.n	80043a8 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f023 021e 	bic.w	r2, r3, #30
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f042 0216 	orr.w	r2, r2, #22
 800434c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	2b00      	cmp	r3, #0
 8004354:	d03e      	beq.n	80043d4 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f042 0208 	orr.w	r2, r2, #8
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	e035      	b.n	80043d4 <HAL_DMA_Start_IT+0x260>
 8004368:	40020010 	.word	0x40020010
 800436c:	40020028 	.word	0x40020028
 8004370:	40020040 	.word	0x40020040
 8004374:	40020058 	.word	0x40020058
 8004378:	40020070 	.word	0x40020070
 800437c:	40020088 	.word	0x40020088
 8004380:	400200a0 	.word	0x400200a0
 8004384:	400200b8 	.word	0x400200b8
 8004388:	40020410 	.word	0x40020410
 800438c:	40020428 	.word	0x40020428
 8004390:	40020440 	.word	0x40020440
 8004394:	40020458 	.word	0x40020458
 8004398:	40020470 	.word	0x40020470
 800439c:	40020488 	.word	0x40020488
 80043a0:	400204a0 	.word	0x400204a0
 80043a4:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f023 020e 	bic.w	r2, r3, #14
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 020a 	orr.w	r2, r2, #10
 80043ba:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d007      	beq.n	80043d4 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0204 	orr.w	r2, r2, #4
 80043d2:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a83      	ldr	r2, [pc, #524]	; (80045e8 <HAL_DMA_Start_IT+0x474>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d072      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a82      	ldr	r2, [pc, #520]	; (80045ec <HAL_DMA_Start_IT+0x478>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d06d      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a80      	ldr	r2, [pc, #512]	; (80045f0 <HAL_DMA_Start_IT+0x47c>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d068      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a7f      	ldr	r2, [pc, #508]	; (80045f4 <HAL_DMA_Start_IT+0x480>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d063      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a7d      	ldr	r2, [pc, #500]	; (80045f8 <HAL_DMA_Start_IT+0x484>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d05e      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a7c      	ldr	r2, [pc, #496]	; (80045fc <HAL_DMA_Start_IT+0x488>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d059      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a7a      	ldr	r2, [pc, #488]	; (8004600 <HAL_DMA_Start_IT+0x48c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d054      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a79      	ldr	r2, [pc, #484]	; (8004604 <HAL_DMA_Start_IT+0x490>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d04f      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a77      	ldr	r2, [pc, #476]	; (8004608 <HAL_DMA_Start_IT+0x494>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d04a      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a76      	ldr	r2, [pc, #472]	; (800460c <HAL_DMA_Start_IT+0x498>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d045      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a74      	ldr	r2, [pc, #464]	; (8004610 <HAL_DMA_Start_IT+0x49c>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d040      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a73      	ldr	r2, [pc, #460]	; (8004614 <HAL_DMA_Start_IT+0x4a0>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d03b      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a71      	ldr	r2, [pc, #452]	; (8004618 <HAL_DMA_Start_IT+0x4a4>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d036      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a70      	ldr	r2, [pc, #448]	; (800461c <HAL_DMA_Start_IT+0x4a8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d031      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a6e      	ldr	r2, [pc, #440]	; (8004620 <HAL_DMA_Start_IT+0x4ac>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d02c      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a6d      	ldr	r2, [pc, #436]	; (8004624 <HAL_DMA_Start_IT+0x4b0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d027      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a6b      	ldr	r2, [pc, #428]	; (8004628 <HAL_DMA_Start_IT+0x4b4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d022      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a6a      	ldr	r2, [pc, #424]	; (800462c <HAL_DMA_Start_IT+0x4b8>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d01d      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a68      	ldr	r2, [pc, #416]	; (8004630 <HAL_DMA_Start_IT+0x4bc>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d018      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a67      	ldr	r2, [pc, #412]	; (8004634 <HAL_DMA_Start_IT+0x4c0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d013      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a65      	ldr	r2, [pc, #404]	; (8004638 <HAL_DMA_Start_IT+0x4c4>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d00e      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a64      	ldr	r2, [pc, #400]	; (800463c <HAL_DMA_Start_IT+0x4c8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d009      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a62      	ldr	r2, [pc, #392]	; (8004640 <HAL_DMA_Start_IT+0x4cc>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d004      	beq.n	80044c4 <HAL_DMA_Start_IT+0x350>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a61      	ldr	r2, [pc, #388]	; (8004644 <HAL_DMA_Start_IT+0x4d0>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d101      	bne.n	80044c8 <HAL_DMA_Start_IT+0x354>
 80044c4:	2301      	movs	r3, #1
 80044c6:	e000      	b.n	80044ca <HAL_DMA_Start_IT+0x356>
 80044c8:	2300      	movs	r3, #0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d01a      	beq.n	8004504 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d007      	beq.n	80044ec <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044ea:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d007      	beq.n	8004504 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80044fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004502:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a37      	ldr	r2, [pc, #220]	; (80045e8 <HAL_DMA_Start_IT+0x474>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d04a      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a36      	ldr	r2, [pc, #216]	; (80045ec <HAL_DMA_Start_IT+0x478>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d045      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a34      	ldr	r2, [pc, #208]	; (80045f0 <HAL_DMA_Start_IT+0x47c>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d040      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a33      	ldr	r2, [pc, #204]	; (80045f4 <HAL_DMA_Start_IT+0x480>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d03b      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a31      	ldr	r2, [pc, #196]	; (80045f8 <HAL_DMA_Start_IT+0x484>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d036      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a30      	ldr	r2, [pc, #192]	; (80045fc <HAL_DMA_Start_IT+0x488>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d031      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a2e      	ldr	r2, [pc, #184]	; (8004600 <HAL_DMA_Start_IT+0x48c>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d02c      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a2d      	ldr	r2, [pc, #180]	; (8004604 <HAL_DMA_Start_IT+0x490>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d027      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a2b      	ldr	r2, [pc, #172]	; (8004608 <HAL_DMA_Start_IT+0x494>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d022      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a2a      	ldr	r2, [pc, #168]	; (800460c <HAL_DMA_Start_IT+0x498>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d01d      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a28      	ldr	r2, [pc, #160]	; (8004610 <HAL_DMA_Start_IT+0x49c>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d018      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a27      	ldr	r2, [pc, #156]	; (8004614 <HAL_DMA_Start_IT+0x4a0>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d013      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a25      	ldr	r2, [pc, #148]	; (8004618 <HAL_DMA_Start_IT+0x4a4>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d00e      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a24      	ldr	r2, [pc, #144]	; (800461c <HAL_DMA_Start_IT+0x4a8>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d009      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a22      	ldr	r2, [pc, #136]	; (8004620 <HAL_DMA_Start_IT+0x4ac>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d004      	beq.n	80045a4 <HAL_DMA_Start_IT+0x430>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a21      	ldr	r2, [pc, #132]	; (8004624 <HAL_DMA_Start_IT+0x4b0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d108      	bne.n	80045b6 <HAL_DMA_Start_IT+0x442>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	e012      	b.n	80045dc <HAL_DMA_Start_IT+0x468>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f042 0201 	orr.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	e009      	b.n	80045dc <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045d6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80045dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40020010 	.word	0x40020010
 80045ec:	40020028 	.word	0x40020028
 80045f0:	40020040 	.word	0x40020040
 80045f4:	40020058 	.word	0x40020058
 80045f8:	40020070 	.word	0x40020070
 80045fc:	40020088 	.word	0x40020088
 8004600:	400200a0 	.word	0x400200a0
 8004604:	400200b8 	.word	0x400200b8
 8004608:	40020410 	.word	0x40020410
 800460c:	40020428 	.word	0x40020428
 8004610:	40020440 	.word	0x40020440
 8004614:	40020458 	.word	0x40020458
 8004618:	40020470 	.word	0x40020470
 800461c:	40020488 	.word	0x40020488
 8004620:	400204a0 	.word	0x400204a0
 8004624:	400204b8 	.word	0x400204b8
 8004628:	58025408 	.word	0x58025408
 800462c:	5802541c 	.word	0x5802541c
 8004630:	58025430 	.word	0x58025430
 8004634:	58025444 	.word	0x58025444
 8004638:	58025458 	.word	0x58025458
 800463c:	5802546c 	.word	0x5802546c
 8004640:	58025480 	.word	0x58025480
 8004644:	58025494 	.word	0x58025494

08004648 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004650:	f7ff f93c 	bl	80038cc <HAL_GetTick>
 8004654:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e2dc      	b.n	8004c1a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d008      	beq.n	800467e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2280      	movs	r2, #128	; 0x80
 8004670:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e2cd      	b.n	8004c1a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a76      	ldr	r2, [pc, #472]	; (800485c <HAL_DMA_Abort+0x214>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d04a      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a74      	ldr	r2, [pc, #464]	; (8004860 <HAL_DMA_Abort+0x218>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d045      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a73      	ldr	r2, [pc, #460]	; (8004864 <HAL_DMA_Abort+0x21c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d040      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a71      	ldr	r2, [pc, #452]	; (8004868 <HAL_DMA_Abort+0x220>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d03b      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a70      	ldr	r2, [pc, #448]	; (800486c <HAL_DMA_Abort+0x224>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d036      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a6e      	ldr	r2, [pc, #440]	; (8004870 <HAL_DMA_Abort+0x228>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d031      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a6d      	ldr	r2, [pc, #436]	; (8004874 <HAL_DMA_Abort+0x22c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d02c      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a6b      	ldr	r2, [pc, #428]	; (8004878 <HAL_DMA_Abort+0x230>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d027      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a6a      	ldr	r2, [pc, #424]	; (800487c <HAL_DMA_Abort+0x234>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d022      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a68      	ldr	r2, [pc, #416]	; (8004880 <HAL_DMA_Abort+0x238>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01d      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a67      	ldr	r2, [pc, #412]	; (8004884 <HAL_DMA_Abort+0x23c>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d018      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a65      	ldr	r2, [pc, #404]	; (8004888 <HAL_DMA_Abort+0x240>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d013      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a64      	ldr	r2, [pc, #400]	; (800488c <HAL_DMA_Abort+0x244>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d00e      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a62      	ldr	r2, [pc, #392]	; (8004890 <HAL_DMA_Abort+0x248>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d009      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a61      	ldr	r2, [pc, #388]	; (8004894 <HAL_DMA_Abort+0x24c>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d004      	beq.n	800471e <HAL_DMA_Abort+0xd6>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a5f      	ldr	r2, [pc, #380]	; (8004898 <HAL_DMA_Abort+0x250>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d101      	bne.n	8004722 <HAL_DMA_Abort+0xda>
 800471e:	2301      	movs	r3, #1
 8004720:	e000      	b.n	8004724 <HAL_DMA_Abort+0xdc>
 8004722:	2300      	movs	r3, #0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d013      	beq.n	8004750 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f022 021e 	bic.w	r2, r2, #30
 8004736:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695a      	ldr	r2, [r3, #20]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004746:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	617b      	str	r3, [r7, #20]
 800474e:	e00a      	b.n	8004766 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f022 020e 	bic.w	r2, r2, #14
 800475e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a3c      	ldr	r2, [pc, #240]	; (800485c <HAL_DMA_Abort+0x214>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d072      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a3a      	ldr	r2, [pc, #232]	; (8004860 <HAL_DMA_Abort+0x218>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d06d      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a39      	ldr	r2, [pc, #228]	; (8004864 <HAL_DMA_Abort+0x21c>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d068      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a37      	ldr	r2, [pc, #220]	; (8004868 <HAL_DMA_Abort+0x220>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d063      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a36      	ldr	r2, [pc, #216]	; (800486c <HAL_DMA_Abort+0x224>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d05e      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a34      	ldr	r2, [pc, #208]	; (8004870 <HAL_DMA_Abort+0x228>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d059      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a33      	ldr	r2, [pc, #204]	; (8004874 <HAL_DMA_Abort+0x22c>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d054      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a31      	ldr	r2, [pc, #196]	; (8004878 <HAL_DMA_Abort+0x230>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d04f      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a30      	ldr	r2, [pc, #192]	; (800487c <HAL_DMA_Abort+0x234>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d04a      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a2e      	ldr	r2, [pc, #184]	; (8004880 <HAL_DMA_Abort+0x238>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d045      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4a2d      	ldr	r2, [pc, #180]	; (8004884 <HAL_DMA_Abort+0x23c>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d040      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a2b      	ldr	r2, [pc, #172]	; (8004888 <HAL_DMA_Abort+0x240>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d03b      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a2a      	ldr	r2, [pc, #168]	; (800488c <HAL_DMA_Abort+0x244>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d036      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a28      	ldr	r2, [pc, #160]	; (8004890 <HAL_DMA_Abort+0x248>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d031      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a27      	ldr	r2, [pc, #156]	; (8004894 <HAL_DMA_Abort+0x24c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d02c      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a25      	ldr	r2, [pc, #148]	; (8004898 <HAL_DMA_Abort+0x250>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d027      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a24      	ldr	r2, [pc, #144]	; (800489c <HAL_DMA_Abort+0x254>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d022      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a22      	ldr	r2, [pc, #136]	; (80048a0 <HAL_DMA_Abort+0x258>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d01d      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a21      	ldr	r2, [pc, #132]	; (80048a4 <HAL_DMA_Abort+0x25c>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d018      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a1f      	ldr	r2, [pc, #124]	; (80048a8 <HAL_DMA_Abort+0x260>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d013      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a1e      	ldr	r2, [pc, #120]	; (80048ac <HAL_DMA_Abort+0x264>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00e      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a1c      	ldr	r2, [pc, #112]	; (80048b0 <HAL_DMA_Abort+0x268>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d009      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1b      	ldr	r2, [pc, #108]	; (80048b4 <HAL_DMA_Abort+0x26c>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d004      	beq.n	8004856 <HAL_DMA_Abort+0x20e>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a19      	ldr	r2, [pc, #100]	; (80048b8 <HAL_DMA_Abort+0x270>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d132      	bne.n	80048bc <HAL_DMA_Abort+0x274>
 8004856:	2301      	movs	r3, #1
 8004858:	e031      	b.n	80048be <HAL_DMA_Abort+0x276>
 800485a:	bf00      	nop
 800485c:	40020010 	.word	0x40020010
 8004860:	40020028 	.word	0x40020028
 8004864:	40020040 	.word	0x40020040
 8004868:	40020058 	.word	0x40020058
 800486c:	40020070 	.word	0x40020070
 8004870:	40020088 	.word	0x40020088
 8004874:	400200a0 	.word	0x400200a0
 8004878:	400200b8 	.word	0x400200b8
 800487c:	40020410 	.word	0x40020410
 8004880:	40020428 	.word	0x40020428
 8004884:	40020440 	.word	0x40020440
 8004888:	40020458 	.word	0x40020458
 800488c:	40020470 	.word	0x40020470
 8004890:	40020488 	.word	0x40020488
 8004894:	400204a0 	.word	0x400204a0
 8004898:	400204b8 	.word	0x400204b8
 800489c:	58025408 	.word	0x58025408
 80048a0:	5802541c 	.word	0x5802541c
 80048a4:	58025430 	.word	0x58025430
 80048a8:	58025444 	.word	0x58025444
 80048ac:	58025458 	.word	0x58025458
 80048b0:	5802546c 	.word	0x5802546c
 80048b4:	58025480 	.word	0x58025480
 80048b8:	58025494 	.word	0x58025494
 80048bc:	2300      	movs	r3, #0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d007      	beq.n	80048d2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a6d      	ldr	r2, [pc, #436]	; (8004a8c <HAL_DMA_Abort+0x444>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d04a      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a6b      	ldr	r2, [pc, #428]	; (8004a90 <HAL_DMA_Abort+0x448>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d045      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a6a      	ldr	r2, [pc, #424]	; (8004a94 <HAL_DMA_Abort+0x44c>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d040      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a68      	ldr	r2, [pc, #416]	; (8004a98 <HAL_DMA_Abort+0x450>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d03b      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a67      	ldr	r2, [pc, #412]	; (8004a9c <HAL_DMA_Abort+0x454>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d036      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a65      	ldr	r2, [pc, #404]	; (8004aa0 <HAL_DMA_Abort+0x458>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d031      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a64      	ldr	r2, [pc, #400]	; (8004aa4 <HAL_DMA_Abort+0x45c>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d02c      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a62      	ldr	r2, [pc, #392]	; (8004aa8 <HAL_DMA_Abort+0x460>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d027      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a61      	ldr	r2, [pc, #388]	; (8004aac <HAL_DMA_Abort+0x464>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d022      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a5f      	ldr	r2, [pc, #380]	; (8004ab0 <HAL_DMA_Abort+0x468>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01d      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a5e      	ldr	r2, [pc, #376]	; (8004ab4 <HAL_DMA_Abort+0x46c>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d018      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a5c      	ldr	r2, [pc, #368]	; (8004ab8 <HAL_DMA_Abort+0x470>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d013      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a5b      	ldr	r2, [pc, #364]	; (8004abc <HAL_DMA_Abort+0x474>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d00e      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a59      	ldr	r2, [pc, #356]	; (8004ac0 <HAL_DMA_Abort+0x478>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d009      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a58      	ldr	r2, [pc, #352]	; (8004ac4 <HAL_DMA_Abort+0x47c>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d004      	beq.n	8004972 <HAL_DMA_Abort+0x32a>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a56      	ldr	r2, [pc, #344]	; (8004ac8 <HAL_DMA_Abort+0x480>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d108      	bne.n	8004984 <HAL_DMA_Abort+0x33c>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 0201 	bic.w	r2, r2, #1
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	e007      	b.n	8004994 <HAL_DMA_Abort+0x34c>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f022 0201 	bic.w	r2, r2, #1
 8004992:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8004994:	e013      	b.n	80049be <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004996:	f7fe ff99 	bl	80038cc <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	1ad3      	subs	r3, r2, r3
 80049a0:	2b05      	cmp	r3, #5
 80049a2:	d90c      	bls.n	80049be <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2220      	movs	r2, #32
 80049a8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2203      	movs	r2, #3
 80049b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e12d      	b.n	8004c1a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1e5      	bne.n	8004996 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a2f      	ldr	r2, [pc, #188]	; (8004a8c <HAL_DMA_Abort+0x444>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d04a      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a2d      	ldr	r2, [pc, #180]	; (8004a90 <HAL_DMA_Abort+0x448>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d045      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a2c      	ldr	r2, [pc, #176]	; (8004a94 <HAL_DMA_Abort+0x44c>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d040      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a2a      	ldr	r2, [pc, #168]	; (8004a98 <HAL_DMA_Abort+0x450>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d03b      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a29      	ldr	r2, [pc, #164]	; (8004a9c <HAL_DMA_Abort+0x454>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d036      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a27      	ldr	r2, [pc, #156]	; (8004aa0 <HAL_DMA_Abort+0x458>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d031      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a26      	ldr	r2, [pc, #152]	; (8004aa4 <HAL_DMA_Abort+0x45c>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d02c      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a24      	ldr	r2, [pc, #144]	; (8004aa8 <HAL_DMA_Abort+0x460>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d027      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a23      	ldr	r2, [pc, #140]	; (8004aac <HAL_DMA_Abort+0x464>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d022      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a21      	ldr	r2, [pc, #132]	; (8004ab0 <HAL_DMA_Abort+0x468>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d01d      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a20      	ldr	r2, [pc, #128]	; (8004ab4 <HAL_DMA_Abort+0x46c>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d018      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a1e      	ldr	r2, [pc, #120]	; (8004ab8 <HAL_DMA_Abort+0x470>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d013      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a1d      	ldr	r2, [pc, #116]	; (8004abc <HAL_DMA_Abort+0x474>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00e      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a1b      	ldr	r2, [pc, #108]	; (8004ac0 <HAL_DMA_Abort+0x478>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d009      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a1a      	ldr	r2, [pc, #104]	; (8004ac4 <HAL_DMA_Abort+0x47c>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d004      	beq.n	8004a6a <HAL_DMA_Abort+0x422>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a18      	ldr	r2, [pc, #96]	; (8004ac8 <HAL_DMA_Abort+0x480>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d101      	bne.n	8004a6e <HAL_DMA_Abort+0x426>
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <HAL_DMA_Abort+0x428>
 8004a6e:	2300      	movs	r3, #0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d02b      	beq.n	8004acc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a78:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a7e:	f003 031f 	and.w	r3, r3, #31
 8004a82:	223f      	movs	r2, #63	; 0x3f
 8004a84:	409a      	lsls	r2, r3
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	609a      	str	r2, [r3, #8]
 8004a8a:	e02a      	b.n	8004ae2 <HAL_DMA_Abort+0x49a>
 8004a8c:	40020010 	.word	0x40020010
 8004a90:	40020028 	.word	0x40020028
 8004a94:	40020040 	.word	0x40020040
 8004a98:	40020058 	.word	0x40020058
 8004a9c:	40020070 	.word	0x40020070
 8004aa0:	40020088 	.word	0x40020088
 8004aa4:	400200a0 	.word	0x400200a0
 8004aa8:	400200b8 	.word	0x400200b8
 8004aac:	40020410 	.word	0x40020410
 8004ab0:	40020428 	.word	0x40020428
 8004ab4:	40020440 	.word	0x40020440
 8004ab8:	40020458 	.word	0x40020458
 8004abc:	40020470 	.word	0x40020470
 8004ac0:	40020488 	.word	0x40020488
 8004ac4:	400204a0 	.word	0x400204a0
 8004ac8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad6:	f003 031f 	and.w	r3, r3, #31
 8004ada:	2201      	movs	r2, #1
 8004adc:	409a      	lsls	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a4f      	ldr	r2, [pc, #316]	; (8004c24 <HAL_DMA_Abort+0x5dc>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d072      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a4d      	ldr	r2, [pc, #308]	; (8004c28 <HAL_DMA_Abort+0x5e0>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d06d      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a4c      	ldr	r2, [pc, #304]	; (8004c2c <HAL_DMA_Abort+0x5e4>)
 8004afc:	4293      	cmp	r3, r2
 8004afe:	d068      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a4a      	ldr	r2, [pc, #296]	; (8004c30 <HAL_DMA_Abort+0x5e8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d063      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a49      	ldr	r2, [pc, #292]	; (8004c34 <HAL_DMA_Abort+0x5ec>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d05e      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a47      	ldr	r2, [pc, #284]	; (8004c38 <HAL_DMA_Abort+0x5f0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d059      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a46      	ldr	r2, [pc, #280]	; (8004c3c <HAL_DMA_Abort+0x5f4>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d054      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a44      	ldr	r2, [pc, #272]	; (8004c40 <HAL_DMA_Abort+0x5f8>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d04f      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a43      	ldr	r2, [pc, #268]	; (8004c44 <HAL_DMA_Abort+0x5fc>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d04a      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a41      	ldr	r2, [pc, #260]	; (8004c48 <HAL_DMA_Abort+0x600>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d045      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a40      	ldr	r2, [pc, #256]	; (8004c4c <HAL_DMA_Abort+0x604>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d040      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a3e      	ldr	r2, [pc, #248]	; (8004c50 <HAL_DMA_Abort+0x608>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d03b      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a3d      	ldr	r2, [pc, #244]	; (8004c54 <HAL_DMA_Abort+0x60c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d036      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a3b      	ldr	r2, [pc, #236]	; (8004c58 <HAL_DMA_Abort+0x610>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d031      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a3a      	ldr	r2, [pc, #232]	; (8004c5c <HAL_DMA_Abort+0x614>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d02c      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a38      	ldr	r2, [pc, #224]	; (8004c60 <HAL_DMA_Abort+0x618>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d027      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a37      	ldr	r2, [pc, #220]	; (8004c64 <HAL_DMA_Abort+0x61c>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d022      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a35      	ldr	r2, [pc, #212]	; (8004c68 <HAL_DMA_Abort+0x620>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d01d      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a34      	ldr	r2, [pc, #208]	; (8004c6c <HAL_DMA_Abort+0x624>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d018      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a32      	ldr	r2, [pc, #200]	; (8004c70 <HAL_DMA_Abort+0x628>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d013      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a31      	ldr	r2, [pc, #196]	; (8004c74 <HAL_DMA_Abort+0x62c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d00e      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a2f      	ldr	r2, [pc, #188]	; (8004c78 <HAL_DMA_Abort+0x630>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d009      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a2e      	ldr	r2, [pc, #184]	; (8004c7c <HAL_DMA_Abort+0x634>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d004      	beq.n	8004bd2 <HAL_DMA_Abort+0x58a>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a2c      	ldr	r2, [pc, #176]	; (8004c80 <HAL_DMA_Abort+0x638>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d101      	bne.n	8004bd6 <HAL_DMA_Abort+0x58e>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e000      	b.n	8004bd8 <HAL_DMA_Abort+0x590>
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d015      	beq.n	8004c08 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004be4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00c      	beq.n	8004c08 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004bf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004bfc:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004c06:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	40020010 	.word	0x40020010
 8004c28:	40020028 	.word	0x40020028
 8004c2c:	40020040 	.word	0x40020040
 8004c30:	40020058 	.word	0x40020058
 8004c34:	40020070 	.word	0x40020070
 8004c38:	40020088 	.word	0x40020088
 8004c3c:	400200a0 	.word	0x400200a0
 8004c40:	400200b8 	.word	0x400200b8
 8004c44:	40020410 	.word	0x40020410
 8004c48:	40020428 	.word	0x40020428
 8004c4c:	40020440 	.word	0x40020440
 8004c50:	40020458 	.word	0x40020458
 8004c54:	40020470 	.word	0x40020470
 8004c58:	40020488 	.word	0x40020488
 8004c5c:	400204a0 	.word	0x400204a0
 8004c60:	400204b8 	.word	0x400204b8
 8004c64:	58025408 	.word	0x58025408
 8004c68:	5802541c 	.word	0x5802541c
 8004c6c:	58025430 	.word	0x58025430
 8004c70:	58025444 	.word	0x58025444
 8004c74:	58025458 	.word	0x58025458
 8004c78:	5802546c 	.word	0x5802546c
 8004c7c:	58025480 	.word	0x58025480
 8004c80:	58025494 	.word	0x58025494

08004c84 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	e205      	b.n	80050a2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d004      	beq.n	8004cac <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2280      	movs	r2, #128	; 0x80
 8004ca6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e1fa      	b.n	80050a2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a8c      	ldr	r2, [pc, #560]	; (8004ee4 <HAL_DMA_Abort_IT+0x260>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d04a      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a8b      	ldr	r2, [pc, #556]	; (8004ee8 <HAL_DMA_Abort_IT+0x264>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d045      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a89      	ldr	r2, [pc, #548]	; (8004eec <HAL_DMA_Abort_IT+0x268>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d040      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a88      	ldr	r2, [pc, #544]	; (8004ef0 <HAL_DMA_Abort_IT+0x26c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d03b      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a86      	ldr	r2, [pc, #536]	; (8004ef4 <HAL_DMA_Abort_IT+0x270>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d036      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a85      	ldr	r2, [pc, #532]	; (8004ef8 <HAL_DMA_Abort_IT+0x274>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d031      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a83      	ldr	r2, [pc, #524]	; (8004efc <HAL_DMA_Abort_IT+0x278>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d02c      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a82      	ldr	r2, [pc, #520]	; (8004f00 <HAL_DMA_Abort_IT+0x27c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d027      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a80      	ldr	r2, [pc, #512]	; (8004f04 <HAL_DMA_Abort_IT+0x280>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d022      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a7f      	ldr	r2, [pc, #508]	; (8004f08 <HAL_DMA_Abort_IT+0x284>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d01d      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a7d      	ldr	r2, [pc, #500]	; (8004f0c <HAL_DMA_Abort_IT+0x288>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d018      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a7c      	ldr	r2, [pc, #496]	; (8004f10 <HAL_DMA_Abort_IT+0x28c>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d013      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a7a      	ldr	r2, [pc, #488]	; (8004f14 <HAL_DMA_Abort_IT+0x290>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00e      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a79      	ldr	r2, [pc, #484]	; (8004f18 <HAL_DMA_Abort_IT+0x294>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d009      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a77      	ldr	r2, [pc, #476]	; (8004f1c <HAL_DMA_Abort_IT+0x298>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d004      	beq.n	8004d4c <HAL_DMA_Abort_IT+0xc8>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a76      	ldr	r2, [pc, #472]	; (8004f20 <HAL_DMA_Abort_IT+0x29c>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d101      	bne.n	8004d50 <HAL_DMA_Abort_IT+0xcc>
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e000      	b.n	8004d52 <HAL_DMA_Abort_IT+0xce>
 8004d50:	2300      	movs	r3, #0
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d065      	beq.n	8004e22 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2204      	movs	r2, #4
 8004d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a60      	ldr	r2, [pc, #384]	; (8004ee4 <HAL_DMA_Abort_IT+0x260>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d04a      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a5e      	ldr	r2, [pc, #376]	; (8004ee8 <HAL_DMA_Abort_IT+0x264>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d045      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a5d      	ldr	r2, [pc, #372]	; (8004eec <HAL_DMA_Abort_IT+0x268>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d040      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a5b      	ldr	r2, [pc, #364]	; (8004ef0 <HAL_DMA_Abort_IT+0x26c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d03b      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a5a      	ldr	r2, [pc, #360]	; (8004ef4 <HAL_DMA_Abort_IT+0x270>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d036      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a58      	ldr	r2, [pc, #352]	; (8004ef8 <HAL_DMA_Abort_IT+0x274>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d031      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a57      	ldr	r2, [pc, #348]	; (8004efc <HAL_DMA_Abort_IT+0x278>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d02c      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a55      	ldr	r2, [pc, #340]	; (8004f00 <HAL_DMA_Abort_IT+0x27c>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d027      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a54      	ldr	r2, [pc, #336]	; (8004f04 <HAL_DMA_Abort_IT+0x280>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d022      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a52      	ldr	r2, [pc, #328]	; (8004f08 <HAL_DMA_Abort_IT+0x284>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d01d      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a51      	ldr	r2, [pc, #324]	; (8004f0c <HAL_DMA_Abort_IT+0x288>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d018      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a4f      	ldr	r2, [pc, #316]	; (8004f10 <HAL_DMA_Abort_IT+0x28c>)
 8004dd2:	4293      	cmp	r3, r2
 8004dd4:	d013      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a4e      	ldr	r2, [pc, #312]	; (8004f14 <HAL_DMA_Abort_IT+0x290>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d00e      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a4c      	ldr	r2, [pc, #304]	; (8004f18 <HAL_DMA_Abort_IT+0x294>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d009      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a4b      	ldr	r2, [pc, #300]	; (8004f1c <HAL_DMA_Abort_IT+0x298>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d004      	beq.n	8004dfe <HAL_DMA_Abort_IT+0x17a>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a49      	ldr	r2, [pc, #292]	; (8004f20 <HAL_DMA_Abort_IT+0x29c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d108      	bne.n	8004e10 <HAL_DMA_Abort_IT+0x18c>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 0201 	bic.w	r2, r2, #1
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	e147      	b.n	80050a0 <HAL_DMA_Abort_IT+0x41c>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0201 	bic.w	r2, r2, #1
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	e13e      	b.n	80050a0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 020e 	bic.w	r2, r2, #14
 8004e30:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a2b      	ldr	r2, [pc, #172]	; (8004ee4 <HAL_DMA_Abort_IT+0x260>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d04a      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a29      	ldr	r2, [pc, #164]	; (8004ee8 <HAL_DMA_Abort_IT+0x264>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d045      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a28      	ldr	r2, [pc, #160]	; (8004eec <HAL_DMA_Abort_IT+0x268>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d040      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a26      	ldr	r2, [pc, #152]	; (8004ef0 <HAL_DMA_Abort_IT+0x26c>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d03b      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a25      	ldr	r2, [pc, #148]	; (8004ef4 <HAL_DMA_Abort_IT+0x270>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d036      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a23      	ldr	r2, [pc, #140]	; (8004ef8 <HAL_DMA_Abort_IT+0x274>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d031      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a22      	ldr	r2, [pc, #136]	; (8004efc <HAL_DMA_Abort_IT+0x278>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d02c      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a20      	ldr	r2, [pc, #128]	; (8004f00 <HAL_DMA_Abort_IT+0x27c>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d027      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a1f      	ldr	r2, [pc, #124]	; (8004f04 <HAL_DMA_Abort_IT+0x280>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d022      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a1d      	ldr	r2, [pc, #116]	; (8004f08 <HAL_DMA_Abort_IT+0x284>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d01d      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	; (8004f0c <HAL_DMA_Abort_IT+0x288>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d018      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a1a      	ldr	r2, [pc, #104]	; (8004f10 <HAL_DMA_Abort_IT+0x28c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d013      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a19      	ldr	r2, [pc, #100]	; (8004f14 <HAL_DMA_Abort_IT+0x290>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d00e      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a17      	ldr	r2, [pc, #92]	; (8004f18 <HAL_DMA_Abort_IT+0x294>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d009      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a16      	ldr	r2, [pc, #88]	; (8004f1c <HAL_DMA_Abort_IT+0x298>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d004      	beq.n	8004ed2 <HAL_DMA_Abort_IT+0x24e>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a14      	ldr	r2, [pc, #80]	; (8004f20 <HAL_DMA_Abort_IT+0x29c>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d128      	bne.n	8004f24 <HAL_DMA_Abort_IT+0x2a0>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0201 	bic.w	r2, r2, #1
 8004ee0:	601a      	str	r2, [r3, #0]
 8004ee2:	e027      	b.n	8004f34 <HAL_DMA_Abort_IT+0x2b0>
 8004ee4:	40020010 	.word	0x40020010
 8004ee8:	40020028 	.word	0x40020028
 8004eec:	40020040 	.word	0x40020040
 8004ef0:	40020058 	.word	0x40020058
 8004ef4:	40020070 	.word	0x40020070
 8004ef8:	40020088 	.word	0x40020088
 8004efc:	400200a0 	.word	0x400200a0
 8004f00:	400200b8 	.word	0x400200b8
 8004f04:	40020410 	.word	0x40020410
 8004f08:	40020428 	.word	0x40020428
 8004f0c:	40020440 	.word	0x40020440
 8004f10:	40020458 	.word	0x40020458
 8004f14:	40020470 	.word	0x40020470
 8004f18:	40020488 	.word	0x40020488
 8004f1c:	400204a0 	.word	0x400204a0
 8004f20:	400204b8 	.word	0x400204b8
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a5c      	ldr	r2, [pc, #368]	; (80050ac <HAL_DMA_Abort_IT+0x428>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d072      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a5b      	ldr	r2, [pc, #364]	; (80050b0 <HAL_DMA_Abort_IT+0x42c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d06d      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a59      	ldr	r2, [pc, #356]	; (80050b4 <HAL_DMA_Abort_IT+0x430>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d068      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a58      	ldr	r2, [pc, #352]	; (80050b8 <HAL_DMA_Abort_IT+0x434>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d063      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a56      	ldr	r2, [pc, #344]	; (80050bc <HAL_DMA_Abort_IT+0x438>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d05e      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a55      	ldr	r2, [pc, #340]	; (80050c0 <HAL_DMA_Abort_IT+0x43c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d059      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a53      	ldr	r2, [pc, #332]	; (80050c4 <HAL_DMA_Abort_IT+0x440>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d054      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a52      	ldr	r2, [pc, #328]	; (80050c8 <HAL_DMA_Abort_IT+0x444>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d04f      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a50      	ldr	r2, [pc, #320]	; (80050cc <HAL_DMA_Abort_IT+0x448>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d04a      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a4f      	ldr	r2, [pc, #316]	; (80050d0 <HAL_DMA_Abort_IT+0x44c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d045      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a4d      	ldr	r2, [pc, #308]	; (80050d4 <HAL_DMA_Abort_IT+0x450>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d040      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a4c      	ldr	r2, [pc, #304]	; (80050d8 <HAL_DMA_Abort_IT+0x454>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d03b      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a4a      	ldr	r2, [pc, #296]	; (80050dc <HAL_DMA_Abort_IT+0x458>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d036      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a49      	ldr	r2, [pc, #292]	; (80050e0 <HAL_DMA_Abort_IT+0x45c>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d031      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a47      	ldr	r2, [pc, #284]	; (80050e4 <HAL_DMA_Abort_IT+0x460>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d02c      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a46      	ldr	r2, [pc, #280]	; (80050e8 <HAL_DMA_Abort_IT+0x464>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d027      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a44      	ldr	r2, [pc, #272]	; (80050ec <HAL_DMA_Abort_IT+0x468>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d022      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a43      	ldr	r2, [pc, #268]	; (80050f0 <HAL_DMA_Abort_IT+0x46c>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d01d      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a41      	ldr	r2, [pc, #260]	; (80050f4 <HAL_DMA_Abort_IT+0x470>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d018      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a40      	ldr	r2, [pc, #256]	; (80050f8 <HAL_DMA_Abort_IT+0x474>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d013      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a3e      	ldr	r2, [pc, #248]	; (80050fc <HAL_DMA_Abort_IT+0x478>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d00e      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a3d      	ldr	r2, [pc, #244]	; (8005100 <HAL_DMA_Abort_IT+0x47c>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d009      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a3b      	ldr	r2, [pc, #236]	; (8005104 <HAL_DMA_Abort_IT+0x480>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_DMA_Abort_IT+0x3a0>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a3a      	ldr	r2, [pc, #232]	; (8005108 <HAL_DMA_Abort_IT+0x484>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d101      	bne.n	8005028 <HAL_DMA_Abort_IT+0x3a4>
 8005024:	2301      	movs	r3, #1
 8005026:	e000      	b.n	800502a <HAL_DMA_Abort_IT+0x3a6>
 8005028:	2300      	movs	r3, #0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d028      	beq.n	8005080 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005038:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800503c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005042:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005048:	f003 031f 	and.w	r3, r3, #31
 800504c:	2201      	movs	r2, #1
 800504e:	409a      	lsls	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800505c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00c      	beq.n	8005080 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005074:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800507e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005094:	2b00      	cmp	r3, #0
 8005096:	d003      	beq.n	80050a0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40020010 	.word	0x40020010
 80050b0:	40020028 	.word	0x40020028
 80050b4:	40020040 	.word	0x40020040
 80050b8:	40020058 	.word	0x40020058
 80050bc:	40020070 	.word	0x40020070
 80050c0:	40020088 	.word	0x40020088
 80050c4:	400200a0 	.word	0x400200a0
 80050c8:	400200b8 	.word	0x400200b8
 80050cc:	40020410 	.word	0x40020410
 80050d0:	40020428 	.word	0x40020428
 80050d4:	40020440 	.word	0x40020440
 80050d8:	40020458 	.word	0x40020458
 80050dc:	40020470 	.word	0x40020470
 80050e0:	40020488 	.word	0x40020488
 80050e4:	400204a0 	.word	0x400204a0
 80050e8:	400204b8 	.word	0x400204b8
 80050ec:	58025408 	.word	0x58025408
 80050f0:	5802541c 	.word	0x5802541c
 80050f4:	58025430 	.word	0x58025430
 80050f8:	58025444 	.word	0x58025444
 80050fc:	58025458 	.word	0x58025458
 8005100:	5802546c 	.word	0x5802546c
 8005104:	58025480 	.word	0x58025480
 8005108:	58025494 	.word	0x58025494

0800510c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b08a      	sub	sp, #40	; 0x28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005118:	4b67      	ldr	r3, [pc, #412]	; (80052b8 <HAL_DMA_IRQHandler+0x1ac>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a67      	ldr	r2, [pc, #412]	; (80052bc <HAL_DMA_IRQHandler+0x1b0>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	0a9b      	lsrs	r3, r3, #10
 8005124:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800512a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005130:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a5f      	ldr	r2, [pc, #380]	; (80052c0 <HAL_DMA_IRQHandler+0x1b4>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d04a      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a5d      	ldr	r2, [pc, #372]	; (80052c4 <HAL_DMA_IRQHandler+0x1b8>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d045      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a5c      	ldr	r2, [pc, #368]	; (80052c8 <HAL_DMA_IRQHandler+0x1bc>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d040      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a5a      	ldr	r2, [pc, #360]	; (80052cc <HAL_DMA_IRQHandler+0x1c0>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d03b      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a59      	ldr	r2, [pc, #356]	; (80052d0 <HAL_DMA_IRQHandler+0x1c4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d036      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a57      	ldr	r2, [pc, #348]	; (80052d4 <HAL_DMA_IRQHandler+0x1c8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d031      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a56      	ldr	r2, [pc, #344]	; (80052d8 <HAL_DMA_IRQHandler+0x1cc>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d02c      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a54      	ldr	r2, [pc, #336]	; (80052dc <HAL_DMA_IRQHandler+0x1d0>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d027      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a53      	ldr	r2, [pc, #332]	; (80052e0 <HAL_DMA_IRQHandler+0x1d4>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d022      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a51      	ldr	r2, [pc, #324]	; (80052e4 <HAL_DMA_IRQHandler+0x1d8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d01d      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a50      	ldr	r2, [pc, #320]	; (80052e8 <HAL_DMA_IRQHandler+0x1dc>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d018      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a4e      	ldr	r2, [pc, #312]	; (80052ec <HAL_DMA_IRQHandler+0x1e0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d013      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a4d      	ldr	r2, [pc, #308]	; (80052f0 <HAL_DMA_IRQHandler+0x1e4>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d00e      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a4b      	ldr	r2, [pc, #300]	; (80052f4 <HAL_DMA_IRQHandler+0x1e8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d009      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a4a      	ldr	r2, [pc, #296]	; (80052f8 <HAL_DMA_IRQHandler+0x1ec>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d004      	beq.n	80051de <HAL_DMA_IRQHandler+0xd2>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a48      	ldr	r2, [pc, #288]	; (80052fc <HAL_DMA_IRQHandler+0x1f0>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d101      	bne.n	80051e2 <HAL_DMA_IRQHandler+0xd6>
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <HAL_DMA_IRQHandler+0xd8>
 80051e2:	2300      	movs	r3, #0
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 842b 	beq.w	8005a40 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ee:	f003 031f 	and.w	r3, r3, #31
 80051f2:	2208      	movs	r2, #8
 80051f4:	409a      	lsls	r2, r3
 80051f6:	69bb      	ldr	r3, [r7, #24]
 80051f8:	4013      	ands	r3, r2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	f000 80a2 	beq.w	8005344 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a2e      	ldr	r2, [pc, #184]	; (80052c0 <HAL_DMA_IRQHandler+0x1b4>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d04a      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a2d      	ldr	r2, [pc, #180]	; (80052c4 <HAL_DMA_IRQHandler+0x1b8>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d045      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a2b      	ldr	r2, [pc, #172]	; (80052c8 <HAL_DMA_IRQHandler+0x1bc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d040      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a2a      	ldr	r2, [pc, #168]	; (80052cc <HAL_DMA_IRQHandler+0x1c0>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d03b      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a28      	ldr	r2, [pc, #160]	; (80052d0 <HAL_DMA_IRQHandler+0x1c4>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d036      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a27      	ldr	r2, [pc, #156]	; (80052d4 <HAL_DMA_IRQHandler+0x1c8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d031      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4a25      	ldr	r2, [pc, #148]	; (80052d8 <HAL_DMA_IRQHandler+0x1cc>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d02c      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a24      	ldr	r2, [pc, #144]	; (80052dc <HAL_DMA_IRQHandler+0x1d0>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d027      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4a22      	ldr	r2, [pc, #136]	; (80052e0 <HAL_DMA_IRQHandler+0x1d4>)
 8005256:	4293      	cmp	r3, r2
 8005258:	d022      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <HAL_DMA_IRQHandler+0x1d8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d01d      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a1f      	ldr	r2, [pc, #124]	; (80052e8 <HAL_DMA_IRQHandler+0x1dc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d018      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a1e      	ldr	r2, [pc, #120]	; (80052ec <HAL_DMA_IRQHandler+0x1e0>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d013      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a1c      	ldr	r2, [pc, #112]	; (80052f0 <HAL_DMA_IRQHandler+0x1e4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00e      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a1b      	ldr	r2, [pc, #108]	; (80052f4 <HAL_DMA_IRQHandler+0x1e8>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d009      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a19      	ldr	r2, [pc, #100]	; (80052f8 <HAL_DMA_IRQHandler+0x1ec>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d004      	beq.n	80052a0 <HAL_DMA_IRQHandler+0x194>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a18      	ldr	r2, [pc, #96]	; (80052fc <HAL_DMA_IRQHandler+0x1f0>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d12f      	bne.n	8005300 <HAL_DMA_IRQHandler+0x1f4>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0304 	and.w	r3, r3, #4
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	bf14      	ite	ne
 80052ae:	2301      	movne	r3, #1
 80052b0:	2300      	moveq	r3, #0
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	e02e      	b.n	8005314 <HAL_DMA_IRQHandler+0x208>
 80052b6:	bf00      	nop
 80052b8:	20000000 	.word	0x20000000
 80052bc:	1b4e81b5 	.word	0x1b4e81b5
 80052c0:	40020010 	.word	0x40020010
 80052c4:	40020028 	.word	0x40020028
 80052c8:	40020040 	.word	0x40020040
 80052cc:	40020058 	.word	0x40020058
 80052d0:	40020070 	.word	0x40020070
 80052d4:	40020088 	.word	0x40020088
 80052d8:	400200a0 	.word	0x400200a0
 80052dc:	400200b8 	.word	0x400200b8
 80052e0:	40020410 	.word	0x40020410
 80052e4:	40020428 	.word	0x40020428
 80052e8:	40020440 	.word	0x40020440
 80052ec:	40020458 	.word	0x40020458
 80052f0:	40020470 	.word	0x40020470
 80052f4:	40020488 	.word	0x40020488
 80052f8:	400204a0 	.word	0x400204a0
 80052fc:	400204b8 	.word	0x400204b8
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0308 	and.w	r3, r3, #8
 800530a:	2b00      	cmp	r3, #0
 800530c:	bf14      	ite	ne
 800530e:	2301      	movne	r3, #1
 8005310:	2300      	moveq	r3, #0
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b00      	cmp	r3, #0
 8005316:	d015      	beq.n	8005344 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0204 	bic.w	r2, r2, #4
 8005326:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800532c:	f003 031f 	and.w	r3, r3, #31
 8005330:	2208      	movs	r2, #8
 8005332:	409a      	lsls	r2, r3
 8005334:	6a3b      	ldr	r3, [r7, #32]
 8005336:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533c:	f043 0201 	orr.w	r2, r3, #1
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005348:	f003 031f 	and.w	r3, r3, #31
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	fa22 f303 	lsr.w	r3, r2, r3
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d06e      	beq.n	8005438 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a69      	ldr	r2, [pc, #420]	; (8005504 <HAL_DMA_IRQHandler+0x3f8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d04a      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a67      	ldr	r2, [pc, #412]	; (8005508 <HAL_DMA_IRQHandler+0x3fc>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d045      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a66      	ldr	r2, [pc, #408]	; (800550c <HAL_DMA_IRQHandler+0x400>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d040      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a64      	ldr	r2, [pc, #400]	; (8005510 <HAL_DMA_IRQHandler+0x404>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d03b      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a63      	ldr	r2, [pc, #396]	; (8005514 <HAL_DMA_IRQHandler+0x408>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d036      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a61      	ldr	r2, [pc, #388]	; (8005518 <HAL_DMA_IRQHandler+0x40c>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d031      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a60      	ldr	r2, [pc, #384]	; (800551c <HAL_DMA_IRQHandler+0x410>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d02c      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a5e      	ldr	r2, [pc, #376]	; (8005520 <HAL_DMA_IRQHandler+0x414>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d027      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a5d      	ldr	r2, [pc, #372]	; (8005524 <HAL_DMA_IRQHandler+0x418>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d022      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a5b      	ldr	r2, [pc, #364]	; (8005528 <HAL_DMA_IRQHandler+0x41c>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d01d      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a5a      	ldr	r2, [pc, #360]	; (800552c <HAL_DMA_IRQHandler+0x420>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d018      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a58      	ldr	r2, [pc, #352]	; (8005530 <HAL_DMA_IRQHandler+0x424>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a57      	ldr	r2, [pc, #348]	; (8005534 <HAL_DMA_IRQHandler+0x428>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00e      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a55      	ldr	r2, [pc, #340]	; (8005538 <HAL_DMA_IRQHandler+0x42c>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d009      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a54      	ldr	r2, [pc, #336]	; (800553c <HAL_DMA_IRQHandler+0x430>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d004      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2ee>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a52      	ldr	r2, [pc, #328]	; (8005540 <HAL_DMA_IRQHandler+0x434>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d10a      	bne.n	8005410 <HAL_DMA_IRQHandler+0x304>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	695b      	ldr	r3, [r3, #20]
 8005400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005404:	2b00      	cmp	r3, #0
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	e003      	b.n	8005418 <HAL_DMA_IRQHandler+0x30c>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2300      	movs	r3, #0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00d      	beq.n	8005438 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005420:	f003 031f 	and.w	r3, r3, #31
 8005424:	2201      	movs	r2, #1
 8005426:	409a      	lsls	r2, r3
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005430:	f043 0202 	orr.w	r2, r3, #2
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800543c:	f003 031f 	and.w	r3, r3, #31
 8005440:	2204      	movs	r2, #4
 8005442:	409a      	lsls	r2, r3
 8005444:	69bb      	ldr	r3, [r7, #24]
 8005446:	4013      	ands	r3, r2
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 808f 	beq.w	800556c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a2c      	ldr	r2, [pc, #176]	; (8005504 <HAL_DMA_IRQHandler+0x3f8>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d04a      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a2a      	ldr	r2, [pc, #168]	; (8005508 <HAL_DMA_IRQHandler+0x3fc>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d045      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a29      	ldr	r2, [pc, #164]	; (800550c <HAL_DMA_IRQHandler+0x400>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d040      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4a27      	ldr	r2, [pc, #156]	; (8005510 <HAL_DMA_IRQHandler+0x404>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d03b      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a26      	ldr	r2, [pc, #152]	; (8005514 <HAL_DMA_IRQHandler+0x408>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d036      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	4a24      	ldr	r2, [pc, #144]	; (8005518 <HAL_DMA_IRQHandler+0x40c>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d031      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a23      	ldr	r2, [pc, #140]	; (800551c <HAL_DMA_IRQHandler+0x410>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d02c      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a21      	ldr	r2, [pc, #132]	; (8005520 <HAL_DMA_IRQHandler+0x414>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d027      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a20      	ldr	r2, [pc, #128]	; (8005524 <HAL_DMA_IRQHandler+0x418>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d022      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a1e      	ldr	r2, [pc, #120]	; (8005528 <HAL_DMA_IRQHandler+0x41c>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d01d      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a1d      	ldr	r2, [pc, #116]	; (800552c <HAL_DMA_IRQHandler+0x420>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d018      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a1b      	ldr	r2, [pc, #108]	; (8005530 <HAL_DMA_IRQHandler+0x424>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d013      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a1a      	ldr	r2, [pc, #104]	; (8005534 <HAL_DMA_IRQHandler+0x428>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d00e      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a18      	ldr	r2, [pc, #96]	; (8005538 <HAL_DMA_IRQHandler+0x42c>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d009      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a17      	ldr	r2, [pc, #92]	; (800553c <HAL_DMA_IRQHandler+0x430>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d004      	beq.n	80054ee <HAL_DMA_IRQHandler+0x3e2>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a15      	ldr	r2, [pc, #84]	; (8005540 <HAL_DMA_IRQHandler+0x434>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d12a      	bne.n	8005544 <HAL_DMA_IRQHandler+0x438>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 0302 	and.w	r3, r3, #2
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	bf14      	ite	ne
 80054fc:	2301      	movne	r3, #1
 80054fe:	2300      	moveq	r3, #0
 8005500:	b2db      	uxtb	r3, r3
 8005502:	e023      	b.n	800554c <HAL_DMA_IRQHandler+0x440>
 8005504:	40020010 	.word	0x40020010
 8005508:	40020028 	.word	0x40020028
 800550c:	40020040 	.word	0x40020040
 8005510:	40020058 	.word	0x40020058
 8005514:	40020070 	.word	0x40020070
 8005518:	40020088 	.word	0x40020088
 800551c:	400200a0 	.word	0x400200a0
 8005520:	400200b8 	.word	0x400200b8
 8005524:	40020410 	.word	0x40020410
 8005528:	40020428 	.word	0x40020428
 800552c:	40020440 	.word	0x40020440
 8005530:	40020458 	.word	0x40020458
 8005534:	40020470 	.word	0x40020470
 8005538:	40020488 	.word	0x40020488
 800553c:	400204a0 	.word	0x400204a0
 8005540:	400204b8 	.word	0x400204b8
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2300      	movs	r3, #0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00d      	beq.n	800556c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005554:	f003 031f 	and.w	r3, r3, #31
 8005558:	2204      	movs	r2, #4
 800555a:	409a      	lsls	r2, r3
 800555c:	6a3b      	ldr	r3, [r7, #32]
 800555e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005564:	f043 0204 	orr.w	r2, r3, #4
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005570:	f003 031f 	and.w	r3, r3, #31
 8005574:	2210      	movs	r2, #16
 8005576:	409a      	lsls	r2, r3
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	4013      	ands	r3, r2
 800557c:	2b00      	cmp	r3, #0
 800557e:	f000 80a6 	beq.w	80056ce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a85      	ldr	r2, [pc, #532]	; (800579c <HAL_DMA_IRQHandler+0x690>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d04a      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a83      	ldr	r2, [pc, #524]	; (80057a0 <HAL_DMA_IRQHandler+0x694>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d045      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a82      	ldr	r2, [pc, #520]	; (80057a4 <HAL_DMA_IRQHandler+0x698>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d040      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a80      	ldr	r2, [pc, #512]	; (80057a8 <HAL_DMA_IRQHandler+0x69c>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d03b      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a7f      	ldr	r2, [pc, #508]	; (80057ac <HAL_DMA_IRQHandler+0x6a0>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d036      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a7d      	ldr	r2, [pc, #500]	; (80057b0 <HAL_DMA_IRQHandler+0x6a4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d031      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a7c      	ldr	r2, [pc, #496]	; (80057b4 <HAL_DMA_IRQHandler+0x6a8>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d02c      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a7a      	ldr	r2, [pc, #488]	; (80057b8 <HAL_DMA_IRQHandler+0x6ac>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d027      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a79      	ldr	r2, [pc, #484]	; (80057bc <HAL_DMA_IRQHandler+0x6b0>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d022      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a77      	ldr	r2, [pc, #476]	; (80057c0 <HAL_DMA_IRQHandler+0x6b4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d01d      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a76      	ldr	r2, [pc, #472]	; (80057c4 <HAL_DMA_IRQHandler+0x6b8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d018      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a74      	ldr	r2, [pc, #464]	; (80057c8 <HAL_DMA_IRQHandler+0x6bc>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d013      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a73      	ldr	r2, [pc, #460]	; (80057cc <HAL_DMA_IRQHandler+0x6c0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d00e      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a71      	ldr	r2, [pc, #452]	; (80057d0 <HAL_DMA_IRQHandler+0x6c4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d009      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a70      	ldr	r2, [pc, #448]	; (80057d4 <HAL_DMA_IRQHandler+0x6c8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d004      	beq.n	8005622 <HAL_DMA_IRQHandler+0x516>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a6e      	ldr	r2, [pc, #440]	; (80057d8 <HAL_DMA_IRQHandler+0x6cc>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d10a      	bne.n	8005638 <HAL_DMA_IRQHandler+0x52c>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0308 	and.w	r3, r3, #8
 800562c:	2b00      	cmp	r3, #0
 800562e:	bf14      	ite	ne
 8005630:	2301      	movne	r3, #1
 8005632:	2300      	moveq	r3, #0
 8005634:	b2db      	uxtb	r3, r3
 8005636:	e009      	b.n	800564c <HAL_DMA_IRQHandler+0x540>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0304 	and.w	r3, r3, #4
 8005642:	2b00      	cmp	r3, #0
 8005644:	bf14      	ite	ne
 8005646:	2301      	movne	r3, #1
 8005648:	2300      	moveq	r3, #0
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b00      	cmp	r3, #0
 800564e:	d03e      	beq.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005654:	f003 031f 	and.w	r3, r3, #31
 8005658:	2210      	movs	r2, #16
 800565a:	409a      	lsls	r2, r3
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800566a:	2b00      	cmp	r3, #0
 800566c:	d018      	beq.n	80056a0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d108      	bne.n	800568e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005680:	2b00      	cmp	r3, #0
 8005682:	d024      	beq.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	4798      	blx	r3
 800568c:	e01f      	b.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005692:	2b00      	cmp	r3, #0
 8005694:	d01b      	beq.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	4798      	blx	r3
 800569e:	e016      	b.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d107      	bne.n	80056be <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0208 	bic.w	r2, r2, #8
 80056bc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d003      	beq.n	80056ce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056d2:	f003 031f 	and.w	r3, r3, #31
 80056d6:	2220      	movs	r2, #32
 80056d8:	409a      	lsls	r2, r3
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	4013      	ands	r3, r2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 8110 	beq.w	8005904 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	4a2c      	ldr	r2, [pc, #176]	; (800579c <HAL_DMA_IRQHandler+0x690>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d04a      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a2b      	ldr	r2, [pc, #172]	; (80057a0 <HAL_DMA_IRQHandler+0x694>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d045      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a29      	ldr	r2, [pc, #164]	; (80057a4 <HAL_DMA_IRQHandler+0x698>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d040      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a28      	ldr	r2, [pc, #160]	; (80057a8 <HAL_DMA_IRQHandler+0x69c>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d03b      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a26      	ldr	r2, [pc, #152]	; (80057ac <HAL_DMA_IRQHandler+0x6a0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d036      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a25      	ldr	r2, [pc, #148]	; (80057b0 <HAL_DMA_IRQHandler+0x6a4>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d031      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a23      	ldr	r2, [pc, #140]	; (80057b4 <HAL_DMA_IRQHandler+0x6a8>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d02c      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a22      	ldr	r2, [pc, #136]	; (80057b8 <HAL_DMA_IRQHandler+0x6ac>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d027      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a20      	ldr	r2, [pc, #128]	; (80057bc <HAL_DMA_IRQHandler+0x6b0>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d022      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a1f      	ldr	r2, [pc, #124]	; (80057c0 <HAL_DMA_IRQHandler+0x6b4>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d01d      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a1d      	ldr	r2, [pc, #116]	; (80057c4 <HAL_DMA_IRQHandler+0x6b8>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d018      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a1c      	ldr	r2, [pc, #112]	; (80057c8 <HAL_DMA_IRQHandler+0x6bc>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d013      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a1a      	ldr	r2, [pc, #104]	; (80057cc <HAL_DMA_IRQHandler+0x6c0>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d00e      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a19      	ldr	r2, [pc, #100]	; (80057d0 <HAL_DMA_IRQHandler+0x6c4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d009      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a17      	ldr	r2, [pc, #92]	; (80057d4 <HAL_DMA_IRQHandler+0x6c8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d004      	beq.n	8005784 <HAL_DMA_IRQHandler+0x678>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a16      	ldr	r2, [pc, #88]	; (80057d8 <HAL_DMA_IRQHandler+0x6cc>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d12b      	bne.n	80057dc <HAL_DMA_IRQHandler+0x6d0>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0310 	and.w	r3, r3, #16
 800578e:	2b00      	cmp	r3, #0
 8005790:	bf14      	ite	ne
 8005792:	2301      	movne	r3, #1
 8005794:	2300      	moveq	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	e02a      	b.n	80057f0 <HAL_DMA_IRQHandler+0x6e4>
 800579a:	bf00      	nop
 800579c:	40020010 	.word	0x40020010
 80057a0:	40020028 	.word	0x40020028
 80057a4:	40020040 	.word	0x40020040
 80057a8:	40020058 	.word	0x40020058
 80057ac:	40020070 	.word	0x40020070
 80057b0:	40020088 	.word	0x40020088
 80057b4:	400200a0 	.word	0x400200a0
 80057b8:	400200b8 	.word	0x400200b8
 80057bc:	40020410 	.word	0x40020410
 80057c0:	40020428 	.word	0x40020428
 80057c4:	40020440 	.word	0x40020440
 80057c8:	40020458 	.word	0x40020458
 80057cc:	40020470 	.word	0x40020470
 80057d0:	40020488 	.word	0x40020488
 80057d4:	400204a0 	.word	0x400204a0
 80057d8:	400204b8 	.word	0x400204b8
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0302 	and.w	r3, r3, #2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	bf14      	ite	ne
 80057ea:	2301      	movne	r3, #1
 80057ec:	2300      	moveq	r3, #0
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 8087 	beq.w	8005904 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057fa:	f003 031f 	and.w	r3, r3, #31
 80057fe:	2220      	movs	r2, #32
 8005800:	409a      	lsls	r2, r3
 8005802:	6a3b      	ldr	r3, [r7, #32]
 8005804:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b04      	cmp	r3, #4
 8005810:	d139      	bne.n	8005886 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0216 	bic.w	r2, r2, #22
 8005820:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695a      	ldr	r2, [r3, #20]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005830:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005836:	2b00      	cmp	r3, #0
 8005838:	d103      	bne.n	8005842 <HAL_DMA_IRQHandler+0x736>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800583e:	2b00      	cmp	r3, #0
 8005840:	d007      	beq.n	8005852 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f022 0208 	bic.w	r2, r2, #8
 8005850:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005856:	f003 031f 	and.w	r3, r3, #31
 800585a:	223f      	movs	r2, #63	; 0x3f
 800585c:	409a      	lsls	r2, r3
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005876:	2b00      	cmp	r3, #0
 8005878:	f000 834a 	beq.w	8005f10 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	4798      	blx	r3
          }
          return;
 8005884:	e344      	b.n	8005f10 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d018      	beq.n	80058c6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d108      	bne.n	80058b4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d02c      	beq.n	8005904 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	4798      	blx	r3
 80058b2:	e027      	b.n	8005904 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d023      	beq.n	8005904 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	4798      	blx	r3
 80058c4:	e01e      	b.n	8005904 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10f      	bne.n	80058f4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0210 	bic.w	r2, r2, #16
 80058e2:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d003      	beq.n	8005904 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005908:	2b00      	cmp	r3, #0
 800590a:	f000 8306 	beq.w	8005f1a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	f000 8088 	beq.w	8005a2c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2204      	movs	r2, #4
 8005920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a7a      	ldr	r2, [pc, #488]	; (8005b14 <HAL_DMA_IRQHandler+0xa08>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d04a      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a79      	ldr	r2, [pc, #484]	; (8005b18 <HAL_DMA_IRQHandler+0xa0c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d045      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a77      	ldr	r2, [pc, #476]	; (8005b1c <HAL_DMA_IRQHandler+0xa10>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d040      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a76      	ldr	r2, [pc, #472]	; (8005b20 <HAL_DMA_IRQHandler+0xa14>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d03b      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a74      	ldr	r2, [pc, #464]	; (8005b24 <HAL_DMA_IRQHandler+0xa18>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d036      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a73      	ldr	r2, [pc, #460]	; (8005b28 <HAL_DMA_IRQHandler+0xa1c>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d031      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a71      	ldr	r2, [pc, #452]	; (8005b2c <HAL_DMA_IRQHandler+0xa20>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d02c      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a70      	ldr	r2, [pc, #448]	; (8005b30 <HAL_DMA_IRQHandler+0xa24>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d027      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a6e      	ldr	r2, [pc, #440]	; (8005b34 <HAL_DMA_IRQHandler+0xa28>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d022      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	4a6d      	ldr	r2, [pc, #436]	; (8005b38 <HAL_DMA_IRQHandler+0xa2c>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d01d      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a6b      	ldr	r2, [pc, #428]	; (8005b3c <HAL_DMA_IRQHandler+0xa30>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d018      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a6a      	ldr	r2, [pc, #424]	; (8005b40 <HAL_DMA_IRQHandler+0xa34>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d013      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	4a68      	ldr	r2, [pc, #416]	; (8005b44 <HAL_DMA_IRQHandler+0xa38>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d00e      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a67      	ldr	r2, [pc, #412]	; (8005b48 <HAL_DMA_IRQHandler+0xa3c>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d009      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a65      	ldr	r2, [pc, #404]	; (8005b4c <HAL_DMA_IRQHandler+0xa40>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d004      	beq.n	80059c4 <HAL_DMA_IRQHandler+0x8b8>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a64      	ldr	r2, [pc, #400]	; (8005b50 <HAL_DMA_IRQHandler+0xa44>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d108      	bne.n	80059d6 <HAL_DMA_IRQHandler+0x8ca>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 0201 	bic.w	r2, r2, #1
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	e007      	b.n	80059e6 <HAL_DMA_IRQHandler+0x8da>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f022 0201 	bic.w	r2, r2, #1
 80059e4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	3301      	adds	r3, #1
 80059ea:	60fb      	str	r3, [r7, #12]
 80059ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d307      	bcc.n	8005a02 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0301 	and.w	r3, r3, #1
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1f2      	bne.n	80059e6 <HAL_DMA_IRQHandler+0x8da>
 8005a00:	e000      	b.n	8005a04 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005a02:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d004      	beq.n	8005a24 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8005a22:	e003      	b.n	8005a2c <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f000 8272 	beq.w	8005f1a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	4798      	blx	r3
 8005a3e:	e26c      	b.n	8005f1a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a43      	ldr	r2, [pc, #268]	; (8005b54 <HAL_DMA_IRQHandler+0xa48>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d022      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a42      	ldr	r2, [pc, #264]	; (8005b58 <HAL_DMA_IRQHandler+0xa4c>)
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d01d      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a40      	ldr	r2, [pc, #256]	; (8005b5c <HAL_DMA_IRQHandler+0xa50>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d018      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a3f      	ldr	r2, [pc, #252]	; (8005b60 <HAL_DMA_IRQHandler+0xa54>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d013      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a3d      	ldr	r2, [pc, #244]	; (8005b64 <HAL_DMA_IRQHandler+0xa58>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d00e      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a3c      	ldr	r2, [pc, #240]	; (8005b68 <HAL_DMA_IRQHandler+0xa5c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d009      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a3a      	ldr	r2, [pc, #232]	; (8005b6c <HAL_DMA_IRQHandler+0xa60>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d004      	beq.n	8005a90 <HAL_DMA_IRQHandler+0x984>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a39      	ldr	r2, [pc, #228]	; (8005b70 <HAL_DMA_IRQHandler+0xa64>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d101      	bne.n	8005a94 <HAL_DMA_IRQHandler+0x988>
 8005a90:	2301      	movs	r3, #1
 8005a92:	e000      	b.n	8005a96 <HAL_DMA_IRQHandler+0x98a>
 8005a94:	2300      	movs	r3, #0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f000 823f 	beq.w	8005f1a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aa8:	f003 031f 	and.w	r3, r3, #31
 8005aac:	2204      	movs	r2, #4
 8005aae:	409a      	lsls	r2, r3
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 80cd 	beq.w	8005c54 <HAL_DMA_IRQHandler+0xb48>
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	f000 80c7 	beq.w	8005c54 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aca:	f003 031f 	and.w	r3, r3, #31
 8005ace:	2204      	movs	r2, #4
 8005ad0:	409a      	lsls	r2, r3
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d049      	beq.n	8005b74 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d109      	bne.n	8005afe <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f000 8210 	beq.w	8005f14 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005afc:	e20a      	b.n	8005f14 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	f000 8206 	beq.w	8005f14 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005b10:	e200      	b.n	8005f14 <HAL_DMA_IRQHandler+0xe08>
 8005b12:	bf00      	nop
 8005b14:	40020010 	.word	0x40020010
 8005b18:	40020028 	.word	0x40020028
 8005b1c:	40020040 	.word	0x40020040
 8005b20:	40020058 	.word	0x40020058
 8005b24:	40020070 	.word	0x40020070
 8005b28:	40020088 	.word	0x40020088
 8005b2c:	400200a0 	.word	0x400200a0
 8005b30:	400200b8 	.word	0x400200b8
 8005b34:	40020410 	.word	0x40020410
 8005b38:	40020428 	.word	0x40020428
 8005b3c:	40020440 	.word	0x40020440
 8005b40:	40020458 	.word	0x40020458
 8005b44:	40020470 	.word	0x40020470
 8005b48:	40020488 	.word	0x40020488
 8005b4c:	400204a0 	.word	0x400204a0
 8005b50:	400204b8 	.word	0x400204b8
 8005b54:	58025408 	.word	0x58025408
 8005b58:	5802541c 	.word	0x5802541c
 8005b5c:	58025430 	.word	0x58025430
 8005b60:	58025444 	.word	0x58025444
 8005b64:	58025458 	.word	0x58025458
 8005b68:	5802546c 	.word	0x5802546c
 8005b6c:	58025480 	.word	0x58025480
 8005b70:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	f003 0320 	and.w	r3, r3, #32
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d160      	bne.n	8005c40 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a8c      	ldr	r2, [pc, #560]	; (8005db4 <HAL_DMA_IRQHandler+0xca8>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d04a      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a8a      	ldr	r2, [pc, #552]	; (8005db8 <HAL_DMA_IRQHandler+0xcac>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d045      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a89      	ldr	r2, [pc, #548]	; (8005dbc <HAL_DMA_IRQHandler+0xcb0>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d040      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a87      	ldr	r2, [pc, #540]	; (8005dc0 <HAL_DMA_IRQHandler+0xcb4>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d03b      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a86      	ldr	r2, [pc, #536]	; (8005dc4 <HAL_DMA_IRQHandler+0xcb8>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d036      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a84      	ldr	r2, [pc, #528]	; (8005dc8 <HAL_DMA_IRQHandler+0xcbc>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d031      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a83      	ldr	r2, [pc, #524]	; (8005dcc <HAL_DMA_IRQHandler+0xcc0>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d02c      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a81      	ldr	r2, [pc, #516]	; (8005dd0 <HAL_DMA_IRQHandler+0xcc4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d027      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a80      	ldr	r2, [pc, #512]	; (8005dd4 <HAL_DMA_IRQHandler+0xcc8>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d022      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a7e      	ldr	r2, [pc, #504]	; (8005dd8 <HAL_DMA_IRQHandler+0xccc>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d01d      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	4a7d      	ldr	r2, [pc, #500]	; (8005ddc <HAL_DMA_IRQHandler+0xcd0>)
 8005be8:	4293      	cmp	r3, r2
 8005bea:	d018      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	4a7b      	ldr	r2, [pc, #492]	; (8005de0 <HAL_DMA_IRQHandler+0xcd4>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d013      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a7a      	ldr	r2, [pc, #488]	; (8005de4 <HAL_DMA_IRQHandler+0xcd8>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d00e      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4a78      	ldr	r2, [pc, #480]	; (8005de8 <HAL_DMA_IRQHandler+0xcdc>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d009      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a77      	ldr	r2, [pc, #476]	; (8005dec <HAL_DMA_IRQHandler+0xce0>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d004      	beq.n	8005c1e <HAL_DMA_IRQHandler+0xb12>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a75      	ldr	r2, [pc, #468]	; (8005df0 <HAL_DMA_IRQHandler+0xce4>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d108      	bne.n	8005c30 <HAL_DMA_IRQHandler+0xb24>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f022 0208 	bic.w	r2, r2, #8
 8005c2c:	601a      	str	r2, [r3, #0]
 8005c2e:	e007      	b.n	8005c40 <HAL_DMA_IRQHandler+0xb34>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0204 	bic.w	r2, r2, #4
 8005c3e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	f000 8165 	beq.w	8005f14 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c52:	e15f      	b.n	8005f14 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c58:	f003 031f 	and.w	r3, r3, #31
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	409a      	lsls	r2, r3
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	4013      	ands	r3, r2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f000 80c5 	beq.w	8005df4 <HAL_DMA_IRQHandler+0xce8>
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f003 0302 	and.w	r3, r3, #2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	f000 80bf 	beq.w	8005df4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c7a:	f003 031f 	and.w	r3, r3, #31
 8005c7e:	2202      	movs	r2, #2
 8005c80:	409a      	lsls	r2, r3
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d018      	beq.n	8005cc2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d109      	bne.n	8005cae <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 813a 	beq.w	8005f18 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005cac:	e134      	b.n	8005f18 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 8130 	beq.w	8005f18 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005cc0:	e12a      	b.n	8005f18 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f003 0320 	and.w	r3, r3, #32
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d168      	bne.n	8005d9e <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a38      	ldr	r2, [pc, #224]	; (8005db4 <HAL_DMA_IRQHandler+0xca8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d04a      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a37      	ldr	r2, [pc, #220]	; (8005db8 <HAL_DMA_IRQHandler+0xcac>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d045      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a35      	ldr	r2, [pc, #212]	; (8005dbc <HAL_DMA_IRQHandler+0xcb0>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d040      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a34      	ldr	r2, [pc, #208]	; (8005dc0 <HAL_DMA_IRQHandler+0xcb4>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d03b      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a32      	ldr	r2, [pc, #200]	; (8005dc4 <HAL_DMA_IRQHandler+0xcb8>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d036      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a31      	ldr	r2, [pc, #196]	; (8005dc8 <HAL_DMA_IRQHandler+0xcbc>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d031      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a2f      	ldr	r2, [pc, #188]	; (8005dcc <HAL_DMA_IRQHandler+0xcc0>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d02c      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a2e      	ldr	r2, [pc, #184]	; (8005dd0 <HAL_DMA_IRQHandler+0xcc4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d027      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a2c      	ldr	r2, [pc, #176]	; (8005dd4 <HAL_DMA_IRQHandler+0xcc8>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d022      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a2b      	ldr	r2, [pc, #172]	; (8005dd8 <HAL_DMA_IRQHandler+0xccc>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d01d      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a29      	ldr	r2, [pc, #164]	; (8005ddc <HAL_DMA_IRQHandler+0xcd0>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d018      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a28      	ldr	r2, [pc, #160]	; (8005de0 <HAL_DMA_IRQHandler+0xcd4>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d013      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a26      	ldr	r2, [pc, #152]	; (8005de4 <HAL_DMA_IRQHandler+0xcd8>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d00e      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a25      	ldr	r2, [pc, #148]	; (8005de8 <HAL_DMA_IRQHandler+0xcdc>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d009      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a23      	ldr	r2, [pc, #140]	; (8005dec <HAL_DMA_IRQHandler+0xce0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d004      	beq.n	8005d6c <HAL_DMA_IRQHandler+0xc60>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a22      	ldr	r2, [pc, #136]	; (8005df0 <HAL_DMA_IRQHandler+0xce4>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d108      	bne.n	8005d7e <HAL_DMA_IRQHandler+0xc72>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0214 	bic.w	r2, r2, #20
 8005d7a:	601a      	str	r2, [r3, #0]
 8005d7c:	e007      	b.n	8005d8e <HAL_DMA_IRQHandler+0xc82>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f022 020a 	bic.w	r2, r2, #10
 8005d8c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2200      	movs	r2, #0
 8005d92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 80b8 	beq.w	8005f18 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005db0:	e0b2      	b.n	8005f18 <HAL_DMA_IRQHandler+0xe0c>
 8005db2:	bf00      	nop
 8005db4:	40020010 	.word	0x40020010
 8005db8:	40020028 	.word	0x40020028
 8005dbc:	40020040 	.word	0x40020040
 8005dc0:	40020058 	.word	0x40020058
 8005dc4:	40020070 	.word	0x40020070
 8005dc8:	40020088 	.word	0x40020088
 8005dcc:	400200a0 	.word	0x400200a0
 8005dd0:	400200b8 	.word	0x400200b8
 8005dd4:	40020410 	.word	0x40020410
 8005dd8:	40020428 	.word	0x40020428
 8005ddc:	40020440 	.word	0x40020440
 8005de0:	40020458 	.word	0x40020458
 8005de4:	40020470 	.word	0x40020470
 8005de8:	40020488 	.word	0x40020488
 8005dec:	400204a0 	.word	0x400204a0
 8005df0:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005df8:	f003 031f 	and.w	r3, r3, #31
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	409a      	lsls	r2, r3
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	4013      	ands	r3, r2
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 8088 	beq.w	8005f1a <HAL_DMA_IRQHandler+0xe0e>
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	f000 8082 	beq.w	8005f1a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a41      	ldr	r2, [pc, #260]	; (8005f20 <HAL_DMA_IRQHandler+0xe14>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d04a      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a3f      	ldr	r2, [pc, #252]	; (8005f24 <HAL_DMA_IRQHandler+0xe18>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d045      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a3e      	ldr	r2, [pc, #248]	; (8005f28 <HAL_DMA_IRQHandler+0xe1c>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d040      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a3c      	ldr	r2, [pc, #240]	; (8005f2c <HAL_DMA_IRQHandler+0xe20>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d03b      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a3b      	ldr	r2, [pc, #236]	; (8005f30 <HAL_DMA_IRQHandler+0xe24>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d036      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a39      	ldr	r2, [pc, #228]	; (8005f34 <HAL_DMA_IRQHandler+0xe28>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d031      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a38      	ldr	r2, [pc, #224]	; (8005f38 <HAL_DMA_IRQHandler+0xe2c>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d02c      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a36      	ldr	r2, [pc, #216]	; (8005f3c <HAL_DMA_IRQHandler+0xe30>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d027      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a35      	ldr	r2, [pc, #212]	; (8005f40 <HAL_DMA_IRQHandler+0xe34>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d022      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a33      	ldr	r2, [pc, #204]	; (8005f44 <HAL_DMA_IRQHandler+0xe38>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d01d      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a32      	ldr	r2, [pc, #200]	; (8005f48 <HAL_DMA_IRQHandler+0xe3c>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d018      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a30      	ldr	r2, [pc, #192]	; (8005f4c <HAL_DMA_IRQHandler+0xe40>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d013      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a2f      	ldr	r2, [pc, #188]	; (8005f50 <HAL_DMA_IRQHandler+0xe44>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d00e      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a2d      	ldr	r2, [pc, #180]	; (8005f54 <HAL_DMA_IRQHandler+0xe48>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d009      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a2c      	ldr	r2, [pc, #176]	; (8005f58 <HAL_DMA_IRQHandler+0xe4c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d004      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0xdaa>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a2a      	ldr	r2, [pc, #168]	; (8005f5c <HAL_DMA_IRQHandler+0xe50>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d108      	bne.n	8005ec8 <HAL_DMA_IRQHandler+0xdbc>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f022 021c 	bic.w	r2, r2, #28
 8005ec4:	601a      	str	r2, [r3, #0]
 8005ec6:	e007      	b.n	8005ed8 <HAL_DMA_IRQHandler+0xdcc>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 020e 	bic.w	r2, r2, #14
 8005ed6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005edc:	f003 031f 	and.w	r3, r3, #31
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	409a      	lsls	r2, r3
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d009      	beq.n	8005f1a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	4798      	blx	r3
 8005f0e:	e004      	b.n	8005f1a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005f10:	bf00      	nop
 8005f12:	e002      	b.n	8005f1a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f14:	bf00      	nop
 8005f16:	e000      	b.n	8005f1a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f18:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005f1a:	3728      	adds	r7, #40	; 0x28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}
 8005f20:	40020010 	.word	0x40020010
 8005f24:	40020028 	.word	0x40020028
 8005f28:	40020040 	.word	0x40020040
 8005f2c:	40020058 	.word	0x40020058
 8005f30:	40020070 	.word	0x40020070
 8005f34:	40020088 	.word	0x40020088
 8005f38:	400200a0 	.word	0x400200a0
 8005f3c:	400200b8 	.word	0x400200b8
 8005f40:	40020410 	.word	0x40020410
 8005f44:	40020428 	.word	0x40020428
 8005f48:	40020440 	.word	0x40020440
 8005f4c:	40020458 	.word	0x40020458
 8005f50:	40020470 	.word	0x40020470
 8005f54:	40020488 	.word	0x40020488
 8005f58:	400204a0 	.word	0x400204a0
 8005f5c:	400204b8 	.word	0x400204b8

08005f60 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr

08005f78 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b087      	sub	sp, #28
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
 8005f84:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f8a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f90:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a84      	ldr	r2, [pc, #528]	; (80061a8 <DMA_SetConfig+0x230>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d072      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4a82      	ldr	r2, [pc, #520]	; (80061ac <DMA_SetConfig+0x234>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d06d      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4a81      	ldr	r2, [pc, #516]	; (80061b0 <DMA_SetConfig+0x238>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d068      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4a7f      	ldr	r2, [pc, #508]	; (80061b4 <DMA_SetConfig+0x23c>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d063      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a7e      	ldr	r2, [pc, #504]	; (80061b8 <DMA_SetConfig+0x240>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d05e      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a7c      	ldr	r2, [pc, #496]	; (80061bc <DMA_SetConfig+0x244>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d059      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a7b      	ldr	r2, [pc, #492]	; (80061c0 <DMA_SetConfig+0x248>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d054      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a79      	ldr	r2, [pc, #484]	; (80061c4 <DMA_SetConfig+0x24c>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d04f      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a78      	ldr	r2, [pc, #480]	; (80061c8 <DMA_SetConfig+0x250>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d04a      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a76      	ldr	r2, [pc, #472]	; (80061cc <DMA_SetConfig+0x254>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d045      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a75      	ldr	r2, [pc, #468]	; (80061d0 <DMA_SetConfig+0x258>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d040      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a73      	ldr	r2, [pc, #460]	; (80061d4 <DMA_SetConfig+0x25c>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d03b      	beq.n	8006082 <DMA_SetConfig+0x10a>
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a72      	ldr	r2, [pc, #456]	; (80061d8 <DMA_SetConfig+0x260>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d036      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a70      	ldr	r2, [pc, #448]	; (80061dc <DMA_SetConfig+0x264>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d031      	beq.n	8006082 <DMA_SetConfig+0x10a>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a6f      	ldr	r2, [pc, #444]	; (80061e0 <DMA_SetConfig+0x268>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d02c      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a6d      	ldr	r2, [pc, #436]	; (80061e4 <DMA_SetConfig+0x26c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d027      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a6c      	ldr	r2, [pc, #432]	; (80061e8 <DMA_SetConfig+0x270>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d022      	beq.n	8006082 <DMA_SetConfig+0x10a>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a6a      	ldr	r2, [pc, #424]	; (80061ec <DMA_SetConfig+0x274>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d01d      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4a69      	ldr	r2, [pc, #420]	; (80061f0 <DMA_SetConfig+0x278>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d018      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4a67      	ldr	r2, [pc, #412]	; (80061f4 <DMA_SetConfig+0x27c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d013      	beq.n	8006082 <DMA_SetConfig+0x10a>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	4a66      	ldr	r2, [pc, #408]	; (80061f8 <DMA_SetConfig+0x280>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00e      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4a64      	ldr	r2, [pc, #400]	; (80061fc <DMA_SetConfig+0x284>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d009      	beq.n	8006082 <DMA_SetConfig+0x10a>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4a63      	ldr	r2, [pc, #396]	; (8006200 <DMA_SetConfig+0x288>)
 8006074:	4293      	cmp	r3, r2
 8006076:	d004      	beq.n	8006082 <DMA_SetConfig+0x10a>
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	4a61      	ldr	r2, [pc, #388]	; (8006204 <DMA_SetConfig+0x28c>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d101      	bne.n	8006086 <DMA_SetConfig+0x10e>
 8006082:	2301      	movs	r3, #1
 8006084:	e000      	b.n	8006088 <DMA_SetConfig+0x110>
 8006086:	2300      	movs	r3, #0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00d      	beq.n	80060a8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006094:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d004      	beq.n	80060a8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80060a6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a3e      	ldr	r2, [pc, #248]	; (80061a8 <DMA_SetConfig+0x230>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d04a      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a3d      	ldr	r2, [pc, #244]	; (80061ac <DMA_SetConfig+0x234>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d045      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a3b      	ldr	r2, [pc, #236]	; (80061b0 <DMA_SetConfig+0x238>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d040      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a3a      	ldr	r2, [pc, #232]	; (80061b4 <DMA_SetConfig+0x23c>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d03b      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a38      	ldr	r2, [pc, #224]	; (80061b8 <DMA_SetConfig+0x240>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d036      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a37      	ldr	r2, [pc, #220]	; (80061bc <DMA_SetConfig+0x244>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d031      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a35      	ldr	r2, [pc, #212]	; (80061c0 <DMA_SetConfig+0x248>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d02c      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a34      	ldr	r2, [pc, #208]	; (80061c4 <DMA_SetConfig+0x24c>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d027      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a32      	ldr	r2, [pc, #200]	; (80061c8 <DMA_SetConfig+0x250>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d022      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a31      	ldr	r2, [pc, #196]	; (80061cc <DMA_SetConfig+0x254>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d01d      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a2f      	ldr	r2, [pc, #188]	; (80061d0 <DMA_SetConfig+0x258>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d018      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a2e      	ldr	r2, [pc, #184]	; (80061d4 <DMA_SetConfig+0x25c>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a2c      	ldr	r2, [pc, #176]	; (80061d8 <DMA_SetConfig+0x260>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00e      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a2b      	ldr	r2, [pc, #172]	; (80061dc <DMA_SetConfig+0x264>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d009      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a29      	ldr	r2, [pc, #164]	; (80061e0 <DMA_SetConfig+0x268>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d004      	beq.n	8006148 <DMA_SetConfig+0x1d0>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a28      	ldr	r2, [pc, #160]	; (80061e4 <DMA_SetConfig+0x26c>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d101      	bne.n	800614c <DMA_SetConfig+0x1d4>
 8006148:	2301      	movs	r3, #1
 800614a:	e000      	b.n	800614e <DMA_SetConfig+0x1d6>
 800614c:	2300      	movs	r3, #0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d05a      	beq.n	8006208 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006156:	f003 031f 	and.w	r3, r3, #31
 800615a:	223f      	movs	r2, #63	; 0x3f
 800615c:	409a      	lsls	r2, r3
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006170:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	683a      	ldr	r2, [r7, #0]
 8006178:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	2b40      	cmp	r3, #64	; 0x40
 8006180:	d108      	bne.n	8006194 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68ba      	ldr	r2, [r7, #8]
 8006190:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006192:	e087      	b.n	80062a4 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	60da      	str	r2, [r3, #12]
}
 80061a4:	e07e      	b.n	80062a4 <DMA_SetConfig+0x32c>
 80061a6:	bf00      	nop
 80061a8:	40020010 	.word	0x40020010
 80061ac:	40020028 	.word	0x40020028
 80061b0:	40020040 	.word	0x40020040
 80061b4:	40020058 	.word	0x40020058
 80061b8:	40020070 	.word	0x40020070
 80061bc:	40020088 	.word	0x40020088
 80061c0:	400200a0 	.word	0x400200a0
 80061c4:	400200b8 	.word	0x400200b8
 80061c8:	40020410 	.word	0x40020410
 80061cc:	40020428 	.word	0x40020428
 80061d0:	40020440 	.word	0x40020440
 80061d4:	40020458 	.word	0x40020458
 80061d8:	40020470 	.word	0x40020470
 80061dc:	40020488 	.word	0x40020488
 80061e0:	400204a0 	.word	0x400204a0
 80061e4:	400204b8 	.word	0x400204b8
 80061e8:	58025408 	.word	0x58025408
 80061ec:	5802541c 	.word	0x5802541c
 80061f0:	58025430 	.word	0x58025430
 80061f4:	58025444 	.word	0x58025444
 80061f8:	58025458 	.word	0x58025458
 80061fc:	5802546c 	.word	0x5802546c
 8006200:	58025480 	.word	0x58025480
 8006204:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a28      	ldr	r2, [pc, #160]	; (80062b0 <DMA_SetConfig+0x338>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d022      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a27      	ldr	r2, [pc, #156]	; (80062b4 <DMA_SetConfig+0x33c>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d01d      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a25      	ldr	r2, [pc, #148]	; (80062b8 <DMA_SetConfig+0x340>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d018      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a24      	ldr	r2, [pc, #144]	; (80062bc <DMA_SetConfig+0x344>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d013      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a22      	ldr	r2, [pc, #136]	; (80062c0 <DMA_SetConfig+0x348>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d00e      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a21      	ldr	r2, [pc, #132]	; (80062c4 <DMA_SetConfig+0x34c>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d009      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a1f      	ldr	r2, [pc, #124]	; (80062c8 <DMA_SetConfig+0x350>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d004      	beq.n	8006258 <DMA_SetConfig+0x2e0>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1e      	ldr	r2, [pc, #120]	; (80062cc <DMA_SetConfig+0x354>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d101      	bne.n	800625c <DMA_SetConfig+0x2e4>
 8006258:	2301      	movs	r3, #1
 800625a:	e000      	b.n	800625e <DMA_SetConfig+0x2e6>
 800625c:	2300      	movs	r3, #0
 800625e:	2b00      	cmp	r3, #0
 8006260:	d020      	beq.n	80062a4 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006266:	f003 031f 	and.w	r3, r3, #31
 800626a:	2201      	movs	r2, #1
 800626c:	409a      	lsls	r2, r3
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	2b40      	cmp	r3, #64	; 0x40
 8006280:	d108      	bne.n	8006294 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68ba      	ldr	r2, [r7, #8]
 8006290:	60da      	str	r2, [r3, #12]
}
 8006292:	e007      	b.n	80062a4 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	68ba      	ldr	r2, [r7, #8]
 800629a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	60da      	str	r2, [r3, #12]
}
 80062a4:	bf00      	nop
 80062a6:	371c      	adds	r7, #28
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr
 80062b0:	58025408 	.word	0x58025408
 80062b4:	5802541c 	.word	0x5802541c
 80062b8:	58025430 	.word	0x58025430
 80062bc:	58025444 	.word	0x58025444
 80062c0:	58025458 	.word	0x58025458
 80062c4:	5802546c 	.word	0x5802546c
 80062c8:	58025480 	.word	0x58025480
 80062cc:	58025494 	.word	0x58025494

080062d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a42      	ldr	r2, [pc, #264]	; (80063e8 <DMA_CalcBaseAndBitshift+0x118>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d04a      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a41      	ldr	r2, [pc, #260]	; (80063ec <DMA_CalcBaseAndBitshift+0x11c>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d045      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a3f      	ldr	r2, [pc, #252]	; (80063f0 <DMA_CalcBaseAndBitshift+0x120>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d040      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a3e      	ldr	r2, [pc, #248]	; (80063f4 <DMA_CalcBaseAndBitshift+0x124>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d03b      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a3c      	ldr	r2, [pc, #240]	; (80063f8 <DMA_CalcBaseAndBitshift+0x128>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d036      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a3b      	ldr	r2, [pc, #236]	; (80063fc <DMA_CalcBaseAndBitshift+0x12c>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d031      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a39      	ldr	r2, [pc, #228]	; (8006400 <DMA_CalcBaseAndBitshift+0x130>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d02c      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a38      	ldr	r2, [pc, #224]	; (8006404 <DMA_CalcBaseAndBitshift+0x134>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d027      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a36      	ldr	r2, [pc, #216]	; (8006408 <DMA_CalcBaseAndBitshift+0x138>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d022      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a35      	ldr	r2, [pc, #212]	; (800640c <DMA_CalcBaseAndBitshift+0x13c>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d01d      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a33      	ldr	r2, [pc, #204]	; (8006410 <DMA_CalcBaseAndBitshift+0x140>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d018      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a32      	ldr	r2, [pc, #200]	; (8006414 <DMA_CalcBaseAndBitshift+0x144>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d013      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a30      	ldr	r2, [pc, #192]	; (8006418 <DMA_CalcBaseAndBitshift+0x148>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d00e      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a2f      	ldr	r2, [pc, #188]	; (800641c <DMA_CalcBaseAndBitshift+0x14c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d009      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a2d      	ldr	r2, [pc, #180]	; (8006420 <DMA_CalcBaseAndBitshift+0x150>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d004      	beq.n	8006378 <DMA_CalcBaseAndBitshift+0xa8>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a2c      	ldr	r2, [pc, #176]	; (8006424 <DMA_CalcBaseAndBitshift+0x154>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d101      	bne.n	800637c <DMA_CalcBaseAndBitshift+0xac>
 8006378:	2301      	movs	r3, #1
 800637a:	e000      	b.n	800637e <DMA_CalcBaseAndBitshift+0xae>
 800637c:	2300      	movs	r3, #0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d024      	beq.n	80063cc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	b2db      	uxtb	r3, r3
 8006388:	3b10      	subs	r3, #16
 800638a:	4a27      	ldr	r2, [pc, #156]	; (8006428 <DMA_CalcBaseAndBitshift+0x158>)
 800638c:	fba2 2303 	umull	r2, r3, r2, r3
 8006390:	091b      	lsrs	r3, r3, #4
 8006392:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	4a24      	ldr	r2, [pc, #144]	; (800642c <DMA_CalcBaseAndBitshift+0x15c>)
 800639c:	5cd3      	ldrb	r3, [r2, r3]
 800639e:	461a      	mov	r2, r3
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2b03      	cmp	r3, #3
 80063a8:	d908      	bls.n	80063bc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	461a      	mov	r2, r3
 80063b0:	4b1f      	ldr	r3, [pc, #124]	; (8006430 <DMA_CalcBaseAndBitshift+0x160>)
 80063b2:	4013      	ands	r3, r2
 80063b4:	1d1a      	adds	r2, r3, #4
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	659a      	str	r2, [r3, #88]	; 0x58
 80063ba:	e00d      	b.n	80063d8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	4b1b      	ldr	r3, [pc, #108]	; (8006430 <DMA_CalcBaseAndBitshift+0x160>)
 80063c4:	4013      	ands	r3, r2
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	6593      	str	r3, [r2, #88]	; 0x58
 80063ca:	e005      	b.n	80063d8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80063dc:	4618      	mov	r0, r3
 80063de:	3714      	adds	r7, #20
 80063e0:	46bd      	mov	sp, r7
 80063e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e6:	4770      	bx	lr
 80063e8:	40020010 	.word	0x40020010
 80063ec:	40020028 	.word	0x40020028
 80063f0:	40020040 	.word	0x40020040
 80063f4:	40020058 	.word	0x40020058
 80063f8:	40020070 	.word	0x40020070
 80063fc:	40020088 	.word	0x40020088
 8006400:	400200a0 	.word	0x400200a0
 8006404:	400200b8 	.word	0x400200b8
 8006408:	40020410 	.word	0x40020410
 800640c:	40020428 	.word	0x40020428
 8006410:	40020440 	.word	0x40020440
 8006414:	40020458 	.word	0x40020458
 8006418:	40020470 	.word	0x40020470
 800641c:	40020488 	.word	0x40020488
 8006420:	400204a0 	.word	0x400204a0
 8006424:	400204b8 	.word	0x400204b8
 8006428:	aaaaaaab 	.word	0xaaaaaaab
 800642c:	0800de1c 	.word	0x0800de1c
 8006430:	fffffc00 	.word	0xfffffc00

08006434 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800643c:	2300      	movs	r3, #0
 800643e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d120      	bne.n	800648a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800644c:	2b03      	cmp	r3, #3
 800644e:	d858      	bhi.n	8006502 <DMA_CheckFifoParam+0xce>
 8006450:	a201      	add	r2, pc, #4	; (adr r2, 8006458 <DMA_CheckFifoParam+0x24>)
 8006452:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006456:	bf00      	nop
 8006458:	08006469 	.word	0x08006469
 800645c:	0800647b 	.word	0x0800647b
 8006460:	08006469 	.word	0x08006469
 8006464:	08006503 	.word	0x08006503
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d048      	beq.n	8006506 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006478:	e045      	b.n	8006506 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006482:	d142      	bne.n	800650a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8006484:	2301      	movs	r3, #1
 8006486:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006488:	e03f      	b.n	800650a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006492:	d123      	bne.n	80064dc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006498:	2b03      	cmp	r3, #3
 800649a:	d838      	bhi.n	800650e <DMA_CheckFifoParam+0xda>
 800649c:	a201      	add	r2, pc, #4	; (adr r2, 80064a4 <DMA_CheckFifoParam+0x70>)
 800649e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a2:	bf00      	nop
 80064a4:	080064b5 	.word	0x080064b5
 80064a8:	080064bb 	.word	0x080064bb
 80064ac:	080064b5 	.word	0x080064b5
 80064b0:	080064cd 	.word	0x080064cd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	73fb      	strb	r3, [r7, #15]
        break;
 80064b8:	e030      	b.n	800651c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d025      	beq.n	8006512 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80064ca:	e022      	b.n	8006512 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80064d4:	d11f      	bne.n	8006516 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80064da:	e01c      	b.n	8006516 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064e0:	2b02      	cmp	r3, #2
 80064e2:	d902      	bls.n	80064ea <DMA_CheckFifoParam+0xb6>
 80064e4:	2b03      	cmp	r3, #3
 80064e6:	d003      	beq.n	80064f0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80064e8:	e018      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	73fb      	strb	r3, [r7, #15]
        break;
 80064ee:	e015      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00e      	beq.n	800651a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
    break;
 8006500:	e00b      	b.n	800651a <DMA_CheckFifoParam+0xe6>
        break;
 8006502:	bf00      	nop
 8006504:	e00a      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        break;
 8006506:	bf00      	nop
 8006508:	e008      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        break;
 800650a:	bf00      	nop
 800650c:	e006      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        break;
 800650e:	bf00      	nop
 8006510:	e004      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        break;
 8006512:	bf00      	nop
 8006514:	e002      	b.n	800651c <DMA_CheckFifoParam+0xe8>
        break;
 8006516:	bf00      	nop
 8006518:	e000      	b.n	800651c <DMA_CheckFifoParam+0xe8>
    break;
 800651a:	bf00      	nop
    }
  }

  return status;
 800651c:	7bfb      	ldrb	r3, [r7, #15]
}
 800651e:	4618      	mov	r0, r3
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop

0800652c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a38      	ldr	r2, [pc, #224]	; (8006620 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d022      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a36      	ldr	r2, [pc, #216]	; (8006624 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d01d      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a35      	ldr	r2, [pc, #212]	; (8006628 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d018      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a33      	ldr	r2, [pc, #204]	; (800662c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d013      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a32      	ldr	r2, [pc, #200]	; (8006630 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d00e      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a30      	ldr	r2, [pc, #192]	; (8006634 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d009      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a2f      	ldr	r2, [pc, #188]	; (8006638 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d004      	beq.n	800658a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a2d      	ldr	r2, [pc, #180]	; (800663c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d101      	bne.n	800658e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800658a:	2301      	movs	r3, #1
 800658c:	e000      	b.n	8006590 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800658e:	2300      	movs	r3, #0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d01a      	beq.n	80065ca <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	b2db      	uxtb	r3, r3
 800659a:	3b08      	subs	r3, #8
 800659c:	4a28      	ldr	r2, [pc, #160]	; (8006640 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	091b      	lsrs	r3, r3, #4
 80065a4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4b26      	ldr	r3, [pc, #152]	; (8006644 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80065aa:	4413      	add	r3, r2
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	461a      	mov	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	4a24      	ldr	r2, [pc, #144]	; (8006648 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80065b8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f003 031f 	and.w	r3, r3, #31
 80065c0:	2201      	movs	r2, #1
 80065c2:	409a      	lsls	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80065c8:	e024      	b.n	8006614 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	b2db      	uxtb	r3, r3
 80065d0:	3b10      	subs	r3, #16
 80065d2:	4a1e      	ldr	r2, [pc, #120]	; (800664c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80065d4:	fba2 2303 	umull	r2, r3, r2, r3
 80065d8:	091b      	lsrs	r3, r3, #4
 80065da:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4a1c      	ldr	r2, [pc, #112]	; (8006650 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d806      	bhi.n	80065f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	4a1b      	ldr	r2, [pc, #108]	; (8006654 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d902      	bls.n	80065f2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	3308      	adds	r3, #8
 80065f0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4b18      	ldr	r3, [pc, #96]	; (8006658 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80065f6:	4413      	add	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	461a      	mov	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a16      	ldr	r2, [pc, #88]	; (800665c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006604:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f003 031f 	and.w	r3, r3, #31
 800660c:	2201      	movs	r2, #1
 800660e:	409a      	lsls	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006614:	bf00      	nop
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr
 8006620:	58025408 	.word	0x58025408
 8006624:	5802541c 	.word	0x5802541c
 8006628:	58025430 	.word	0x58025430
 800662c:	58025444 	.word	0x58025444
 8006630:	58025458 	.word	0x58025458
 8006634:	5802546c 	.word	0x5802546c
 8006638:	58025480 	.word	0x58025480
 800663c:	58025494 	.word	0x58025494
 8006640:	cccccccd 	.word	0xcccccccd
 8006644:	16009600 	.word	0x16009600
 8006648:	58025880 	.word	0x58025880
 800664c:	aaaaaaab 	.word	0xaaaaaaab
 8006650:	400204b8 	.word	0x400204b8
 8006654:	4002040f 	.word	0x4002040f
 8006658:	10008200 	.word	0x10008200
 800665c:	40020880 	.word	0x40020880

08006660 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	b2db      	uxtb	r3, r3
 800666e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d04a      	beq.n	800670c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	2b08      	cmp	r3, #8
 800667a:	d847      	bhi.n	800670c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a25      	ldr	r2, [pc, #148]	; (8006718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d022      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a24      	ldr	r2, [pc, #144]	; (800671c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d01d      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a22      	ldr	r2, [pc, #136]	; (8006720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d018      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a21      	ldr	r2, [pc, #132]	; (8006724 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d013      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a1f      	ldr	r2, [pc, #124]	; (8006728 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d00e      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a1e      	ldr	r2, [pc, #120]	; (800672c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d009      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a1c      	ldr	r2, [pc, #112]	; (8006730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a1b      	ldr	r2, [pc, #108]	; (8006734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d101      	bne.n	80066d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80066cc:	2301      	movs	r3, #1
 80066ce:	e000      	b.n	80066d2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80066d0:	2300      	movs	r3, #0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00a      	beq.n	80066ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	4b17      	ldr	r3, [pc, #92]	; (8006738 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80066da:	4413      	add	r3, r2
 80066dc:	009b      	lsls	r3, r3, #2
 80066de:	461a      	mov	r2, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a15      	ldr	r2, [pc, #84]	; (800673c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80066e8:	671a      	str	r2, [r3, #112]	; 0x70
 80066ea:	e009      	b.n	8006700 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80066ec:	68fa      	ldr	r2, [r7, #12]
 80066ee:	4b14      	ldr	r3, [pc, #80]	; (8006740 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80066f0:	4413      	add	r3, r2
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	461a      	mov	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a11      	ldr	r2, [pc, #68]	; (8006744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80066fe:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	3b01      	subs	r3, #1
 8006704:	2201      	movs	r2, #1
 8006706:	409a      	lsls	r2, r3
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800670c:	bf00      	nop
 800670e:	3714      	adds	r7, #20
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	58025408 	.word	0x58025408
 800671c:	5802541c 	.word	0x5802541c
 8006720:	58025430 	.word	0x58025430
 8006724:	58025444 	.word	0x58025444
 8006728:	58025458 	.word	0x58025458
 800672c:	5802546c 	.word	0x5802546c
 8006730:	58025480 	.word	0x58025480
 8006734:	58025494 	.word	0x58025494
 8006738:	1600963f 	.word	0x1600963f
 800673c:	58025940 	.word	0x58025940
 8006740:	1000823f 	.word	0x1000823f
 8006744:	40020940 	.word	0x40020940

08006748 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006748:	b480      	push	{r7}
 800674a:	b089      	sub	sp, #36	; 0x24
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006752:	2300      	movs	r3, #0
 8006754:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006756:	4b89      	ldr	r3, [pc, #548]	; (800697c <HAL_GPIO_Init+0x234>)
 8006758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800675a:	e194      	b.n	8006a86 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	2101      	movs	r1, #1
 8006762:	69fb      	ldr	r3, [r7, #28]
 8006764:	fa01 f303 	lsl.w	r3, r1, r3
 8006768:	4013      	ands	r3, r2
 800676a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	2b00      	cmp	r3, #0
 8006770:	f000 8186 	beq.w	8006a80 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	2b01      	cmp	r3, #1
 800677a:	d00b      	beq.n	8006794 <HAL_GPIO_Init+0x4c>
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	2b02      	cmp	r3, #2
 8006782:	d007      	beq.n	8006794 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006788:	2b11      	cmp	r3, #17
 800678a:	d003      	beq.n	8006794 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	2b12      	cmp	r3, #18
 8006792:	d130      	bne.n	80067f6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800679a:	69fb      	ldr	r3, [r7, #28]
 800679c:	005b      	lsls	r3, r3, #1
 800679e:	2203      	movs	r2, #3
 80067a0:	fa02 f303 	lsl.w	r3, r2, r3
 80067a4:	43db      	mvns	r3, r3
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	4013      	ands	r3, r2
 80067aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68da      	ldr	r2, [r3, #12]
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	005b      	lsls	r3, r3, #1
 80067b4:	fa02 f303 	lsl.w	r3, r2, r3
 80067b8:	69ba      	ldr	r2, [r7, #24]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69ba      	ldr	r2, [r7, #24]
 80067c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80067ca:	2201      	movs	r2, #1
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	fa02 f303 	lsl.w	r3, r2, r3
 80067d2:	43db      	mvns	r3, r3
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	4013      	ands	r3, r2
 80067d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	091b      	lsrs	r3, r3, #4
 80067e0:	f003 0201 	and.w	r2, r3, #1
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ea:	69ba      	ldr	r2, [r7, #24]
 80067ec:	4313      	orrs	r3, r2
 80067ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	69ba      	ldr	r2, [r7, #24]
 80067f4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	005b      	lsls	r3, r3, #1
 8006800:	2203      	movs	r2, #3
 8006802:	fa02 f303 	lsl.w	r3, r2, r3
 8006806:	43db      	mvns	r3, r3
 8006808:	69ba      	ldr	r2, [r7, #24]
 800680a:	4013      	ands	r3, r2
 800680c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	689a      	ldr	r2, [r3, #8]
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	005b      	lsls	r3, r3, #1
 8006816:	fa02 f303 	lsl.w	r3, r2, r3
 800681a:	69ba      	ldr	r2, [r7, #24]
 800681c:	4313      	orrs	r3, r2
 800681e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	69ba      	ldr	r2, [r7, #24]
 8006824:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	2b02      	cmp	r3, #2
 800682c:	d003      	beq.n	8006836 <HAL_GPIO_Init+0xee>
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	2b12      	cmp	r3, #18
 8006834:	d123      	bne.n	800687e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006836:	69fb      	ldr	r3, [r7, #28]
 8006838:	08da      	lsrs	r2, r3, #3
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	3208      	adds	r2, #8
 800683e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006842:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006844:	69fb      	ldr	r3, [r7, #28]
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	220f      	movs	r2, #15
 800684e:	fa02 f303 	lsl.w	r3, r2, r3
 8006852:	43db      	mvns	r3, r3
 8006854:	69ba      	ldr	r2, [r7, #24]
 8006856:	4013      	ands	r3, r2
 8006858:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	691a      	ldr	r2, [r3, #16]
 800685e:	69fb      	ldr	r3, [r7, #28]
 8006860:	f003 0307 	and.w	r3, r3, #7
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	fa02 f303 	lsl.w	r3, r2, r3
 800686a:	69ba      	ldr	r2, [r7, #24]
 800686c:	4313      	orrs	r3, r2
 800686e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	08da      	lsrs	r2, r3, #3
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	3208      	adds	r2, #8
 8006878:	69b9      	ldr	r1, [r7, #24]
 800687a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	005b      	lsls	r3, r3, #1
 8006888:	2203      	movs	r2, #3
 800688a:	fa02 f303 	lsl.w	r3, r2, r3
 800688e:	43db      	mvns	r3, r3
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	4013      	ands	r3, r2
 8006894:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	f003 0203 	and.w	r2, r3, #3
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	005b      	lsls	r3, r3, #1
 80068a2:	fa02 f303 	lsl.w	r3, r2, r3
 80068a6:	69ba      	ldr	r2, [r7, #24]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 80e0 	beq.w	8006a80 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068c0:	4b2f      	ldr	r3, [pc, #188]	; (8006980 <HAL_GPIO_Init+0x238>)
 80068c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80068c6:	4a2e      	ldr	r2, [pc, #184]	; (8006980 <HAL_GPIO_Init+0x238>)
 80068c8:	f043 0302 	orr.w	r3, r3, #2
 80068cc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80068d0:	4b2b      	ldr	r3, [pc, #172]	; (8006980 <HAL_GPIO_Init+0x238>)
 80068d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	60fb      	str	r3, [r7, #12]
 80068dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80068de:	4a29      	ldr	r2, [pc, #164]	; (8006984 <HAL_GPIO_Init+0x23c>)
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	089b      	lsrs	r3, r3, #2
 80068e4:	3302      	adds	r3, #2
 80068e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	f003 0303 	and.w	r3, r3, #3
 80068f2:	009b      	lsls	r3, r3, #2
 80068f4:	220f      	movs	r2, #15
 80068f6:	fa02 f303 	lsl.w	r3, r2, r3
 80068fa:	43db      	mvns	r3, r3
 80068fc:	69ba      	ldr	r2, [r7, #24]
 80068fe:	4013      	ands	r3, r2
 8006900:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a20      	ldr	r2, [pc, #128]	; (8006988 <HAL_GPIO_Init+0x240>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d052      	beq.n	80069b0 <HAL_GPIO_Init+0x268>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a1f      	ldr	r2, [pc, #124]	; (800698c <HAL_GPIO_Init+0x244>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d031      	beq.n	8006976 <HAL_GPIO_Init+0x22e>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a1e      	ldr	r2, [pc, #120]	; (8006990 <HAL_GPIO_Init+0x248>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d02b      	beq.n	8006972 <HAL_GPIO_Init+0x22a>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a1d      	ldr	r2, [pc, #116]	; (8006994 <HAL_GPIO_Init+0x24c>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d025      	beq.n	800696e <HAL_GPIO_Init+0x226>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a1c      	ldr	r2, [pc, #112]	; (8006998 <HAL_GPIO_Init+0x250>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d01f      	beq.n	800696a <HAL_GPIO_Init+0x222>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a1b      	ldr	r2, [pc, #108]	; (800699c <HAL_GPIO_Init+0x254>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d019      	beq.n	8006966 <HAL_GPIO_Init+0x21e>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a1a      	ldr	r2, [pc, #104]	; (80069a0 <HAL_GPIO_Init+0x258>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d013      	beq.n	8006962 <HAL_GPIO_Init+0x21a>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a19      	ldr	r2, [pc, #100]	; (80069a4 <HAL_GPIO_Init+0x25c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00d      	beq.n	800695e <HAL_GPIO_Init+0x216>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a18      	ldr	r2, [pc, #96]	; (80069a8 <HAL_GPIO_Init+0x260>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d007      	beq.n	800695a <HAL_GPIO_Init+0x212>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a17      	ldr	r2, [pc, #92]	; (80069ac <HAL_GPIO_Init+0x264>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d101      	bne.n	8006956 <HAL_GPIO_Init+0x20e>
 8006952:	2309      	movs	r3, #9
 8006954:	e02d      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 8006956:	230a      	movs	r3, #10
 8006958:	e02b      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 800695a:	2308      	movs	r3, #8
 800695c:	e029      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 800695e:	2307      	movs	r3, #7
 8006960:	e027      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 8006962:	2306      	movs	r3, #6
 8006964:	e025      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 8006966:	2305      	movs	r3, #5
 8006968:	e023      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 800696a:	2304      	movs	r3, #4
 800696c:	e021      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 800696e:	2303      	movs	r3, #3
 8006970:	e01f      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 8006972:	2302      	movs	r3, #2
 8006974:	e01d      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 8006976:	2301      	movs	r3, #1
 8006978:	e01b      	b.n	80069b2 <HAL_GPIO_Init+0x26a>
 800697a:	bf00      	nop
 800697c:	58000080 	.word	0x58000080
 8006980:	58024400 	.word	0x58024400
 8006984:	58000400 	.word	0x58000400
 8006988:	58020000 	.word	0x58020000
 800698c:	58020400 	.word	0x58020400
 8006990:	58020800 	.word	0x58020800
 8006994:	58020c00 	.word	0x58020c00
 8006998:	58021000 	.word	0x58021000
 800699c:	58021400 	.word	0x58021400
 80069a0:	58021800 	.word	0x58021800
 80069a4:	58021c00 	.word	0x58021c00
 80069a8:	58022000 	.word	0x58022000
 80069ac:	58022400 	.word	0x58022400
 80069b0:	2300      	movs	r3, #0
 80069b2:	69fa      	ldr	r2, [r7, #28]
 80069b4:	f002 0203 	and.w	r2, r2, #3
 80069b8:	0092      	lsls	r2, r2, #2
 80069ba:	4093      	lsls	r3, r2
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	4313      	orrs	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80069c2:	4938      	ldr	r1, [pc, #224]	; (8006aa4 <HAL_GPIO_Init+0x35c>)
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	089b      	lsrs	r3, r3, #2
 80069c8:	3302      	adds	r3, #2
 80069ca:	69ba      	ldr	r2, [r7, #24]
 80069cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	43db      	mvns	r3, r3
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	4013      	ands	r3, r2
 80069de:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d003      	beq.n	80069f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80069ec:	69ba      	ldr	r2, [r7, #24]
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	43db      	mvns	r3, r3
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	4013      	ands	r3, r2
 8006a08:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	69ba      	ldr	r2, [r7, #24]
 8006a22:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	43db      	mvns	r3, r3
 8006a30:	69ba      	ldr	r2, [r7, #24]
 8006a32:	4013      	ands	r3, r2
 8006a34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d003      	beq.n	8006a4a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8006a42:	69ba      	ldr	r2, [r7, #24]
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	4313      	orrs	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006a4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	4013      	ands	r3, r2
 8006a62:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8006a70:	69ba      	ldr	r2, [r7, #24]
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006a78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	3301      	adds	r3, #1
 8006a84:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	69fb      	ldr	r3, [r7, #28]
 8006a8c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f47f ae63 	bne.w	800675c <HAL_GPIO_Init+0x14>
  }
}
 8006a96:	bf00      	nop
 8006a98:	bf00      	nop
 8006a9a:	3724      	adds	r7, #36	; 0x24
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	58000400 	.word	0x58000400

08006aa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	691a      	ldr	r2, [r3, #16]
 8006ab8:	887b      	ldrh	r3, [r7, #2]
 8006aba:	4013      	ands	r3, r2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	73fb      	strb	r3, [r7, #15]
 8006ac4:	e001      	b.n	8006aca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3714      	adds	r7, #20
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	460b      	mov	r3, r1
 8006ae2:	807b      	strh	r3, [r7, #2]
 8006ae4:	4613      	mov	r3, r2
 8006ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006ae8:	787b      	ldrb	r3, [r7, #1]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d003      	beq.n	8006af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006aee:	887a      	ldrh	r2, [r7, #2]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006af4:	e003      	b.n	8006afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006af6:	887b      	ldrh	r3, [r7, #2]
 8006af8:	041a      	lsls	r2, r3, #16
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	619a      	str	r2, [r3, #24]
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b085      	sub	sp, #20
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
 8006b12:	460b      	mov	r3, r1
 8006b14:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b1c:	887a      	ldrh	r2, [r7, #2]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	4013      	ands	r3, r2
 8006b22:	041a      	lsls	r2, r3, #16
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	43d9      	mvns	r1, r3
 8006b28:	887b      	ldrh	r3, [r7, #2]
 8006b2a:	400b      	ands	r3, r1
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	619a      	str	r2, [r3, #24]
}
 8006b32:	bf00      	nop
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8006b3e:	b580      	push	{r7, lr}
 8006b40:	b084      	sub	sp, #16
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d101      	bne.n	8006b50 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e041      	b.n	8006bd4 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8006b58:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f245 5255 	movw	r2, #21845	; 0x5555
 8006b62:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	6852      	ldr	r2, [r2, #4]
 8006b6c:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	6892      	ldr	r2, [r2, #8]
 8006b76:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006b78:	f7fc fea8 	bl	80038cc <HAL_GetTick>
 8006b7c:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006b7e:	e00f      	b.n	8006ba0 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8006b80:	f7fc fea4 	bl	80038cc <HAL_GetTick>
 8006b84:	4602      	mov	r2, r0
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	1ad3      	subs	r3, r2, r3
 8006b8a:	2b30      	cmp	r3, #48	; 0x30
 8006b8c:	d908      	bls.n	8006ba0 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d001      	beq.n	8006ba0 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e019      	b.n	8006bd4 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	68db      	ldr	r3, [r3, #12]
 8006ba6:	f003 0307 	and.w	r3, r3, #7
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1e8      	bne.n	8006b80 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	691a      	ldr	r2, [r3, #16]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d005      	beq.n	8006bc8 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	68d2      	ldr	r2, [r2, #12]
 8006bc4:	611a      	str	r2, [r3, #16]
 8006bc6:	e004      	b.n	8006bd2 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006bd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8006bec:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006c04:	4b19      	ldr	r3, [pc, #100]	; (8006c6c <HAL_PWREx_ConfigSupply+0x70>)
 8006c06:	68db      	ldr	r3, [r3, #12]
 8006c08:	f003 0304 	and.w	r3, r3, #4
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	d00a      	beq.n	8006c26 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006c10:	4b16      	ldr	r3, [pc, #88]	; (8006c6c <HAL_PWREx_ConfigSupply+0x70>)
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	f003 0307 	and.w	r3, r3, #7
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d001      	beq.n	8006c22 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e01f      	b.n	8006c62 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006c22:	2300      	movs	r3, #0
 8006c24:	e01d      	b.n	8006c62 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006c26:	4b11      	ldr	r3, [pc, #68]	; (8006c6c <HAL_PWREx_ConfigSupply+0x70>)
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	f023 0207 	bic.w	r2, r3, #7
 8006c2e:	490f      	ldr	r1, [pc, #60]	; (8006c6c <HAL_PWREx_ConfigSupply+0x70>)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006c36:	f7fc fe49 	bl	80038cc <HAL_GetTick>
 8006c3a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c3c:	e009      	b.n	8006c52 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006c3e:	f7fc fe45 	bl	80038cc <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c4c:	d901      	bls.n	8006c52 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e007      	b.n	8006c62 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c52:	4b06      	ldr	r3, [pc, #24]	; (8006c6c <HAL_PWREx_ConfigSupply+0x70>)
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006c5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c5e:	d1ee      	bne.n	8006c3e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	58024800 	.word	0x58024800

08006c70 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b08c      	sub	sp, #48	; 0x30
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d101      	bne.n	8006c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e3ff      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f000 8087 	beq.w	8006d9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c90:	4b99      	ldr	r3, [pc, #612]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006c98:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006c9a:	4b97      	ldr	r3, [pc, #604]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca2:	2b10      	cmp	r3, #16
 8006ca4:	d007      	beq.n	8006cb6 <HAL_RCC_OscConfig+0x46>
 8006ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca8:	2b18      	cmp	r3, #24
 8006caa:	d110      	bne.n	8006cce <HAL_RCC_OscConfig+0x5e>
 8006cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cae:	f003 0303 	and.w	r3, r3, #3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d10b      	bne.n	8006cce <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cb6:	4b90      	ldr	r3, [pc, #576]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d06c      	beq.n	8006d9c <HAL_RCC_OscConfig+0x12c>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d168      	bne.n	8006d9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e3d9      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cd6:	d106      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x76>
 8006cd8:	4b87      	ldr	r3, [pc, #540]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	4a86      	ldr	r2, [pc, #536]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ce2:	6013      	str	r3, [r2, #0]
 8006ce4:	e02e      	b.n	8006d44 <HAL_RCC_OscConfig+0xd4>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10c      	bne.n	8006d08 <HAL_RCC_OscConfig+0x98>
 8006cee:	4b82      	ldr	r3, [pc, #520]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a81      	ldr	r2, [pc, #516]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cf8:	6013      	str	r3, [r2, #0]
 8006cfa:	4b7f      	ldr	r3, [pc, #508]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a7e      	ldr	r2, [pc, #504]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d04:	6013      	str	r3, [r2, #0]
 8006d06:	e01d      	b.n	8006d44 <HAL_RCC_OscConfig+0xd4>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d10:	d10c      	bne.n	8006d2c <HAL_RCC_OscConfig+0xbc>
 8006d12:	4b79      	ldr	r3, [pc, #484]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a78      	ldr	r2, [pc, #480]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	4b76      	ldr	r3, [pc, #472]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a75      	ldr	r2, [pc, #468]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d28:	6013      	str	r3, [r2, #0]
 8006d2a:	e00b      	b.n	8006d44 <HAL_RCC_OscConfig+0xd4>
 8006d2c:	4b72      	ldr	r3, [pc, #456]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a71      	ldr	r2, [pc, #452]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	4b6f      	ldr	r3, [pc, #444]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a6e      	ldr	r2, [pc, #440]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d013      	beq.n	8006d74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d4c:	f7fc fdbe 	bl	80038cc <HAL_GetTick>
 8006d50:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d52:	e008      	b.n	8006d66 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d54:	f7fc fdba 	bl	80038cc <HAL_GetTick>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	2b64      	cmp	r3, #100	; 0x64
 8006d60:	d901      	bls.n	8006d66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e38d      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d66:	4b64      	ldr	r3, [pc, #400]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0f0      	beq.n	8006d54 <HAL_RCC_OscConfig+0xe4>
 8006d72:	e014      	b.n	8006d9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d74:	f7fc fdaa 	bl	80038cc <HAL_GetTick>
 8006d78:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006d7a:	e008      	b.n	8006d8e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d7c:	f7fc fda6 	bl	80038cc <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b64      	cmp	r3, #100	; 0x64
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e379      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006d8e:	4b5a      	ldr	r3, [pc, #360]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1f0      	bne.n	8006d7c <HAL_RCC_OscConfig+0x10c>
 8006d9a:	e000      	b.n	8006d9e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f000 80ae 	beq.w	8006f08 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dac:	4b52      	ldr	r3, [pc, #328]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006db4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006db6:	4b50      	ldr	r3, [pc, #320]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dba:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d007      	beq.n	8006dd2 <HAL_RCC_OscConfig+0x162>
 8006dc2:	6a3b      	ldr	r3, [r7, #32]
 8006dc4:	2b18      	cmp	r3, #24
 8006dc6:	d13a      	bne.n	8006e3e <HAL_RCC_OscConfig+0x1ce>
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	f003 0303 	and.w	r3, r3, #3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d135      	bne.n	8006e3e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dd2:	4b49      	ldr	r3, [pc, #292]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 0304 	and.w	r3, r3, #4
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d005      	beq.n	8006dea <HAL_RCC_OscConfig+0x17a>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	68db      	ldr	r3, [r3, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e34b      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dea:	f7fc fd7b 	bl	80038e4 <HAL_GetREVID>
 8006dee:	4603      	mov	r3, r0
 8006df0:	f241 0203 	movw	r2, #4099	; 0x1003
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d817      	bhi.n	8006e28 <HAL_RCC_OscConfig+0x1b8>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	2b40      	cmp	r3, #64	; 0x40
 8006dfe:	d108      	bne.n	8006e12 <HAL_RCC_OscConfig+0x1a2>
 8006e00:	4b3d      	ldr	r3, [pc, #244]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006e08:	4a3b      	ldr	r2, [pc, #236]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e0e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e10:	e07a      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e12:	4b39      	ldr	r3, [pc, #228]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	031b      	lsls	r3, r3, #12
 8006e20:	4935      	ldr	r1, [pc, #212]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e26:	e06f      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e28:	4b33      	ldr	r3, [pc, #204]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	691b      	ldr	r3, [r3, #16]
 8006e34:	061b      	lsls	r3, r3, #24
 8006e36:	4930      	ldr	r1, [pc, #192]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e3c:	e064      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	68db      	ldr	r3, [r3, #12]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d045      	beq.n	8006ed2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006e46:	4b2c      	ldr	r3, [pc, #176]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f023 0219 	bic.w	r2, r3, #25
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	4929      	ldr	r1, [pc, #164]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e58:	f7fc fd38 	bl	80038cc <HAL_GetTick>
 8006e5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e5e:	e008      	b.n	8006e72 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e60:	f7fc fd34 	bl	80038cc <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	2b02      	cmp	r3, #2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e307      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e72:	4b21      	ldr	r3, [pc, #132]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0304 	and.w	r3, r3, #4
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0f0      	beq.n	8006e60 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e7e:	f7fc fd31 	bl	80038e4 <HAL_GetREVID>
 8006e82:	4603      	mov	r3, r0
 8006e84:	f241 0203 	movw	r2, #4099	; 0x1003
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d817      	bhi.n	8006ebc <HAL_RCC_OscConfig+0x24c>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	2b40      	cmp	r3, #64	; 0x40
 8006e92:	d108      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x236>
 8006e94:	4b18      	ldr	r3, [pc, #96]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006e9c:	4a16      	ldr	r2, [pc, #88]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006e9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ea2:	6053      	str	r3, [r2, #4]
 8006ea4:	e030      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
 8006ea6:	4b14      	ldr	r3, [pc, #80]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	691b      	ldr	r3, [r3, #16]
 8006eb2:	031b      	lsls	r3, r3, #12
 8006eb4:	4910      	ldr	r1, [pc, #64]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	604b      	str	r3, [r1, #4]
 8006eba:	e025      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
 8006ebc:	4b0e      	ldr	r3, [pc, #56]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	061b      	lsls	r3, r3, #24
 8006eca:	490b      	ldr	r1, [pc, #44]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	604b      	str	r3, [r1, #4]
 8006ed0:	e01a      	b.n	8006f08 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ed2:	4b09      	ldr	r3, [pc, #36]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a08      	ldr	r2, [pc, #32]	; (8006ef8 <HAL_RCC_OscConfig+0x288>)
 8006ed8:	f023 0301 	bic.w	r3, r3, #1
 8006edc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ede:	f7fc fcf5 	bl	80038cc <HAL_GetTick>
 8006ee2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006ee4:	e00a      	b.n	8006efc <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ee6:	f7fc fcf1 	bl	80038cc <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	2b02      	cmp	r3, #2
 8006ef2:	d903      	bls.n	8006efc <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8006ef4:	2303      	movs	r3, #3
 8006ef6:	e2c4      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
 8006ef8:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006efc:	4ba4      	ldr	r3, [pc, #656]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0304 	and.w	r3, r3, #4
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d1ee      	bne.n	8006ee6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0310 	and.w	r3, r3, #16
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f000 80a9 	beq.w	8007068 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f16:	4b9e      	ldr	r3, [pc, #632]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f18:	691b      	ldr	r3, [r3, #16]
 8006f1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006f1e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006f20:	4b9b      	ldr	r3, [pc, #620]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f24:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006f26:	69bb      	ldr	r3, [r7, #24]
 8006f28:	2b08      	cmp	r3, #8
 8006f2a:	d007      	beq.n	8006f3c <HAL_RCC_OscConfig+0x2cc>
 8006f2c:	69bb      	ldr	r3, [r7, #24]
 8006f2e:	2b18      	cmp	r3, #24
 8006f30:	d13a      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x338>
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f003 0303 	and.w	r3, r3, #3
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d135      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006f3c:	4b94      	ldr	r3, [pc, #592]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d005      	beq.n	8006f54 <HAL_RCC_OscConfig+0x2e4>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	69db      	ldr	r3, [r3, #28]
 8006f4c:	2b80      	cmp	r3, #128	; 0x80
 8006f4e:	d001      	beq.n	8006f54 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e296      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f54:	f7fc fcc6 	bl	80038e4 <HAL_GetREVID>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	f241 0203 	movw	r2, #4099	; 0x1003
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d817      	bhi.n	8006f92 <HAL_RCC_OscConfig+0x322>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	2b20      	cmp	r3, #32
 8006f68:	d108      	bne.n	8006f7c <HAL_RCC_OscConfig+0x30c>
 8006f6a:	4b89      	ldr	r3, [pc, #548]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8006f72:	4a87      	ldr	r2, [pc, #540]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f74:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f78:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006f7a:	e075      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f7c:	4b84      	ldr	r3, [pc, #528]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f7e:	685b      	ldr	r3, [r3, #4]
 8006f80:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	069b      	lsls	r3, r3, #26
 8006f8a:	4981      	ldr	r1, [pc, #516]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006f90:	e06a      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f92:	4b7f      	ldr	r3, [pc, #508]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	061b      	lsls	r3, r3, #24
 8006fa0:	497b      	ldr	r1, [pc, #492]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006fa6:	e05f      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	69db      	ldr	r3, [r3, #28]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d042      	beq.n	8007036 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006fb0:	4b77      	ldr	r3, [pc, #476]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a76      	ldr	r2, [pc, #472]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fbc:	f7fc fc86 	bl	80038cc <HAL_GetTick>
 8006fc0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006fc2:	e008      	b.n	8006fd6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8006fc4:	f7fc fc82 	bl	80038cc <HAL_GetTick>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d901      	bls.n	8006fd6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e255      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006fd6:	4b6e      	ldr	r3, [pc, #440]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d0f0      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006fe2:	f7fc fc7f 	bl	80038e4 <HAL_GetREVID>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	f241 0203 	movw	r2, #4099	; 0x1003
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d817      	bhi.n	8007020 <HAL_RCC_OscConfig+0x3b0>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1b      	ldr	r3, [r3, #32]
 8006ff4:	2b20      	cmp	r3, #32
 8006ff6:	d108      	bne.n	800700a <HAL_RCC_OscConfig+0x39a>
 8006ff8:	4b65      	ldr	r3, [pc, #404]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8007000:	4a63      	ldr	r2, [pc, #396]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007002:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007006:	6053      	str	r3, [r2, #4]
 8007008:	e02e      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
 800700a:	4b61      	ldr	r3, [pc, #388]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a1b      	ldr	r3, [r3, #32]
 8007016:	069b      	lsls	r3, r3, #26
 8007018:	495d      	ldr	r1, [pc, #372]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800701a:	4313      	orrs	r3, r2
 800701c:	604b      	str	r3, [r1, #4]
 800701e:	e023      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
 8007020:	4b5b      	ldr	r3, [pc, #364]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	061b      	lsls	r3, r3, #24
 800702e:	4958      	ldr	r1, [pc, #352]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007030:	4313      	orrs	r3, r2
 8007032:	60cb      	str	r3, [r1, #12]
 8007034:	e018      	b.n	8007068 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007036:	4b56      	ldr	r3, [pc, #344]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a55      	ldr	r2, [pc, #340]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800703c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007042:	f7fc fc43 	bl	80038cc <HAL_GetTick>
 8007046:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800704a:	f7fc fc3f 	bl	80038cc <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e212      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800705c:	4b4c      	ldr	r3, [pc, #304]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1f0      	bne.n	800704a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d036      	beq.n	80070e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d019      	beq.n	80070b0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800707c:	4b44      	ldr	r3, [pc, #272]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800707e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007080:	4a43      	ldr	r2, [pc, #268]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007082:	f043 0301 	orr.w	r3, r3, #1
 8007086:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007088:	f7fc fc20 	bl	80038cc <HAL_GetTick>
 800708c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800708e:	e008      	b.n	80070a2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007090:	f7fc fc1c 	bl	80038cc <HAL_GetTick>
 8007094:	4602      	mov	r2, r0
 8007096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	2b02      	cmp	r3, #2
 800709c:	d901      	bls.n	80070a2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800709e:	2303      	movs	r3, #3
 80070a0:	e1ef      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80070a2:	4b3b      	ldr	r3, [pc, #236]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d0f0      	beq.n	8007090 <HAL_RCC_OscConfig+0x420>
 80070ae:	e018      	b.n	80070e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070b0:	4b37      	ldr	r3, [pc, #220]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070b4:	4a36      	ldr	r2, [pc, #216]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070b6:	f023 0301 	bic.w	r3, r3, #1
 80070ba:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070bc:	f7fc fc06 	bl	80038cc <HAL_GetTick>
 80070c0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80070c2:	e008      	b.n	80070d6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070c4:	f7fc fc02 	bl	80038cc <HAL_GetTick>
 80070c8:	4602      	mov	r2, r0
 80070ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070cc:	1ad3      	subs	r3, r2, r3
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d901      	bls.n	80070d6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80070d2:	2303      	movs	r3, #3
 80070d4:	e1d5      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80070d6:	4b2e      	ldr	r3, [pc, #184]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070da:	f003 0302 	and.w	r3, r3, #2
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1f0      	bne.n	80070c4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f003 0320 	and.w	r3, r3, #32
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d036      	beq.n	800715c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d019      	beq.n	800712a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80070f6:	4b26      	ldr	r3, [pc, #152]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a25      	ldr	r2, [pc, #148]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 80070fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007100:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007102:	f7fc fbe3 	bl	80038cc <HAL_GetTick>
 8007106:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007108:	e008      	b.n	800711c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800710a:	f7fc fbdf 	bl	80038cc <HAL_GetTick>
 800710e:	4602      	mov	r2, r0
 8007110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d901      	bls.n	800711c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	e1b2      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800711c:	4b1c      	ldr	r3, [pc, #112]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d0f0      	beq.n	800710a <HAL_RCC_OscConfig+0x49a>
 8007128:	e018      	b.n	800715c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800712a:	4b19      	ldr	r3, [pc, #100]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a18      	ldr	r2, [pc, #96]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007130:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007134:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007136:	f7fc fbc9 	bl	80038cc <HAL_GetTick>
 800713a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800713c:	e008      	b.n	8007150 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800713e:	f7fc fbc5 	bl	80038cc <HAL_GetTick>
 8007142:	4602      	mov	r2, r0
 8007144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007146:	1ad3      	subs	r3, r2, r3
 8007148:	2b02      	cmp	r3, #2
 800714a:	d901      	bls.n	8007150 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800714c:	2303      	movs	r3, #3
 800714e:	e198      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007150:	4b0f      	ldr	r3, [pc, #60]	; (8007190 <HAL_RCC_OscConfig+0x520>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007158:	2b00      	cmp	r3, #0
 800715a:	d1f0      	bne.n	800713e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0304 	and.w	r3, r3, #4
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 8085 	beq.w	8007274 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800716a:	4b0a      	ldr	r3, [pc, #40]	; (8007194 <HAL_RCC_OscConfig+0x524>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a09      	ldr	r2, [pc, #36]	; (8007194 <HAL_RCC_OscConfig+0x524>)
 8007170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007174:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007176:	f7fc fba9 	bl	80038cc <HAL_GetTick>
 800717a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800717c:	e00c      	b.n	8007198 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800717e:	f7fc fba5 	bl	80038cc <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	2b64      	cmp	r3, #100	; 0x64
 800718a:	d905      	bls.n	8007198 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800718c:	2303      	movs	r3, #3
 800718e:	e178      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
 8007190:	58024400 	.word	0x58024400
 8007194:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007198:	4b96      	ldr	r3, [pc, #600]	; (80073f4 <HAL_RCC_OscConfig+0x784>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d0ec      	beq.n	800717e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d106      	bne.n	80071ba <HAL_RCC_OscConfig+0x54a>
 80071ac:	4b92      	ldr	r3, [pc, #584]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071b0:	4a91      	ldr	r2, [pc, #580]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071b2:	f043 0301 	orr.w	r3, r3, #1
 80071b6:	6713      	str	r3, [r2, #112]	; 0x70
 80071b8:	e02d      	b.n	8007216 <HAL_RCC_OscConfig+0x5a6>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10c      	bne.n	80071dc <HAL_RCC_OscConfig+0x56c>
 80071c2:	4b8d      	ldr	r3, [pc, #564]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071c6:	4a8c      	ldr	r2, [pc, #560]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071c8:	f023 0301 	bic.w	r3, r3, #1
 80071cc:	6713      	str	r3, [r2, #112]	; 0x70
 80071ce:	4b8a      	ldr	r3, [pc, #552]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071d2:	4a89      	ldr	r2, [pc, #548]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071d4:	f023 0304 	bic.w	r3, r3, #4
 80071d8:	6713      	str	r3, [r2, #112]	; 0x70
 80071da:	e01c      	b.n	8007216 <HAL_RCC_OscConfig+0x5a6>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	2b05      	cmp	r3, #5
 80071e2:	d10c      	bne.n	80071fe <HAL_RCC_OscConfig+0x58e>
 80071e4:	4b84      	ldr	r3, [pc, #528]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071e8:	4a83      	ldr	r2, [pc, #524]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071ea:	f043 0304 	orr.w	r3, r3, #4
 80071ee:	6713      	str	r3, [r2, #112]	; 0x70
 80071f0:	4b81      	ldr	r3, [pc, #516]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071f4:	4a80      	ldr	r2, [pc, #512]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80071f6:	f043 0301 	orr.w	r3, r3, #1
 80071fa:	6713      	str	r3, [r2, #112]	; 0x70
 80071fc:	e00b      	b.n	8007216 <HAL_RCC_OscConfig+0x5a6>
 80071fe:	4b7e      	ldr	r3, [pc, #504]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007202:	4a7d      	ldr	r2, [pc, #500]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007204:	f023 0301 	bic.w	r3, r3, #1
 8007208:	6713      	str	r3, [r2, #112]	; 0x70
 800720a:	4b7b      	ldr	r3, [pc, #492]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800720c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800720e:	4a7a      	ldr	r2, [pc, #488]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007210:	f023 0304 	bic.w	r3, r3, #4
 8007214:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d015      	beq.n	800724a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800721e:	f7fc fb55 	bl	80038cc <HAL_GetTick>
 8007222:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007224:	e00a      	b.n	800723c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007226:	f7fc fb51 	bl	80038cc <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	f241 3288 	movw	r2, #5000	; 0x1388
 8007234:	4293      	cmp	r3, r2
 8007236:	d901      	bls.n	800723c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8007238:	2303      	movs	r3, #3
 800723a:	e122      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800723c:	4b6e      	ldr	r3, [pc, #440]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800723e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007240:	f003 0302 	and.w	r3, r3, #2
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0ee      	beq.n	8007226 <HAL_RCC_OscConfig+0x5b6>
 8007248:	e014      	b.n	8007274 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800724a:	f7fc fb3f 	bl	80038cc <HAL_GetTick>
 800724e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007250:	e00a      	b.n	8007268 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007252:	f7fc fb3b 	bl	80038cc <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007260:	4293      	cmp	r3, r2
 8007262:	d901      	bls.n	8007268 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e10c      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007268:	4b63      	ldr	r3, [pc, #396]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800726a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726c:	f003 0302 	and.w	r3, r3, #2
 8007270:	2b00      	cmp	r3, #0
 8007272:	d1ee      	bne.n	8007252 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 8101 	beq.w	8007480 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800727e:	4b5e      	ldr	r3, [pc, #376]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007286:	2b18      	cmp	r3, #24
 8007288:	f000 80bc 	beq.w	8007404 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007290:	2b02      	cmp	r3, #2
 8007292:	f040 8095 	bne.w	80073c0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007296:	4b58      	ldr	r3, [pc, #352]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a57      	ldr	r2, [pc, #348]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800729c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072a2:	f7fc fb13 	bl	80038cc <HAL_GetTick>
 80072a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072a8:	e008      	b.n	80072bc <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072aa:	f7fc fb0f 	bl	80038cc <HAL_GetTick>
 80072ae:	4602      	mov	r2, r0
 80072b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	2b02      	cmp	r3, #2
 80072b6:	d901      	bls.n	80072bc <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e0e2      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80072bc:	4b4e      	ldr	r3, [pc, #312]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d1f0      	bne.n	80072aa <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072c8:	4b4b      	ldr	r3, [pc, #300]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80072ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80072cc:	4b4b      	ldr	r3, [pc, #300]	; (80073fc <HAL_RCC_OscConfig+0x78c>)
 80072ce:	4013      	ands	r3, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80072d8:	0112      	lsls	r2, r2, #4
 80072da:	430a      	orrs	r2, r1
 80072dc:	4946      	ldr	r1, [pc, #280]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80072de:	4313      	orrs	r3, r2
 80072e0:	628b      	str	r3, [r1, #40]	; 0x28
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e6:	3b01      	subs	r3, #1
 80072e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f0:	3b01      	subs	r3, #1
 80072f2:	025b      	lsls	r3, r3, #9
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	431a      	orrs	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	3b01      	subs	r3, #1
 80072fe:	041b      	lsls	r3, r3, #16
 8007300:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007304:	431a      	orrs	r2, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800730a:	3b01      	subs	r3, #1
 800730c:	061b      	lsls	r3, r3, #24
 800730e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007312:	4939      	ldr	r1, [pc, #228]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007314:	4313      	orrs	r3, r2
 8007316:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8007318:	4b37      	ldr	r3, [pc, #220]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800731a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800731c:	4a36      	ldr	r2, [pc, #216]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800731e:	f023 0301 	bic.w	r3, r3, #1
 8007322:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007324:	4b34      	ldr	r3, [pc, #208]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007328:	4b35      	ldr	r3, [pc, #212]	; (8007400 <HAL_RCC_OscConfig+0x790>)
 800732a:	4013      	ands	r3, r2
 800732c:	687a      	ldr	r2, [r7, #4]
 800732e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8007330:	00d2      	lsls	r2, r2, #3
 8007332:	4931      	ldr	r1, [pc, #196]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007334:	4313      	orrs	r3, r2
 8007336:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007338:	4b2f      	ldr	r3, [pc, #188]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800733a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800733c:	f023 020c 	bic.w	r2, r3, #12
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007344:	492c      	ldr	r1, [pc, #176]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007346:	4313      	orrs	r3, r2
 8007348:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800734a:	4b2b      	ldr	r3, [pc, #172]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800734c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800734e:	f023 0202 	bic.w	r2, r3, #2
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007356:	4928      	ldr	r1, [pc, #160]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007358:	4313      	orrs	r3, r2
 800735a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800735c:	4b26      	ldr	r3, [pc, #152]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800735e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007360:	4a25      	ldr	r2, [pc, #148]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007362:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007366:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007368:	4b23      	ldr	r3, [pc, #140]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800736a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800736c:	4a22      	ldr	r2, [pc, #136]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800736e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007372:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007374:	4b20      	ldr	r3, [pc, #128]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007378:	4a1f      	ldr	r2, [pc, #124]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800737a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800737e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007380:	4b1d      	ldr	r3, [pc, #116]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007384:	4a1c      	ldr	r2, [pc, #112]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007386:	f043 0301 	orr.w	r3, r3, #1
 800738a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800738c:	4b1a      	ldr	r3, [pc, #104]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a19      	ldr	r2, [pc, #100]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 8007392:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007398:	f7fc fa98 	bl	80038cc <HAL_GetTick>
 800739c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800739e:	e008      	b.n	80073b2 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073a0:	f7fc fa94 	bl	80038cc <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d901      	bls.n	80073b2 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e067      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80073b2:	4b11      	ldr	r3, [pc, #68]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d0f0      	beq.n	80073a0 <HAL_RCC_OscConfig+0x730>
 80073be:	e05f      	b.n	8007480 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073c0:	4b0d      	ldr	r3, [pc, #52]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a0c      	ldr	r2, [pc, #48]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80073c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073cc:	f7fc fa7e 	bl	80038cc <HAL_GetTick>
 80073d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073d2:	e008      	b.n	80073e6 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073d4:	f7fc fa7a 	bl	80038cc <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073dc:	1ad3      	subs	r3, r2, r3
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d901      	bls.n	80073e6 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e04d      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80073e6:	4b04      	ldr	r3, [pc, #16]	; (80073f8 <HAL_RCC_OscConfig+0x788>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1f0      	bne.n	80073d4 <HAL_RCC_OscConfig+0x764>
 80073f2:	e045      	b.n	8007480 <HAL_RCC_OscConfig+0x810>
 80073f4:	58024800 	.word	0x58024800
 80073f8:	58024400 	.word	0x58024400
 80073fc:	fffffc0c 	.word	0xfffffc0c
 8007400:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007404:	4b21      	ldr	r3, [pc, #132]	; (800748c <HAL_RCC_OscConfig+0x81c>)
 8007406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007408:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800740a:	4b20      	ldr	r3, [pc, #128]	; (800748c <HAL_RCC_OscConfig+0x81c>)
 800740c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800740e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007414:	2b01      	cmp	r3, #1
 8007416:	d031      	beq.n	800747c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	f003 0203 	and.w	r2, r3, #3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007422:	429a      	cmp	r2, r3
 8007424:	d12a      	bne.n	800747c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007426:	693b      	ldr	r3, [r7, #16]
 8007428:	091b      	lsrs	r3, r3, #4
 800742a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007432:	429a      	cmp	r2, r3
 8007434:	d122      	bne.n	800747c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007440:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007442:	429a      	cmp	r2, r3
 8007444:	d11a      	bne.n	800747c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	0a5b      	lsrs	r3, r3, #9
 800744a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007452:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007454:	429a      	cmp	r2, r3
 8007456:	d111      	bne.n	800747c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	0c1b      	lsrs	r3, r3, #16
 800745c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007464:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007466:	429a      	cmp	r2, r3
 8007468:	d108      	bne.n	800747c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	0e1b      	lsrs	r3, r3, #24
 800746e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007476:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007478:	429a      	cmp	r2, r3
 800747a:	d001      	beq.n	8007480 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e000      	b.n	8007482 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3730      	adds	r7, #48	; 0x30
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	58024400 	.word	0x58024400

08007490 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d101      	bne.n	80074a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	e19c      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80074a4:	4b8a      	ldr	r3, [pc, #552]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 030f 	and.w	r3, r3, #15
 80074ac:	683a      	ldr	r2, [r7, #0]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d910      	bls.n	80074d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074b2:	4b87      	ldr	r3, [pc, #540]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f023 020f 	bic.w	r2, r3, #15
 80074ba:	4985      	ldr	r1, [pc, #532]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	4313      	orrs	r3, r2
 80074c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80074c2:	4b83      	ldr	r3, [pc, #524]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 030f 	and.w	r3, r3, #15
 80074ca:	683a      	ldr	r2, [r7, #0]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d001      	beq.n	80074d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e184      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 0304 	and.w	r3, r3, #4
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d010      	beq.n	8007502 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	691a      	ldr	r2, [r3, #16]
 80074e4:	4b7b      	ldr	r3, [pc, #492]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d908      	bls.n	8007502 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80074f0:	4b78      	ldr	r3, [pc, #480]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	691b      	ldr	r3, [r3, #16]
 80074fc:	4975      	ldr	r1, [pc, #468]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80074fe:	4313      	orrs	r3, r2
 8007500:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f003 0308 	and.w	r3, r3, #8
 800750a:	2b00      	cmp	r3, #0
 800750c:	d010      	beq.n	8007530 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	695a      	ldr	r2, [r3, #20]
 8007512:	4b70      	ldr	r3, [pc, #448]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800751a:	429a      	cmp	r2, r3
 800751c:	d908      	bls.n	8007530 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800751e:	4b6d      	ldr	r3, [pc, #436]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	695b      	ldr	r3, [r3, #20]
 800752a:	496a      	ldr	r1, [pc, #424]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800752c:	4313      	orrs	r3, r2
 800752e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0310 	and.w	r3, r3, #16
 8007538:	2b00      	cmp	r3, #0
 800753a:	d010      	beq.n	800755e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	699a      	ldr	r2, [r3, #24]
 8007540:	4b64      	ldr	r3, [pc, #400]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007542:	69db      	ldr	r3, [r3, #28]
 8007544:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007548:	429a      	cmp	r2, r3
 800754a:	d908      	bls.n	800755e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800754c:	4b61      	ldr	r3, [pc, #388]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	495e      	ldr	r1, [pc, #376]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800755a:	4313      	orrs	r3, r2
 800755c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0320 	and.w	r3, r3, #32
 8007566:	2b00      	cmp	r3, #0
 8007568:	d010      	beq.n	800758c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	69da      	ldr	r2, [r3, #28]
 800756e:	4b59      	ldr	r3, [pc, #356]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007570:	6a1b      	ldr	r3, [r3, #32]
 8007572:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8007576:	429a      	cmp	r2, r3
 8007578:	d908      	bls.n	800758c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800757a:	4b56      	ldr	r3, [pc, #344]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800757c:	6a1b      	ldr	r3, [r3, #32]
 800757e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	69db      	ldr	r3, [r3, #28]
 8007586:	4953      	ldr	r1, [pc, #332]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007588:	4313      	orrs	r3, r2
 800758a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f003 0302 	and.w	r3, r3, #2
 8007594:	2b00      	cmp	r3, #0
 8007596:	d010      	beq.n	80075ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68da      	ldr	r2, [r3, #12]
 800759c:	4b4d      	ldr	r3, [pc, #308]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	f003 030f 	and.w	r3, r3, #15
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d908      	bls.n	80075ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075a8:	4b4a      	ldr	r3, [pc, #296]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075aa:	699b      	ldr	r3, [r3, #24]
 80075ac:	f023 020f 	bic.w	r2, r3, #15
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	4947      	ldr	r1, [pc, #284]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075b6:	4313      	orrs	r3, r2
 80075b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d055      	beq.n	8007672 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80075c6:	4b43      	ldr	r3, [pc, #268]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075c8:	699b      	ldr	r3, [r3, #24]
 80075ca:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	689b      	ldr	r3, [r3, #8]
 80075d2:	4940      	ldr	r1, [pc, #256]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075d4:	4313      	orrs	r3, r2
 80075d6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d107      	bne.n	80075f0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80075e0:	4b3c      	ldr	r3, [pc, #240]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d121      	bne.n	8007630 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e0f6      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	2b03      	cmp	r3, #3
 80075f6:	d107      	bne.n	8007608 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80075f8:	4b36      	ldr	r3, [pc, #216]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d115      	bne.n	8007630 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007604:	2301      	movs	r3, #1
 8007606:	e0ea      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d107      	bne.n	8007620 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007610:	4b30      	ldr	r3, [pc, #192]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007618:	2b00      	cmp	r3, #0
 800761a:	d109      	bne.n	8007630 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e0de      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007620:	4b2c      	ldr	r3, [pc, #176]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 0304 	and.w	r3, r3, #4
 8007628:	2b00      	cmp	r3, #0
 800762a:	d101      	bne.n	8007630 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e0d6      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007630:	4b28      	ldr	r3, [pc, #160]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007632:	691b      	ldr	r3, [r3, #16]
 8007634:	f023 0207 	bic.w	r2, r3, #7
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	4925      	ldr	r1, [pc, #148]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800763e:	4313      	orrs	r3, r2
 8007640:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007642:	f7fc f943 	bl	80038cc <HAL_GetTick>
 8007646:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007648:	e00a      	b.n	8007660 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800764a:	f7fc f93f 	bl	80038cc <HAL_GetTick>
 800764e:	4602      	mov	r2, r0
 8007650:	697b      	ldr	r3, [r7, #20]
 8007652:	1ad3      	subs	r3, r2, r3
 8007654:	f241 3288 	movw	r2, #5000	; 0x1388
 8007658:	4293      	cmp	r3, r2
 800765a:	d901      	bls.n	8007660 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	e0be      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007660:	4b1c      	ldr	r3, [pc, #112]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	00db      	lsls	r3, r3, #3
 800766e:	429a      	cmp	r2, r3
 8007670:	d1eb      	bne.n	800764a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0302 	and.w	r3, r3, #2
 800767a:	2b00      	cmp	r3, #0
 800767c:	d010      	beq.n	80076a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68da      	ldr	r2, [r3, #12]
 8007682:	4b14      	ldr	r3, [pc, #80]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	f003 030f 	and.w	r3, r3, #15
 800768a:	429a      	cmp	r2, r3
 800768c:	d208      	bcs.n	80076a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800768e:	4b11      	ldr	r3, [pc, #68]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	f023 020f 	bic.w	r2, r3, #15
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	490e      	ldr	r1, [pc, #56]	; (80076d4 <HAL_RCC_ClockConfig+0x244>)
 800769c:	4313      	orrs	r3, r2
 800769e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80076a0:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 030f 	and.w	r3, r3, #15
 80076a8:	683a      	ldr	r2, [r7, #0]
 80076aa:	429a      	cmp	r2, r3
 80076ac:	d214      	bcs.n	80076d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ae:	4b08      	ldr	r3, [pc, #32]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f023 020f 	bic.w	r2, r3, #15
 80076b6:	4906      	ldr	r1, [pc, #24]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076be:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <HAL_RCC_ClockConfig+0x240>)
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 030f 	and.w	r3, r3, #15
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d005      	beq.n	80076d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e086      	b.n	80077de <HAL_RCC_ClockConfig+0x34e>
 80076d0:	52002000 	.word	0x52002000
 80076d4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 0304 	and.w	r3, r3, #4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d010      	beq.n	8007706 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	691a      	ldr	r2, [r3, #16]
 80076e8:	4b3f      	ldr	r3, [pc, #252]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 80076ea:	699b      	ldr	r3, [r3, #24]
 80076ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d208      	bcs.n	8007706 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80076f4:	4b3c      	ldr	r3, [pc, #240]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 80076f6:	699b      	ldr	r3, [r3, #24]
 80076f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	691b      	ldr	r3, [r3, #16]
 8007700:	4939      	ldr	r1, [pc, #228]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007702:	4313      	orrs	r3, r2
 8007704:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f003 0308 	and.w	r3, r3, #8
 800770e:	2b00      	cmp	r3, #0
 8007710:	d010      	beq.n	8007734 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	695a      	ldr	r2, [r3, #20]
 8007716:	4b34      	ldr	r3, [pc, #208]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007718:	69db      	ldr	r3, [r3, #28]
 800771a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800771e:	429a      	cmp	r2, r3
 8007720:	d208      	bcs.n	8007734 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007722:	4b31      	ldr	r3, [pc, #196]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	695b      	ldr	r3, [r3, #20]
 800772e:	492e      	ldr	r1, [pc, #184]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007730:	4313      	orrs	r3, r2
 8007732:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0310 	and.w	r3, r3, #16
 800773c:	2b00      	cmp	r3, #0
 800773e:	d010      	beq.n	8007762 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	4b28      	ldr	r3, [pc, #160]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007746:	69db      	ldr	r3, [r3, #28]
 8007748:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800774c:	429a      	cmp	r2, r3
 800774e:	d208      	bcs.n	8007762 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007750:	4b25      	ldr	r3, [pc, #148]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	699b      	ldr	r3, [r3, #24]
 800775c:	4922      	ldr	r1, [pc, #136]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 800775e:	4313      	orrs	r3, r2
 8007760:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f003 0320 	and.w	r3, r3, #32
 800776a:	2b00      	cmp	r3, #0
 800776c:	d010      	beq.n	8007790 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	69da      	ldr	r2, [r3, #28]
 8007772:	4b1d      	ldr	r3, [pc, #116]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800777a:	429a      	cmp	r2, r3
 800777c:	d208      	bcs.n	8007790 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800777e:	4b1a      	ldr	r3, [pc, #104]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007780:	6a1b      	ldr	r3, [r3, #32]
 8007782:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	69db      	ldr	r3, [r3, #28]
 800778a:	4917      	ldr	r1, [pc, #92]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 800778c:	4313      	orrs	r3, r2
 800778e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007790:	f000 f834 	bl	80077fc <HAL_RCC_GetSysClockFreq>
 8007794:	4602      	mov	r2, r0
 8007796:	4b14      	ldr	r3, [pc, #80]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 8007798:	699b      	ldr	r3, [r3, #24]
 800779a:	0a1b      	lsrs	r3, r3, #8
 800779c:	f003 030f 	and.w	r3, r3, #15
 80077a0:	4912      	ldr	r1, [pc, #72]	; (80077ec <HAL_RCC_ClockConfig+0x35c>)
 80077a2:	5ccb      	ldrb	r3, [r1, r3]
 80077a4:	f003 031f 	and.w	r3, r3, #31
 80077a8:	fa22 f303 	lsr.w	r3, r2, r3
 80077ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80077ae:	4b0e      	ldr	r3, [pc, #56]	; (80077e8 <HAL_RCC_ClockConfig+0x358>)
 80077b0:	699b      	ldr	r3, [r3, #24]
 80077b2:	f003 030f 	and.w	r3, r3, #15
 80077b6:	4a0d      	ldr	r2, [pc, #52]	; (80077ec <HAL_RCC_ClockConfig+0x35c>)
 80077b8:	5cd3      	ldrb	r3, [r2, r3]
 80077ba:	f003 031f 	and.w	r3, r3, #31
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	fa22 f303 	lsr.w	r3, r2, r3
 80077c4:	4a0a      	ldr	r2, [pc, #40]	; (80077f0 <HAL_RCC_ClockConfig+0x360>)
 80077c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80077c8:	4a0a      	ldr	r2, [pc, #40]	; (80077f4 <HAL_RCC_ClockConfig+0x364>)
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80077ce:	4b0a      	ldr	r3, [pc, #40]	; (80077f8 <HAL_RCC_ClockConfig+0x368>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4618      	mov	r0, r3
 80077d4:	f7fb fa72 	bl	8002cbc <HAL_InitTick>
 80077d8:	4603      	mov	r3, r0
 80077da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80077dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3718      	adds	r7, #24
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	58024400 	.word	0x58024400
 80077ec:	0800de0c 	.word	0x0800de0c
 80077f0:	20000004 	.word	0x20000004
 80077f4:	20000000 	.word	0x20000000
 80077f8:	20000008 	.word	0x20000008

080077fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b089      	sub	sp, #36	; 0x24
 8007800:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007802:	4bb3      	ldr	r3, [pc, #716]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800780a:	2b18      	cmp	r3, #24
 800780c:	f200 8155 	bhi.w	8007aba <HAL_RCC_GetSysClockFreq+0x2be>
 8007810:	a201      	add	r2, pc, #4	; (adr r2, 8007818 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007816:	bf00      	nop
 8007818:	0800787d 	.word	0x0800787d
 800781c:	08007abb 	.word	0x08007abb
 8007820:	08007abb 	.word	0x08007abb
 8007824:	08007abb 	.word	0x08007abb
 8007828:	08007abb 	.word	0x08007abb
 800782c:	08007abb 	.word	0x08007abb
 8007830:	08007abb 	.word	0x08007abb
 8007834:	08007abb 	.word	0x08007abb
 8007838:	080078a3 	.word	0x080078a3
 800783c:	08007abb 	.word	0x08007abb
 8007840:	08007abb 	.word	0x08007abb
 8007844:	08007abb 	.word	0x08007abb
 8007848:	08007abb 	.word	0x08007abb
 800784c:	08007abb 	.word	0x08007abb
 8007850:	08007abb 	.word	0x08007abb
 8007854:	08007abb 	.word	0x08007abb
 8007858:	080078a9 	.word	0x080078a9
 800785c:	08007abb 	.word	0x08007abb
 8007860:	08007abb 	.word	0x08007abb
 8007864:	08007abb 	.word	0x08007abb
 8007868:	08007abb 	.word	0x08007abb
 800786c:	08007abb 	.word	0x08007abb
 8007870:	08007abb 	.word	0x08007abb
 8007874:	08007abb 	.word	0x08007abb
 8007878:	080078af 	.word	0x080078af
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800787c:	4b94      	ldr	r3, [pc, #592]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0320 	and.w	r3, r3, #32
 8007884:	2b00      	cmp	r3, #0
 8007886:	d009      	beq.n	800789c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007888:	4b91      	ldr	r3, [pc, #580]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	08db      	lsrs	r3, r3, #3
 800788e:	f003 0303 	and.w	r3, r3, #3
 8007892:	4a90      	ldr	r2, [pc, #576]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007894:	fa22 f303 	lsr.w	r3, r2, r3
 8007898:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800789a:	e111      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800789c:	4b8d      	ldr	r3, [pc, #564]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800789e:	61bb      	str	r3, [r7, #24]
    break;
 80078a0:	e10e      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80078a2:	4b8d      	ldr	r3, [pc, #564]	; (8007ad8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80078a4:	61bb      	str	r3, [r7, #24]
    break;
 80078a6:	e10b      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80078a8:	4b8c      	ldr	r3, [pc, #560]	; (8007adc <HAL_RCC_GetSysClockFreq+0x2e0>)
 80078aa:	61bb      	str	r3, [r7, #24]
    break;
 80078ac:	e108      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80078ae:	4b88      	ldr	r3, [pc, #544]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078b2:	f003 0303 	and.w	r3, r3, #3
 80078b6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80078b8:	4b85      	ldr	r3, [pc, #532]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078bc:	091b      	lsrs	r3, r3, #4
 80078be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078c2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80078c4:	4b82      	ldr	r3, [pc, #520]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c8:	f003 0301 	and.w	r3, r3, #1
 80078cc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80078ce:	4b80      	ldr	r3, [pc, #512]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078d2:	08db      	lsrs	r3, r3, #3
 80078d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078d8:	68fa      	ldr	r2, [r7, #12]
 80078da:	fb02 f303 	mul.w	r3, r2, r3
 80078de:	ee07 3a90 	vmov	s15, r3
 80078e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80078ea:	693b      	ldr	r3, [r7, #16]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 80e1 	beq.w	8007ab4 <HAL_RCC_GetSysClockFreq+0x2b8>
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	2b02      	cmp	r3, #2
 80078f6:	f000 8083 	beq.w	8007a00 <HAL_RCC_GetSysClockFreq+0x204>
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	f200 80a1 	bhi.w	8007a44 <HAL_RCC_GetSysClockFreq+0x248>
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d003      	beq.n	8007910 <HAL_RCC_GetSysClockFreq+0x114>
 8007908:	697b      	ldr	r3, [r7, #20]
 800790a:	2b01      	cmp	r3, #1
 800790c:	d056      	beq.n	80079bc <HAL_RCC_GetSysClockFreq+0x1c0>
 800790e:	e099      	b.n	8007a44 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007910:	4b6f      	ldr	r3, [pc, #444]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f003 0320 	and.w	r3, r3, #32
 8007918:	2b00      	cmp	r3, #0
 800791a:	d02d      	beq.n	8007978 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800791c:	4b6c      	ldr	r3, [pc, #432]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	08db      	lsrs	r3, r3, #3
 8007922:	f003 0303 	and.w	r3, r3, #3
 8007926:	4a6b      	ldr	r2, [pc, #428]	; (8007ad4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007928:	fa22 f303 	lsr.w	r3, r2, r3
 800792c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	ee07 3a90 	vmov	s15, r3
 8007934:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	ee07 3a90 	vmov	s15, r3
 800793e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007946:	4b62      	ldr	r3, [pc, #392]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800794a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800794e:	ee07 3a90 	vmov	s15, r3
 8007952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007956:	ed97 6a02 	vldr	s12, [r7, #8]
 800795a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8007ae0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800795e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007966:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800796a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800796e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007972:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007976:	e087      	b.n	8007a88 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	ee07 3a90 	vmov	s15, r3
 800797e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007982:	eddf 6a58 	vldr	s13, [pc, #352]	; 8007ae4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800798a:	4b51      	ldr	r3, [pc, #324]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800798c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800798e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007992:	ee07 3a90 	vmov	s15, r3
 8007996:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800799a:	ed97 6a02 	vldr	s12, [r7, #8]
 800799e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8007ae0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80079a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079ba:	e065      	b.n	8007a88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	ee07 3a90 	vmov	s15, r3
 80079c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079c6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8007ae8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80079ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ce:	4b40      	ldr	r3, [pc, #256]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d6:	ee07 3a90 	vmov	s15, r3
 80079da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079de:	ed97 6a02 	vldr	s12, [r7, #8]
 80079e2:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8007ae0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80079e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80079fe:	e043      	b.n	8007a88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	ee07 3a90 	vmov	s15, r3
 8007a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a0a:	eddf 6a38 	vldr	s13, [pc, #224]	; 8007aec <HAL_RCC_GetSysClockFreq+0x2f0>
 8007a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a12:	4b2f      	ldr	r3, [pc, #188]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a1a:	ee07 3a90 	vmov	s15, r3
 8007a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a26:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8007ae0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a42:	e021      	b.n	8007a88 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	ee07 3a90 	vmov	s15, r3
 8007a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a4e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007ae8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a56:	4b1e      	ldr	r3, [pc, #120]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a5e:	ee07 3a90 	vmov	s15, r3
 8007a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a6a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8007ae0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007a86:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007a88:	4b11      	ldr	r3, [pc, #68]	; (8007ad0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a8c:	0a5b      	lsrs	r3, r3, #9
 8007a8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a92:	3301      	adds	r3, #1
 8007a94:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	ee07 3a90 	vmov	s15, r3
 8007a9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007aa0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007aa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007aac:	ee17 3a90 	vmov	r3, s15
 8007ab0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007ab2:	e005      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	61bb      	str	r3, [r7, #24]
    break;
 8007ab8:	e002      	b.n	8007ac0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007aba:	4b07      	ldr	r3, [pc, #28]	; (8007ad8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007abc:	61bb      	str	r3, [r7, #24]
    break;
 8007abe:	bf00      	nop
  }

  return sysclockfreq;
 8007ac0:	69bb      	ldr	r3, [r7, #24]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3724      	adds	r7, #36	; 0x24
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr
 8007ace:	bf00      	nop
 8007ad0:	58024400 	.word	0x58024400
 8007ad4:	03d09000 	.word	0x03d09000
 8007ad8:	003d0900 	.word	0x003d0900
 8007adc:	017d7840 	.word	0x017d7840
 8007ae0:	46000000 	.word	0x46000000
 8007ae4:	4c742400 	.word	0x4c742400
 8007ae8:	4a742400 	.word	0x4a742400
 8007aec:	4bbebc20 	.word	0x4bbebc20

08007af0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007af6:	f7ff fe81 	bl	80077fc <HAL_RCC_GetSysClockFreq>
 8007afa:	4602      	mov	r2, r0
 8007afc:	4b10      	ldr	r3, [pc, #64]	; (8007b40 <HAL_RCC_GetHCLKFreq+0x50>)
 8007afe:	699b      	ldr	r3, [r3, #24]
 8007b00:	0a1b      	lsrs	r3, r3, #8
 8007b02:	f003 030f 	and.w	r3, r3, #15
 8007b06:	490f      	ldr	r1, [pc, #60]	; (8007b44 <HAL_RCC_GetHCLKFreq+0x54>)
 8007b08:	5ccb      	ldrb	r3, [r1, r3]
 8007b0a:	f003 031f 	and.w	r3, r3, #31
 8007b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8007b12:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007b14:	4b0a      	ldr	r3, [pc, #40]	; (8007b40 <HAL_RCC_GetHCLKFreq+0x50>)
 8007b16:	699b      	ldr	r3, [r3, #24]
 8007b18:	f003 030f 	and.w	r3, r3, #15
 8007b1c:	4a09      	ldr	r2, [pc, #36]	; (8007b44 <HAL_RCC_GetHCLKFreq+0x54>)
 8007b1e:	5cd3      	ldrb	r3, [r2, r3]
 8007b20:	f003 031f 	and.w	r3, r3, #31
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	fa22 f303 	lsr.w	r3, r2, r3
 8007b2a:	4a07      	ldr	r2, [pc, #28]	; (8007b48 <HAL_RCC_GetHCLKFreq+0x58>)
 8007b2c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007b2e:	4a07      	ldr	r2, [pc, #28]	; (8007b4c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007b34:	4b04      	ldr	r3, [pc, #16]	; (8007b48 <HAL_RCC_GetHCLKFreq+0x58>)
 8007b36:	681b      	ldr	r3, [r3, #0]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3708      	adds	r7, #8
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	58024400 	.word	0x58024400
 8007b44:	0800de0c 	.word	0x0800de0c
 8007b48:	20000004 	.word	0x20000004
 8007b4c:	20000000 	.word	0x20000000

08007b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007b54:	f7ff ffcc 	bl	8007af0 <HAL_RCC_GetHCLKFreq>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	4b06      	ldr	r3, [pc, #24]	; (8007b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b5c:	69db      	ldr	r3, [r3, #28]
 8007b5e:	091b      	lsrs	r3, r3, #4
 8007b60:	f003 0307 	and.w	r3, r3, #7
 8007b64:	4904      	ldr	r1, [pc, #16]	; (8007b78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b66:	5ccb      	ldrb	r3, [r1, r3]
 8007b68:	f003 031f 	and.w	r3, r3, #31
 8007b6c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	bd80      	pop	{r7, pc}
 8007b74:	58024400 	.word	0x58024400
 8007b78:	0800de0c 	.word	0x0800de0c

08007b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007b80:	f7ff ffb6 	bl	8007af0 <HAL_RCC_GetHCLKFreq>
 8007b84:	4602      	mov	r2, r0
 8007b86:	4b06      	ldr	r3, [pc, #24]	; (8007ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b88:	69db      	ldr	r3, [r3, #28]
 8007b8a:	0a1b      	lsrs	r3, r3, #8
 8007b8c:	f003 0307 	and.w	r3, r3, #7
 8007b90:	4904      	ldr	r1, [pc, #16]	; (8007ba4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b92:	5ccb      	ldrb	r3, [r1, r3]
 8007b94:	f003 031f 	and.w	r3, r3, #31
 8007b98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	bd80      	pop	{r7, pc}
 8007ba0:	58024400 	.word	0x58024400
 8007ba4:	0800de0c 	.word	0x0800de0c

08007ba8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	223f      	movs	r2, #63	; 0x3f
 8007bb6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007bb8:	4b1a      	ldr	r3, [pc, #104]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	f003 0207 	and.w	r2, r3, #7
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8007bc4:	4b17      	ldr	r3, [pc, #92]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bc6:	699b      	ldr	r3, [r3, #24]
 8007bc8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8007bd0:	4b14      	ldr	r3, [pc, #80]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bd2:	699b      	ldr	r3, [r3, #24]
 8007bd4:	f003 020f 	and.w	r2, r3, #15
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8007bdc:	4b11      	ldr	r3, [pc, #68]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bde:	699b      	ldr	r3, [r3, #24]
 8007be0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8007be8:	4b0e      	ldr	r3, [pc, #56]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bea:	69db      	ldr	r3, [r3, #28]
 8007bec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8007bf4:	4b0b      	ldr	r3, [pc, #44]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007bf6:	69db      	ldr	r3, [r3, #28]
 8007bf8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8007c00:	4b08      	ldr	r3, [pc, #32]	; (8007c24 <HAL_RCC_GetClockConfig+0x7c>)
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007c0c:	4b06      	ldr	r3, [pc, #24]	; (8007c28 <HAL_RCC_GetClockConfig+0x80>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f003 020f 	and.w	r2, r3, #15
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	601a      	str	r2, [r3, #0]
}
 8007c18:	bf00      	nop
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	58024400 	.word	0x58024400
 8007c28:	52002000 	.word	0x52002000

08007c2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b086      	sub	sp, #24
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007c34:	2300      	movs	r3, #0
 8007c36:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007c38:	2300      	movs	r3, #0
 8007c3a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d03f      	beq.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007c4c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c50:	d02a      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007c52:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007c56:	d824      	bhi.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007c58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c5c:	d018      	beq.n	8007c90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007c5e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007c62:	d81e      	bhi.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007c68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007c6c:	d007      	beq.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007c6e:	e018      	b.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c70:	4bab      	ldr	r3, [pc, #684]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c74:	4aaa      	ldr	r2, [pc, #680]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007c76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007c7a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007c7c:	e015      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	3304      	adds	r3, #4
 8007c82:	2102      	movs	r1, #2
 8007c84:	4618      	mov	r0, r3
 8007c86:	f001 f9cf 	bl	8009028 <RCCEx_PLL2_Config>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007c8e:	e00c      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	3324      	adds	r3, #36	; 0x24
 8007c94:	2102      	movs	r1, #2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f001 fa78 	bl	800918c <RCCEx_PLL3_Config>
 8007c9c:	4603      	mov	r3, r0
 8007c9e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007ca0:	e003      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	75fb      	strb	r3, [r7, #23]
      break;
 8007ca6:	e000      	b.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007ca8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d109      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007cb0:	4b9b      	ldr	r3, [pc, #620]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cb4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cbc:	4998      	ldr	r1, [pc, #608]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	650b      	str	r3, [r1, #80]	; 0x50
 8007cc2:	e001      	b.n	8007cc8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cc4:	7dfb      	ldrb	r3, [r7, #23]
 8007cc6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d03d      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cd8:	2b04      	cmp	r3, #4
 8007cda:	d826      	bhi.n	8007d2a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007cdc:	a201      	add	r2, pc, #4	; (adr r2, 8007ce4 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007cde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce2:	bf00      	nop
 8007ce4:	08007cf9 	.word	0x08007cf9
 8007ce8:	08007d07 	.word	0x08007d07
 8007cec:	08007d19 	.word	0x08007d19
 8007cf0:	08007d31 	.word	0x08007d31
 8007cf4:	08007d31 	.word	0x08007d31
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cf8:	4b89      	ldr	r3, [pc, #548]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfc:	4a88      	ldr	r2, [pc, #544]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d04:	e015      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	3304      	adds	r3, #4
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f001 f98b 	bl	8009028 <RCCEx_PLL2_Config>
 8007d12:	4603      	mov	r3, r0
 8007d14:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d16:	e00c      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	3324      	adds	r3, #36	; 0x24
 8007d1c:	2100      	movs	r1, #0
 8007d1e:	4618      	mov	r0, r3
 8007d20:	f001 fa34 	bl	800918c <RCCEx_PLL3_Config>
 8007d24:	4603      	mov	r3, r0
 8007d26:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007d28:	e003      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8007d2e:	e000      	b.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007d30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007d32:	7dfb      	ldrb	r3, [r7, #23]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d109      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007d38:	4b79      	ldr	r3, [pc, #484]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d3c:	f023 0207 	bic.w	r2, r3, #7
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d44:	4976      	ldr	r1, [pc, #472]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d46:	4313      	orrs	r3, r2
 8007d48:	650b      	str	r3, [r1, #80]	; 0x50
 8007d4a:	e001      	b.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4c:	7dfb      	ldrb	r3, [r7, #23]
 8007d4e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d042      	beq.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d64:	d02b      	beq.n	8007dbe <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d6a:	d825      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d6c:	2bc0      	cmp	r3, #192	; 0xc0
 8007d6e:	d028      	beq.n	8007dc2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007d70:	2bc0      	cmp	r3, #192	; 0xc0
 8007d72:	d821      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d74:	2b80      	cmp	r3, #128	; 0x80
 8007d76:	d016      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8007d78:	2b80      	cmp	r3, #128	; 0x80
 8007d7a:	d81d      	bhi.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8007d80:	2b40      	cmp	r3, #64	; 0x40
 8007d82:	d007      	beq.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8007d84:	e018      	b.n	8007db8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d86:	4b66      	ldr	r3, [pc, #408]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d8a:	4a65      	ldr	r2, [pc, #404]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007d8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007d90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007d92:	e017      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	3304      	adds	r3, #4
 8007d98:	2100      	movs	r1, #0
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f001 f944 	bl	8009028 <RCCEx_PLL2_Config>
 8007da0:	4603      	mov	r3, r0
 8007da2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007da4:	e00e      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	3324      	adds	r3, #36	; 0x24
 8007daa:	2100      	movs	r1, #0
 8007dac:	4618      	mov	r0, r3
 8007dae:	f001 f9ed 	bl	800918c <RCCEx_PLL3_Config>
 8007db2:	4603      	mov	r3, r0
 8007db4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8007db6:	e005      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	75fb      	strb	r3, [r7, #23]
      break;
 8007dbc:	e002      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007dbe:	bf00      	nop
 8007dc0:	e000      	b.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8007dc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dc4:	7dfb      	ldrb	r3, [r7, #23]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d109      	bne.n	8007dde <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007dca:	4b55      	ldr	r3, [pc, #340]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007dcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dce:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd6:	4952      	ldr	r1, [pc, #328]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	650b      	str	r3, [r1, #80]	; 0x50
 8007ddc:	e001      	b.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dde:	7dfb      	ldrb	r3, [r7, #23]
 8007de0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d049      	beq.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007df4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007df8:	d030      	beq.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007dfa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007dfe:	d82a      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e00:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e04:	d02c      	beq.n	8007e60 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8007e06:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8007e0a:	d824      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e10:	d018      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8007e12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e16:	d81e      	bhi.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d003      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007e1c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e20:	d007      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007e22:	e018      	b.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e24:	4b3e      	ldr	r3, [pc, #248]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e28:	4a3d      	ldr	r2, [pc, #244]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e30:	e017      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	3304      	adds	r3, #4
 8007e36:	2100      	movs	r1, #0
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f001 f8f5 	bl	8009028 <RCCEx_PLL2_Config>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007e42:	e00e      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	3324      	adds	r3, #36	; 0x24
 8007e48:	2100      	movs	r1, #0
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f001 f99e 	bl	800918c <RCCEx_PLL3_Config>
 8007e50:	4603      	mov	r3, r0
 8007e52:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e54:	e005      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	75fb      	strb	r3, [r7, #23]
      break;
 8007e5a:	e002      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007e5c:	bf00      	nop
 8007e5e:	e000      	b.n	8007e62 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8007e60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e62:	7dfb      	ldrb	r3, [r7, #23]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10a      	bne.n	8007e7e <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007e68:	4b2d      	ldr	r3, [pc, #180]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e6c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e76:	492a      	ldr	r1, [pc, #168]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	658b      	str	r3, [r1, #88]	; 0x58
 8007e7c:	e001      	b.n	8007e82 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e7e:	7dfb      	ldrb	r3, [r7, #23]
 8007e80:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d04c      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007e94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e98:	d030      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8007e9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007e9e:	d82a      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007ea0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007ea4:	d02c      	beq.n	8007f00 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8007ea6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007eaa:	d824      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007eac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007eb0:	d018      	beq.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8007eb2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007eb6:	d81e      	bhi.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d003      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007ebc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007ec0:	d007      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007ec2:	e018      	b.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ec4:	4b16      	ldr	r3, [pc, #88]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec8:	4a15      	ldr	r2, [pc, #84]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007eca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ece:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ed0:	e017      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3304      	adds	r3, #4
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f001 f8a5 	bl	8009028 <RCCEx_PLL2_Config>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007ee2:	e00e      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	3324      	adds	r3, #36	; 0x24
 8007ee8:	2100      	movs	r1, #0
 8007eea:	4618      	mov	r0, r3
 8007eec:	f001 f94e 	bl	800918c <RCCEx_PLL3_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ef4:	e005      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	75fb      	strb	r3, [r7, #23]
      break;
 8007efa:	e002      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007efc:	bf00      	nop
 8007efe:	e000      	b.n	8007f02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8007f00:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f02:	7dfb      	ldrb	r3, [r7, #23]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10d      	bne.n	8007f24 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007f08:	4b05      	ldr	r3, [pc, #20]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f0c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007f16:	4902      	ldr	r1, [pc, #8]	; (8007f20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	658b      	str	r3, [r1, #88]	; 0x58
 8007f1c:	e004      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8007f1e:	bf00      	nop
 8007f20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f24:	7dfb      	ldrb	r3, [r7, #23]
 8007f26:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d032      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f38:	2b30      	cmp	r3, #48	; 0x30
 8007f3a:	d01c      	beq.n	8007f76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007f3c:	2b30      	cmp	r3, #48	; 0x30
 8007f3e:	d817      	bhi.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007f40:	2b20      	cmp	r3, #32
 8007f42:	d00c      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007f44:	2b20      	cmp	r3, #32
 8007f46:	d813      	bhi.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d016      	beq.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007f4c:	2b10      	cmp	r3, #16
 8007f4e:	d10f      	bne.n	8007f70 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f50:	4baf      	ldr	r3, [pc, #700]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	4aae      	ldr	r2, [pc, #696]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f5a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007f5c:	e00e      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	3304      	adds	r3, #4
 8007f62:	2102      	movs	r1, #2
 8007f64:	4618      	mov	r0, r3
 8007f66:	f001 f85f 	bl	8009028 <RCCEx_PLL2_Config>
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8007f6e:	e005      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007f70:	2301      	movs	r3, #1
 8007f72:	75fb      	strb	r3, [r7, #23]
      break;
 8007f74:	e002      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007f76:	bf00      	nop
 8007f78:	e000      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8007f7a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f7c:	7dfb      	ldrb	r3, [r7, #23]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d109      	bne.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007f82:	4ba3      	ldr	r3, [pc, #652]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f86:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f8e:	49a0      	ldr	r1, [pc, #640]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007f90:	4313      	orrs	r3, r2
 8007f92:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007f94:	e001      	b.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f96:	7dfb      	ldrb	r3, [r7, #23]
 8007f98:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d047      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007faa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fae:	d030      	beq.n	8008012 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8007fb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fb4:	d82a      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fb6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007fba:	d02c      	beq.n	8008016 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8007fbc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007fc0:	d824      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fc6:	d018      	beq.n	8007ffa <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8007fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fcc:	d81e      	bhi.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d003      	beq.n	8007fda <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8007fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fd6:	d007      	beq.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8007fd8:	e018      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fda:	4b8d      	ldr	r3, [pc, #564]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fde:	4a8c      	ldr	r2, [pc, #560]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8007fe0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007fe4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007fe6:	e017      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	3304      	adds	r3, #4
 8007fec:	2100      	movs	r1, #0
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f001 f81a 	bl	8009028 <RCCEx_PLL2_Config>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8007ff8:	e00e      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	3324      	adds	r3, #36	; 0x24
 8007ffe:	2100      	movs	r1, #0
 8008000:	4618      	mov	r0, r3
 8008002:	f001 f8c3 	bl	800918c <RCCEx_PLL3_Config>
 8008006:	4603      	mov	r3, r0
 8008008:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800800a:	e005      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	75fb      	strb	r3, [r7, #23]
      break;
 8008010:	e002      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8008012:	bf00      	nop
 8008014:	e000      	b.n	8008018 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8008016:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008018:	7dfb      	ldrb	r3, [r7, #23]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d109      	bne.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800801e:	4b7c      	ldr	r3, [pc, #496]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008022:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800802a:	4979      	ldr	r1, [pc, #484]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800802c:	4313      	orrs	r3, r2
 800802e:	650b      	str	r3, [r1, #80]	; 0x50
 8008030:	e001      	b.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008032:	7dfb      	ldrb	r3, [r7, #23]
 8008034:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d049      	beq.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008046:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800804a:	d02e      	beq.n	80080aa <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800804c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008050:	d828      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008052:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008056:	d02a      	beq.n	80080ae <HAL_RCCEx_PeriphCLKConfig+0x482>
 8008058:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800805c:	d822      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800805e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008062:	d026      	beq.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x486>
 8008064:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008068:	d81c      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800806a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800806e:	d010      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0x466>
 8008070:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008074:	d816      	bhi.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01d      	beq.n	80080b6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800807a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800807e:	d111      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	3304      	adds	r3, #4
 8008084:	2101      	movs	r1, #1
 8008086:	4618      	mov	r0, r3
 8008088:	f000 ffce 	bl	8009028 <RCCEx_PLL2_Config>
 800808c:	4603      	mov	r3, r0
 800808e:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8008090:	e012      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	3324      	adds	r3, #36	; 0x24
 8008096:	2101      	movs	r1, #1
 8008098:	4618      	mov	r0, r3
 800809a:	f001 f877 	bl	800918c <RCCEx_PLL3_Config>
 800809e:	4603      	mov	r3, r0
 80080a0:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80080a2:	e009      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80080a4:	2301      	movs	r3, #1
 80080a6:	75fb      	strb	r3, [r7, #23]
      break;
 80080a8:	e006      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080aa:	bf00      	nop
 80080ac:	e004      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080ae:	bf00      	nop
 80080b0:	e002      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080b2:	bf00      	nop
 80080b4:	e000      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80080b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80080b8:	7dfb      	ldrb	r3, [r7, #23]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d109      	bne.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80080be:	4b54      	ldr	r3, [pc, #336]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80080c2:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80080ca:	4951      	ldr	r1, [pc, #324]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	650b      	str	r3, [r1, #80]	; 0x50
 80080d0:	e001      	b.n	80080d6 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d04b      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80080e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80080ec:	d02e      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x520>
 80080ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80080f2:	d828      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80080f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080f8:	d02a      	beq.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80080fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080fe:	d822      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008100:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008104:	d026      	beq.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8008106:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800810a:	d81c      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800810c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008110:	d010      	beq.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8008112:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008116:	d816      	bhi.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01d      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800811c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008120:	d111      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	3304      	adds	r3, #4
 8008126:	2101      	movs	r1, #1
 8008128:	4618      	mov	r0, r3
 800812a:	f000 ff7d 	bl	8009028 <RCCEx_PLL2_Config>
 800812e:	4603      	mov	r3, r0
 8008130:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008132:	e012      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3324      	adds	r3, #36	; 0x24
 8008138:	2101      	movs	r1, #1
 800813a:	4618      	mov	r0, r3
 800813c:	f001 f826 	bl	800918c <RCCEx_PLL3_Config>
 8008140:	4603      	mov	r3, r0
 8008142:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8008144:	e009      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	75fb      	strb	r3, [r7, #23]
      break;
 800814a:	e006      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800814c:	bf00      	nop
 800814e:	e004      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008150:	bf00      	nop
 8008152:	e002      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008154:	bf00      	nop
 8008156:	e000      	b.n	800815a <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8008158:	bf00      	nop
    }

    if(ret == HAL_OK)
 800815a:	7dfb      	ldrb	r3, [r7, #23]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d10a      	bne.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008160:	4b2b      	ldr	r3, [pc, #172]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008164:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800816e:	4928      	ldr	r1, [pc, #160]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8008170:	4313      	orrs	r3, r2
 8008172:	658b      	str	r3, [r1, #88]	; 0x58
 8008174:	e001      	b.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008176:	7dfb      	ldrb	r3, [r7, #23]
 8008178:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008182:	2b00      	cmp	r3, #0
 8008184:	d02f      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800818a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800818e:	d00e      	beq.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x582>
 8008190:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008194:	d814      	bhi.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d015      	beq.n	80081c6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800819a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800819e:	d10f      	bne.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081a0:	4b1b      	ldr	r3, [pc, #108]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a4:	4a1a      	ldr	r2, [pc, #104]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081aa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80081ac:	e00c      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3304      	adds	r3, #4
 80081b2:	2101      	movs	r1, #1
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 ff37 	bl	8009028 <RCCEx_PLL2_Config>
 80081ba:	4603      	mov	r3, r0
 80081bc:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80081be:	e003      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	75fb      	strb	r3, [r7, #23]
      break;
 80081c4:	e000      	b.n	80081c8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80081c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081c8:	7dfb      	ldrb	r3, [r7, #23]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d109      	bne.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80081ce:	4b10      	ldr	r3, [pc, #64]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081da:	490d      	ldr	r1, [pc, #52]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80081dc:	4313      	orrs	r3, r2
 80081de:	650b      	str	r3, [r1, #80]	; 0x50
 80081e0:	e001      	b.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e2:	7dfb      	ldrb	r3, [r7, #23]
 80081e4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d033      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f6:	2b03      	cmp	r3, #3
 80081f8:	d81c      	bhi.n	8008234 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80081fa:	a201      	add	r2, pc, #4	; (adr r2, 8008200 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80081fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008200:	0800823b 	.word	0x0800823b
 8008204:	08008215 	.word	0x08008215
 8008208:	08008223 	.word	0x08008223
 800820c:	0800823b 	.word	0x0800823b
 8008210:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008214:	4bb8      	ldr	r3, [pc, #736]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008218:	4ab7      	ldr	r2, [pc, #732]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800821a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800821e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008220:	e00c      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	3304      	adds	r3, #4
 8008226:	2102      	movs	r1, #2
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fefd 	bl	8009028 <RCCEx_PLL2_Config>
 800822e:	4603      	mov	r3, r0
 8008230:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8008232:	e003      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	75fb      	strb	r3, [r7, #23]
      break;
 8008238:	e000      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800823a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800823c:	7dfb      	ldrb	r3, [r7, #23]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d109      	bne.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008242:	4bad      	ldr	r3, [pc, #692]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008246:	f023 0203 	bic.w	r2, r3, #3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800824e:	49aa      	ldr	r1, [pc, #680]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008250:	4313      	orrs	r3, r2
 8008252:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008254:	e001      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008256:	7dfb      	ldrb	r3, [r7, #23]
 8008258:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008262:	2b00      	cmp	r3, #0
 8008264:	f000 8086 	beq.w	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008268:	4ba4      	ldr	r3, [pc, #656]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4aa3      	ldr	r2, [pc, #652]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800826e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008272:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008274:	f7fb fb2a 	bl	80038cc <HAL_GetTick>
 8008278:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800827a:	e009      	b.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800827c:	f7fb fb26 	bl	80038cc <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b64      	cmp	r3, #100	; 0x64
 8008288:	d902      	bls.n	8008290 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	75fb      	strb	r3, [r7, #23]
        break;
 800828e:	e005      	b.n	800829c <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008290:	4b9a      	ldr	r3, [pc, #616]	; (80084fc <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0ef      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800829c:	7dfb      	ldrb	r3, [r7, #23]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d166      	bne.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80082a2:	4b95      	ldr	r3, [pc, #596]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80082ac:	4053      	eors	r3, r2
 80082ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d013      	beq.n	80082de <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082b6:	4b90      	ldr	r3, [pc, #576]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082be:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80082c0:	4b8d      	ldr	r3, [pc, #564]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c4:	4a8c      	ldr	r2, [pc, #560]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082ca:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80082cc:	4b8a      	ldr	r3, [pc, #552]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d0:	4a89      	ldr	r2, [pc, #548]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082d6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80082d8:	4a87      	ldr	r2, [pc, #540]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80082e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082e8:	d115      	bne.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ea:	f7fb faef 	bl	80038cc <HAL_GetTick>
 80082ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80082f0:	e00b      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082f2:	f7fb faeb 	bl	80038cc <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008300:	4293      	cmp	r3, r2
 8008302:	d902      	bls.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8008304:	2303      	movs	r3, #3
 8008306:	75fb      	strb	r3, [r7, #23]
            break;
 8008308:	e005      	b.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800830a:	4b7b      	ldr	r3, [pc, #492]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800830c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800830e:	f003 0302 	and.w	r3, r3, #2
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0ed      	beq.n	80082f2 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8008316:	7dfb      	ldrb	r3, [r7, #23]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d126      	bne.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8008322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008326:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800832a:	d10d      	bne.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800832c:	4b72      	ldr	r3, [pc, #456]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800833a:	0919      	lsrs	r1, r3, #4
 800833c:	4b70      	ldr	r3, [pc, #448]	; (8008500 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800833e:	400b      	ands	r3, r1
 8008340:	496d      	ldr	r1, [pc, #436]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008342:	4313      	orrs	r3, r2
 8008344:	610b      	str	r3, [r1, #16]
 8008346:	e005      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8008348:	4b6b      	ldr	r3, [pc, #428]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	4a6a      	ldr	r2, [pc, #424]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800834e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8008352:	6113      	str	r3, [r2, #16]
 8008354:	4b68      	ldr	r3, [pc, #416]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008356:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800835e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008362:	4965      	ldr	r1, [pc, #404]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008364:	4313      	orrs	r3, r2
 8008366:	670b      	str	r3, [r1, #112]	; 0x70
 8008368:	e004      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800836a:	7dfb      	ldrb	r3, [r7, #23]
 800836c:	75bb      	strb	r3, [r7, #22]
 800836e:	e001      	b.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008370:	7dfb      	ldrb	r3, [r7, #23]
 8008372:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b00      	cmp	r3, #0
 800837e:	d07e      	beq.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008384:	2b28      	cmp	r3, #40	; 0x28
 8008386:	d867      	bhi.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8008388:	a201      	add	r2, pc, #4	; (adr r2, 8008390 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800838a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800838e:	bf00      	nop
 8008390:	0800845f 	.word	0x0800845f
 8008394:	08008459 	.word	0x08008459
 8008398:	08008459 	.word	0x08008459
 800839c:	08008459 	.word	0x08008459
 80083a0:	08008459 	.word	0x08008459
 80083a4:	08008459 	.word	0x08008459
 80083a8:	08008459 	.word	0x08008459
 80083ac:	08008459 	.word	0x08008459
 80083b0:	08008435 	.word	0x08008435
 80083b4:	08008459 	.word	0x08008459
 80083b8:	08008459 	.word	0x08008459
 80083bc:	08008459 	.word	0x08008459
 80083c0:	08008459 	.word	0x08008459
 80083c4:	08008459 	.word	0x08008459
 80083c8:	08008459 	.word	0x08008459
 80083cc:	08008459 	.word	0x08008459
 80083d0:	08008447 	.word	0x08008447
 80083d4:	08008459 	.word	0x08008459
 80083d8:	08008459 	.word	0x08008459
 80083dc:	08008459 	.word	0x08008459
 80083e0:	08008459 	.word	0x08008459
 80083e4:	08008459 	.word	0x08008459
 80083e8:	08008459 	.word	0x08008459
 80083ec:	08008459 	.word	0x08008459
 80083f0:	0800845f 	.word	0x0800845f
 80083f4:	08008459 	.word	0x08008459
 80083f8:	08008459 	.word	0x08008459
 80083fc:	08008459 	.word	0x08008459
 8008400:	08008459 	.word	0x08008459
 8008404:	08008459 	.word	0x08008459
 8008408:	08008459 	.word	0x08008459
 800840c:	08008459 	.word	0x08008459
 8008410:	0800845f 	.word	0x0800845f
 8008414:	08008459 	.word	0x08008459
 8008418:	08008459 	.word	0x08008459
 800841c:	08008459 	.word	0x08008459
 8008420:	08008459 	.word	0x08008459
 8008424:	08008459 	.word	0x08008459
 8008428:	08008459 	.word	0x08008459
 800842c:	08008459 	.word	0x08008459
 8008430:	0800845f 	.word	0x0800845f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	3304      	adds	r3, #4
 8008438:	2101      	movs	r1, #1
 800843a:	4618      	mov	r0, r3
 800843c:	f000 fdf4 	bl	8009028 <RCCEx_PLL2_Config>
 8008440:	4603      	mov	r3, r0
 8008442:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008444:	e00c      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	3324      	adds	r3, #36	; 0x24
 800844a:	2101      	movs	r1, #1
 800844c:	4618      	mov	r0, r3
 800844e:	f000 fe9d 	bl	800918c <RCCEx_PLL3_Config>
 8008452:	4603      	mov	r3, r0
 8008454:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008456:	e003      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008458:	2301      	movs	r3, #1
 800845a:	75fb      	strb	r3, [r7, #23]
      break;
 800845c:	e000      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800845e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008460:	7dfb      	ldrb	r3, [r7, #23]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d109      	bne.n	800847a <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008466:	4b24      	ldr	r3, [pc, #144]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800846a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008472:	4921      	ldr	r1, [pc, #132]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8008474:	4313      	orrs	r3, r2
 8008476:	654b      	str	r3, [r1, #84]	; 0x54
 8008478:	e001      	b.n	800847e <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847a:	7dfb      	ldrb	r3, [r7, #23]
 800847c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0302 	and.w	r3, r3, #2
 8008486:	2b00      	cmp	r3, #0
 8008488:	d03e      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800848e:	2b05      	cmp	r3, #5
 8008490:	d820      	bhi.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8008492:	a201      	add	r2, pc, #4	; (adr r2, 8008498 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8008494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008498:	080084db 	.word	0x080084db
 800849c:	080084b1 	.word	0x080084b1
 80084a0:	080084c3 	.word	0x080084c3
 80084a4:	080084db 	.word	0x080084db
 80084a8:	080084db 	.word	0x080084db
 80084ac:	080084db 	.word	0x080084db
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	3304      	adds	r3, #4
 80084b4:	2101      	movs	r1, #1
 80084b6:	4618      	mov	r0, r3
 80084b8:	f000 fdb6 	bl	8009028 <RCCEx_PLL2_Config>
 80084bc:	4603      	mov	r3, r0
 80084be:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80084c0:	e00c      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3324      	adds	r3, #36	; 0x24
 80084c6:	2101      	movs	r1, #1
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fe5f 	bl	800918c <RCCEx_PLL3_Config>
 80084ce:	4603      	mov	r3, r0
 80084d0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80084d2:	e003      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80084d4:	2301      	movs	r3, #1
 80084d6:	75fb      	strb	r3, [r7, #23]
      break;
 80084d8:	e000      	b.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 80084da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80084dc:	7dfb      	ldrb	r3, [r7, #23]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d110      	bne.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80084e2:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80084e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084e6:	f023 0207 	bic.w	r2, r3, #7
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084ee:	4902      	ldr	r1, [pc, #8]	; (80084f8 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80084f0:	4313      	orrs	r3, r2
 80084f2:	654b      	str	r3, [r1, #84]	; 0x54
 80084f4:	e008      	b.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 80084f6:	bf00      	nop
 80084f8:	58024400 	.word	0x58024400
 80084fc:	58024800 	.word	0x58024800
 8008500:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008504:	7dfb      	ldrb	r3, [r7, #23]
 8008506:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f003 0304 	and.w	r3, r3, #4
 8008510:	2b00      	cmp	r3, #0
 8008512:	d039      	beq.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800851a:	2b05      	cmp	r3, #5
 800851c:	d820      	bhi.n	8008560 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800851e:	a201      	add	r2, pc, #4	; (adr r2, 8008524 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8008520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008524:	08008567 	.word	0x08008567
 8008528:	0800853d 	.word	0x0800853d
 800852c:	0800854f 	.word	0x0800854f
 8008530:	08008567 	.word	0x08008567
 8008534:	08008567 	.word	0x08008567
 8008538:	08008567 	.word	0x08008567
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	3304      	adds	r3, #4
 8008540:	2101      	movs	r1, #1
 8008542:	4618      	mov	r0, r3
 8008544:	f000 fd70 	bl	8009028 <RCCEx_PLL2_Config>
 8008548:	4603      	mov	r3, r0
 800854a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800854c:	e00c      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	3324      	adds	r3, #36	; 0x24
 8008552:	2101      	movs	r1, #1
 8008554:	4618      	mov	r0, r3
 8008556:	f000 fe19 	bl	800918c <RCCEx_PLL3_Config>
 800855a:	4603      	mov	r3, r0
 800855c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800855e:	e003      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	75fb      	strb	r3, [r7, #23]
      break;
 8008564:	e000      	b.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8008566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008568:	7dfb      	ldrb	r3, [r7, #23]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d10a      	bne.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800856e:	4bb7      	ldr	r3, [pc, #732]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008572:	f023 0207 	bic.w	r2, r3, #7
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800857c:	49b3      	ldr	r1, [pc, #716]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800857e:	4313      	orrs	r3, r2
 8008580:	658b      	str	r3, [r1, #88]	; 0x58
 8008582:	e001      	b.n	8008588 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008584:	7dfb      	ldrb	r3, [r7, #23]
 8008586:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0320 	and.w	r3, r3, #32
 8008590:	2b00      	cmp	r3, #0
 8008592:	d04b      	beq.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800859a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800859e:	d02e      	beq.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80085a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085a4:	d828      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085aa:	d02a      	beq.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80085ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085b0:	d822      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085b6:	d026      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80085b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80085bc:	d81c      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085c2:	d010      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80085c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80085c8:	d816      	bhi.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d01d      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80085ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80085d2:	d111      	bne.n	80085f8 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	3304      	adds	r3, #4
 80085d8:	2100      	movs	r1, #0
 80085da:	4618      	mov	r0, r3
 80085dc:	f000 fd24 	bl	8009028 <RCCEx_PLL2_Config>
 80085e0:	4603      	mov	r3, r0
 80085e2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80085e4:	e012      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	3324      	adds	r3, #36	; 0x24
 80085ea:	2102      	movs	r1, #2
 80085ec:	4618      	mov	r0, r3
 80085ee:	f000 fdcd 	bl	800918c <RCCEx_PLL3_Config>
 80085f2:	4603      	mov	r3, r0
 80085f4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80085f6:	e009      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	75fb      	strb	r3, [r7, #23]
      break;
 80085fc:	e006      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 80085fe:	bf00      	nop
 8008600:	e004      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008602:	bf00      	nop
 8008604:	e002      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8008606:	bf00      	nop
 8008608:	e000      	b.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800860a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800860c:	7dfb      	ldrb	r3, [r7, #23]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d10a      	bne.n	8008628 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008612:	4b8e      	ldr	r3, [pc, #568]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008616:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008620:	498a      	ldr	r1, [pc, #552]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8008622:	4313      	orrs	r3, r2
 8008624:	654b      	str	r3, [r1, #84]	; 0x54
 8008626:	e001      	b.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008628:	7dfb      	ldrb	r3, [r7, #23]
 800862a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008634:	2b00      	cmp	r3, #0
 8008636:	d04b      	beq.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800863e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008642:	d02e      	beq.n	80086a2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8008644:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008648:	d828      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800864a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800864e:	d02a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8008650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008654:	d822      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008656:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800865a:	d026      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800865c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008660:	d81c      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8008662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008666:	d010      	beq.n	800868a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8008668:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800866c:	d816      	bhi.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800866e:	2b00      	cmp	r3, #0
 8008670:	d01d      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8008672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008676:	d111      	bne.n	800869c <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	3304      	adds	r3, #4
 800867c:	2100      	movs	r1, #0
 800867e:	4618      	mov	r0, r3
 8008680:	f000 fcd2 	bl	8009028 <RCCEx_PLL2_Config>
 8008684:	4603      	mov	r3, r0
 8008686:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008688:	e012      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	3324      	adds	r3, #36	; 0x24
 800868e:	2102      	movs	r1, #2
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fd7b 	bl	800918c <RCCEx_PLL3_Config>
 8008696:	4603      	mov	r3, r0
 8008698:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800869a:	e009      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	75fb      	strb	r3, [r7, #23]
      break;
 80086a0:	e006      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086a2:	bf00      	nop
 80086a4:	e004      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086a6:	bf00      	nop
 80086a8:	e002      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086aa:	bf00      	nop
 80086ac:	e000      	b.n	80086b0 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80086ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80086b0:	7dfb      	ldrb	r3, [r7, #23]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10a      	bne.n	80086cc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80086b6:	4b65      	ldr	r3, [pc, #404]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80086c4:	4961      	ldr	r1, [pc, #388]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80086c6:	4313      	orrs	r3, r2
 80086c8:	658b      	str	r3, [r1, #88]	; 0x58
 80086ca:	e001      	b.n	80086d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086cc:	7dfb      	ldrb	r3, [r7, #23]
 80086ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d04b      	beq.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80086e2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80086e6:	d02e      	beq.n	8008746 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 80086e8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80086ec:	d828      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80086ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086f2:	d02a      	beq.n	800874a <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 80086f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086f8:	d822      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 80086fa:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80086fe:	d026      	beq.n	800874e <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8008700:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8008704:	d81c      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008706:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800870a:	d010      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800870c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008710:	d816      	bhi.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8008712:	2b00      	cmp	r3, #0
 8008714:	d01d      	beq.n	8008752 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8008716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800871a:	d111      	bne.n	8008740 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	3304      	adds	r3, #4
 8008720:	2100      	movs	r1, #0
 8008722:	4618      	mov	r0, r3
 8008724:	f000 fc80 	bl	8009028 <RCCEx_PLL2_Config>
 8008728:	4603      	mov	r3, r0
 800872a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800872c:	e012      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	3324      	adds	r3, #36	; 0x24
 8008732:	2102      	movs	r1, #2
 8008734:	4618      	mov	r0, r3
 8008736:	f000 fd29 	bl	800918c <RCCEx_PLL3_Config>
 800873a:	4603      	mov	r3, r0
 800873c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800873e:	e009      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008740:	2301      	movs	r3, #1
 8008742:	75fb      	strb	r3, [r7, #23]
      break;
 8008744:	e006      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008746:	bf00      	nop
 8008748:	e004      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800874a:	bf00      	nop
 800874c:	e002      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800874e:	bf00      	nop
 8008750:	e000      	b.n	8008754 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8008752:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008754:	7dfb      	ldrb	r3, [r7, #23]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10a      	bne.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800875a:	4b3c      	ldr	r3, [pc, #240]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800875c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800875e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008768:	4938      	ldr	r1, [pc, #224]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800876a:	4313      	orrs	r3, r2
 800876c:	658b      	str	r3, [r1, #88]	; 0x58
 800876e:	e001      	b.n	8008774 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008770:	7dfb      	ldrb	r3, [r7, #23]
 8008772:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 0308 	and.w	r3, r3, #8
 800877c:	2b00      	cmp	r3, #0
 800877e:	d01a      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008786:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800878a:	d10a      	bne.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	3324      	adds	r3, #36	; 0x24
 8008790:	2102      	movs	r1, #2
 8008792:	4618      	mov	r0, r3
 8008794:	f000 fcfa 	bl	800918c <RCCEx_PLL3_Config>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d001      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80087a2:	4b2a      	ldr	r3, [pc, #168]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80087b0:	4926      	ldr	r1, [pc, #152]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087b2:	4313      	orrs	r3, r2
 80087b4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f003 0310 	and.w	r3, r3, #16
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d01a      	beq.n	80087f8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087cc:	d10a      	bne.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	3324      	adds	r3, #36	; 0x24
 80087d2:	2102      	movs	r1, #2
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fcd9 	bl	800918c <RCCEx_PLL3_Config>
 80087da:	4603      	mov	r3, r0
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d001      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80087e4:	4b19      	ldr	r3, [pc, #100]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087f2:	4916      	ldr	r1, [pc, #88]	; (800884c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d036      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800880a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800880e:	d01f      	beq.n	8008850 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008810:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008814:	d817      	bhi.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d003      	beq.n	8008822 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800881a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800881e:	d009      	beq.n	8008834 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8008820:	e011      	b.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	3304      	adds	r3, #4
 8008826:	2100      	movs	r1, #0
 8008828:	4618      	mov	r0, r3
 800882a:	f000 fbfd 	bl	8009028 <RCCEx_PLL2_Config>
 800882e:	4603      	mov	r3, r0
 8008830:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008832:	e00e      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	3324      	adds	r3, #36	; 0x24
 8008838:	2102      	movs	r1, #2
 800883a:	4618      	mov	r0, r3
 800883c:	f000 fca6 	bl	800918c <RCCEx_PLL3_Config>
 8008840:	4603      	mov	r3, r0
 8008842:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008844:	e005      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	75fb      	strb	r3, [r7, #23]
      break;
 800884a:	e002      	b.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800884c:	58024400 	.word	0x58024400
      break;
 8008850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008852:	7dfb      	ldrb	r3, [r7, #23]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d10a      	bne.n	800886e <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008858:	4b93      	ldr	r3, [pc, #588]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800885a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800885c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008866:	4990      	ldr	r1, [pc, #576]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008868:	4313      	orrs	r3, r2
 800886a:	658b      	str	r3, [r1, #88]	; 0x58
 800886c:	e001      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800886e:	7dfb      	ldrb	r3, [r7, #23]
 8008870:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d033      	beq.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008884:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008888:	d01c      	beq.n	80088c4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800888a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800888e:	d816      	bhi.n	80088be <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8008890:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008894:	d003      	beq.n	800889e <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8008896:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800889a:	d007      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800889c:	e00f      	b.n	80088be <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800889e:	4b82      	ldr	r3, [pc, #520]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a2:	4a81      	ldr	r2, [pc, #516]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80088a8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80088aa:	e00c      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	3324      	adds	r3, #36	; 0x24
 80088b0:	2101      	movs	r1, #1
 80088b2:	4618      	mov	r0, r3
 80088b4:	f000 fc6a 	bl	800918c <RCCEx_PLL3_Config>
 80088b8:	4603      	mov	r3, r0
 80088ba:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80088bc:	e003      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80088be:	2301      	movs	r3, #1
 80088c0:	75fb      	strb	r3, [r7, #23]
      break;
 80088c2:	e000      	b.n	80088c6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80088c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80088c6:	7dfb      	ldrb	r3, [r7, #23]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d10a      	bne.n	80088e2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80088cc:	4b76      	ldr	r3, [pc, #472]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088da:	4973      	ldr	r1, [pc, #460]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80088dc:	4313      	orrs	r3, r2
 80088de:	654b      	str	r3, [r1, #84]	; 0x54
 80088e0:	e001      	b.n	80088e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088e2:	7dfb      	ldrb	r3, [r7, #23]
 80088e4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d029      	beq.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d003      	beq.n	8008902 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 80088fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088fe:	d007      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8008900:	e00f      	b.n	8008922 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008902:	4b69      	ldr	r3, [pc, #420]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008906:	4a68      	ldr	r2, [pc, #416]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008908:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800890c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800890e:	e00b      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	3304      	adds	r3, #4
 8008914:	2102      	movs	r1, #2
 8008916:	4618      	mov	r0, r3
 8008918:	f000 fb86 	bl	8009028 <RCCEx_PLL2_Config>
 800891c:	4603      	mov	r3, r0
 800891e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008920:	e002      	b.n	8008928 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
      break;
 8008926:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008928:	7dfb      	ldrb	r3, [r7, #23]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d109      	bne.n	8008942 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800892e:	4b5e      	ldr	r3, [pc, #376]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008932:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800893a:	495b      	ldr	r1, [pc, #364]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800893c:	4313      	orrs	r3, r2
 800893e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8008940:	e001      	b.n	8008946 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008942:	7dfb      	ldrb	r3, [r7, #23]
 8008944:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800894e:	2b00      	cmp	r3, #0
 8008950:	d00a      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	3324      	adds	r3, #36	; 0x24
 8008956:	2102      	movs	r1, #2
 8008958:	4618      	mov	r0, r3
 800895a:	f000 fc17 	bl	800918c <RCCEx_PLL3_Config>
 800895e:	4603      	mov	r3, r0
 8008960:	2b00      	cmp	r3, #0
 8008962:	d001      	beq.n	8008968 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008970:	2b00      	cmp	r3, #0
 8008972:	d030      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008978:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800897c:	d017      	beq.n	80089ae <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800897e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008982:	d811      	bhi.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008988:	d013      	beq.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800898a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800898e:	d80b      	bhi.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8008990:	2b00      	cmp	r3, #0
 8008992:	d010      	beq.n	80089b6 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8008994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008998:	d106      	bne.n	80089a8 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800899a:	4b43      	ldr	r3, [pc, #268]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800899c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800899e:	4a42      	ldr	r2, [pc, #264]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80089a4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80089a6:	e007      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	75fb      	strb	r3, [r7, #23]
      break;
 80089ac:	e004      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089ae:	bf00      	nop
 80089b0:	e002      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089b2:	bf00      	nop
 80089b4:	e000      	b.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80089b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089b8:	7dfb      	ldrb	r3, [r7, #23]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d109      	bne.n	80089d2 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80089be:	4b3a      	ldr	r3, [pc, #232]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089c2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80089ca:	4937      	ldr	r1, [pc, #220]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089cc:	4313      	orrs	r3, r2
 80089ce:	654b      	str	r3, [r1, #84]	; 0x54
 80089d0:	e001      	b.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089d2:	7dfb      	ldrb	r3, [r7, #23]
 80089d4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d008      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80089e2:	4b31      	ldr	r3, [pc, #196]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089e6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ee:	492e      	ldr	r1, [pc, #184]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80089f0:	4313      	orrs	r3, r2
 80089f2:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d009      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008a00:	4b29      	ldr	r3, [pc, #164]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8008a0e:	4926      	ldr	r1, [pc, #152]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a10:	4313      	orrs	r3, r2
 8008a12:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d008      	beq.n	8008a32 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008a20:	4b21      	ldr	r3, [pc, #132]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a24:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008a2c:	491e      	ldr	r1, [pc, #120]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00d      	beq.n	8008a5a <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008a3e:	4b1a      	ldr	r3, [pc, #104]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	4a19      	ldr	r2, [pc, #100]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a44:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008a48:	6113      	str	r3, [r2, #16]
 8008a4a:	4b17      	ldr	r3, [pc, #92]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a4c:	691a      	ldr	r2, [r3, #16]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8008a54:	4914      	ldr	r1, [pc, #80]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	da08      	bge.n	8008a74 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008a62:	4b11      	ldr	r3, [pc, #68]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008a66:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a6e:	490e      	ldr	r1, [pc, #56]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a70:	4313      	orrs	r3, r2
 8008a72:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d009      	beq.n	8008a94 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008a80:	4b09      	ldr	r3, [pc, #36]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a8e:	4906      	ldr	r1, [pc, #24]	; (8008aa8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8008a90:	4313      	orrs	r3, r2
 8008a92:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8008a94:	7dbb      	ldrb	r3, [r7, #22]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d101      	bne.n	8008a9e <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	e000      	b.n	8008aa0 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 8008a9e:	2301      	movs	r3, #1
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3718      	adds	r7, #24
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}
 8008aa8:	58024400 	.word	0x58024400

08008aac <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008ab0:	f7ff f81e 	bl	8007af0 <HAL_RCC_GetHCLKFreq>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	4b06      	ldr	r3, [pc, #24]	; (8008ad0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008ab8:	6a1b      	ldr	r3, [r3, #32]
 8008aba:	091b      	lsrs	r3, r3, #4
 8008abc:	f003 0307 	and.w	r3, r3, #7
 8008ac0:	4904      	ldr	r1, [pc, #16]	; (8008ad4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008ac2:	5ccb      	ldrb	r3, [r1, r3]
 8008ac4:	f003 031f 	and.w	r3, r3, #31
 8008ac8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	bd80      	pop	{r7, pc}
 8008ad0:	58024400 	.word	0x58024400
 8008ad4:	0800de0c 	.word	0x0800de0c

08008ad8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b089      	sub	sp, #36	; 0x24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008ae0:	4ba1      	ldr	r3, [pc, #644]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ae4:	f003 0303 	and.w	r3, r3, #3
 8008ae8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8008aea:	4b9f      	ldr	r3, [pc, #636]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aee:	0b1b      	lsrs	r3, r3, #12
 8008af0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008af4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008af6:	4b9c      	ldr	r3, [pc, #624]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008afa:	091b      	lsrs	r3, r3, #4
 8008afc:	f003 0301 	and.w	r3, r3, #1
 8008b00:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8008b02:	4b99      	ldr	r3, [pc, #612]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008b06:	08db      	lsrs	r3, r3, #3
 8008b08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	fb02 f303 	mul.w	r3, r2, r3
 8008b12:	ee07 3a90 	vmov	s15, r3
 8008b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	f000 8111 	beq.w	8008d48 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	2b02      	cmp	r3, #2
 8008b2a:	f000 8083 	beq.w	8008c34 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	2b02      	cmp	r3, #2
 8008b32:	f200 80a1 	bhi.w	8008c78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008b36:	69bb      	ldr	r3, [r7, #24]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d003      	beq.n	8008b44 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d056      	beq.n	8008bf0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008b42:	e099      	b.n	8008c78 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b44:	4b88      	ldr	r3, [pc, #544]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f003 0320 	and.w	r3, r3, #32
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d02d      	beq.n	8008bac <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008b50:	4b85      	ldr	r3, [pc, #532]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	08db      	lsrs	r3, r3, #3
 8008b56:	f003 0303 	and.w	r3, r3, #3
 8008b5a:	4a84      	ldr	r2, [pc, #528]	; (8008d6c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008b5c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b60:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008b62:	68bb      	ldr	r3, [r7, #8]
 8008b64:	ee07 3a90 	vmov	s15, r3
 8008b68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	ee07 3a90 	vmov	s15, r3
 8008b72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008b7a:	4b7b      	ldr	r3, [pc, #492]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b82:	ee07 3a90 	vmov	s15, r3
 8008b86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008b8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008b8e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008b92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008b96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008b9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008b9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ba6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008baa:	e087      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	ee07 3a90 	vmov	s15, r3
 8008bb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bb6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8008d74 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008bba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bbe:	4b6a      	ldr	r3, [pc, #424]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bc6:	ee07 3a90 	vmov	s15, r3
 8008bca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bce:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bd2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008bd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008be2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008be6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008bee:	e065      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	ee07 3a90 	vmov	s15, r3
 8008bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bfa:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8008d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008bfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c02:	4b59      	ldr	r3, [pc, #356]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c0a:	ee07 3a90 	vmov	s15, r3
 8008c0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c12:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c16:	eddf 5a56 	vldr	s11, [pc, #344]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c2e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c32:	e043      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	ee07 3a90 	vmov	s15, r3
 8008c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c3e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8008d7c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c46:	4b48      	ldr	r3, [pc, #288]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c4e:	ee07 3a90 	vmov	s15, r3
 8008c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c5a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008c76:	e021      	b.n	8008cbc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	ee07 3a90 	vmov	s15, r3
 8008c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c82:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8008d78 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c8a:	4b37      	ldr	r3, [pc, #220]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c92:	ee07 3a90 	vmov	s15, r3
 8008c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c9e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8008d70 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008caa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008cba:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8008cbc:	4b2a      	ldr	r3, [pc, #168]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc0:	0a5b      	lsrs	r3, r3, #9
 8008cc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cc6:	ee07 3a90 	vmov	s15, r3
 8008cca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008cd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008cd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008cda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008cde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ce2:	ee17 2a90 	vmov	r2, s15
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8008cea:	4b1f      	ldr	r3, [pc, #124]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cee:	0c1b      	lsrs	r3, r3, #16
 8008cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cf4:	ee07 3a90 	vmov	s15, r3
 8008cf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cfc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d04:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d10:	ee17 2a90 	vmov	r2, s15
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8008d18:	4b13      	ldr	r3, [pc, #76]	; (8008d68 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d1c:	0e1b      	lsrs	r3, r3, #24
 8008d1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d22:	ee07 3a90 	vmov	s15, r3
 8008d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d32:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d3e:	ee17 2a90 	vmov	r2, s15
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008d46:	e008      	b.n	8008d5a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	609a      	str	r2, [r3, #8]
}
 8008d5a:	bf00      	nop
 8008d5c:	3724      	adds	r7, #36	; 0x24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	58024400 	.word	0x58024400
 8008d6c:	03d09000 	.word	0x03d09000
 8008d70:	46000000 	.word	0x46000000
 8008d74:	4c742400 	.word	0x4c742400
 8008d78:	4a742400 	.word	0x4a742400
 8008d7c:	4bbebc20 	.word	0x4bbebc20

08008d80 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8008d80:	b480      	push	{r7}
 8008d82:	b089      	sub	sp, #36	; 0x24
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d88:	4ba1      	ldr	r3, [pc, #644]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d8c:	f003 0303 	and.w	r3, r3, #3
 8008d90:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8008d92:	4b9f      	ldr	r3, [pc, #636]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008d94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d96:	0d1b      	lsrs	r3, r3, #20
 8008d98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008d9c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008d9e:	4b9c      	ldr	r3, [pc, #624]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da2:	0a1b      	lsrs	r3, r3, #8
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8008daa:	4b99      	ldr	r3, [pc, #612]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dae:	08db      	lsrs	r3, r3, #3
 8008db0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	fb02 f303 	mul.w	r3, r2, r3
 8008dba:	ee07 3a90 	vmov	s15, r3
 8008dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dc2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008dc6:	697b      	ldr	r3, [r7, #20]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f000 8111 	beq.w	8008ff0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	2b02      	cmp	r3, #2
 8008dd2:	f000 8083 	beq.w	8008edc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	f200 80a1 	bhi.w	8008f20 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d003      	beq.n	8008dec <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d056      	beq.n	8008e98 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008dea:	e099      	b.n	8008f20 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008dec:	4b88      	ldr	r3, [pc, #544]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0320 	and.w	r3, r3, #32
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d02d      	beq.n	8008e54 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008df8:	4b85      	ldr	r3, [pc, #532]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	08db      	lsrs	r3, r3, #3
 8008dfe:	f003 0303 	and.w	r3, r3, #3
 8008e02:	4a84      	ldr	r2, [pc, #528]	; (8009014 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008e04:	fa22 f303 	lsr.w	r3, r2, r3
 8008e08:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	ee07 3a90 	vmov	s15, r3
 8008e10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	ee07 3a90 	vmov	s15, r3
 8008e1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e22:	4b7b      	ldr	r3, [pc, #492]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e2a:	ee07 3a90 	vmov	s15, r3
 8008e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e32:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e36:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e4e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8008e52:	e087      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	ee07 3a90 	vmov	s15, r3
 8008e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e5e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800901c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e66:	4b6a      	ldr	r3, [pc, #424]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e6e:	ee07 3a90 	vmov	s15, r3
 8008e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e76:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e7a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e86:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e92:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008e96:	e065      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	ee07 3a90 	vmov	s15, r3
 8008e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ea2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eaa:	4b59      	ldr	r3, [pc, #356]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eb2:	ee07 3a90 	vmov	s15, r3
 8008eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eba:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ebe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ed6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008eda:	e043      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	ee07 3a90 	vmov	s15, r3
 8008ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ee6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009024 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eee:	4b48      	ldr	r3, [pc, #288]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ef6:	ee07 3a90 	vmov	s15, r3
 8008efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f02:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f0e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f1a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f1e:	e021      	b.n	8008f64 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	ee07 3a90 	vmov	s15, r3
 8008f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f2a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009020 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f32:	4b37      	ldr	r3, [pc, #220]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f3a:	ee07 3a90 	vmov	s15, r3
 8008f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f46:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009018 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f5e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008f62:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8008f64:	4b2a      	ldr	r3, [pc, #168]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f68:	0a5b      	lsrs	r3, r3, #9
 8008f6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f6e:	ee07 3a90 	vmov	s15, r3
 8008f72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f76:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f7a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f7e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f8a:	ee17 2a90 	vmov	r2, s15
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8008f92:	4b1f      	ldr	r3, [pc, #124]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	0c1b      	lsrs	r3, r3, #16
 8008f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f9c:	ee07 3a90 	vmov	s15, r3
 8008fa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fa4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fa8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fac:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fb8:	ee17 2a90 	vmov	r2, s15
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8008fc0:	4b13      	ldr	r3, [pc, #76]	; (8009010 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc4:	0e1b      	lsrs	r3, r3, #24
 8008fc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fca:	ee07 3a90 	vmov	s15, r3
 8008fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008fd6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fda:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fe2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fe6:	ee17 2a90 	vmov	r2, s15
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008fee:	e008      	b.n	8009002 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	609a      	str	r2, [r3, #8]
}
 8009002:	bf00      	nop
 8009004:	3724      	adds	r7, #36	; 0x24
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	58024400 	.word	0x58024400
 8009014:	03d09000 	.word	0x03d09000
 8009018:	46000000 	.word	0x46000000
 800901c:	4c742400 	.word	0x4c742400
 8009020:	4a742400 	.word	0x4a742400
 8009024:	4bbebc20 	.word	0x4bbebc20

08009028 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009032:	2300      	movs	r3, #0
 8009034:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009036:	4b53      	ldr	r3, [pc, #332]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800903a:	f003 0303 	and.w	r3, r3, #3
 800903e:	2b03      	cmp	r3, #3
 8009040:	d101      	bne.n	8009046 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009042:	2301      	movs	r3, #1
 8009044:	e099      	b.n	800917a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009046:	4b4f      	ldr	r3, [pc, #316]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a4e      	ldr	r2, [pc, #312]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800904c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009052:	f7fa fc3b 	bl	80038cc <HAL_GetTick>
 8009056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009058:	e008      	b.n	800906c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800905a:	f7fa fc37 	bl	80038cc <HAL_GetTick>
 800905e:	4602      	mov	r2, r0
 8009060:	68bb      	ldr	r3, [r7, #8]
 8009062:	1ad3      	subs	r3, r2, r3
 8009064:	2b02      	cmp	r3, #2
 8009066:	d901      	bls.n	800906c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009068:	2303      	movs	r3, #3
 800906a:	e086      	b.n	800917a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800906c:	4b45      	ldr	r3, [pc, #276]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009074:	2b00      	cmp	r3, #0
 8009076:	d1f0      	bne.n	800905a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009078:	4b42      	ldr	r3, [pc, #264]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800907a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800907c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	031b      	lsls	r3, r3, #12
 8009086:	493f      	ldr	r1, [pc, #252]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009088:	4313      	orrs	r3, r2
 800908a:	628b      	str	r3, [r1, #40]	; 0x28
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	3b01      	subs	r3, #1
 8009092:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	3b01      	subs	r3, #1
 800909c:	025b      	lsls	r3, r3, #9
 800909e:	b29b      	uxth	r3, r3
 80090a0:	431a      	orrs	r2, r3
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	3b01      	subs	r3, #1
 80090a8:	041b      	lsls	r3, r3, #16
 80090aa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80090ae:	431a      	orrs	r2, r3
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	3b01      	subs	r3, #1
 80090b6:	061b      	lsls	r3, r3, #24
 80090b8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80090bc:	4931      	ldr	r1, [pc, #196]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090be:	4313      	orrs	r3, r2
 80090c0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80090c2:	4b30      	ldr	r3, [pc, #192]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	695b      	ldr	r3, [r3, #20]
 80090ce:	492d      	ldr	r1, [pc, #180]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090d0:	4313      	orrs	r3, r2
 80090d2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80090d4:	4b2b      	ldr	r3, [pc, #172]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d8:	f023 0220 	bic.w	r2, r3, #32
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	4928      	ldr	r1, [pc, #160]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090e2:	4313      	orrs	r3, r2
 80090e4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80090e6:	4b27      	ldr	r3, [pc, #156]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090ea:	4a26      	ldr	r2, [pc, #152]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090ec:	f023 0310 	bic.w	r3, r3, #16
 80090f0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80090f2:	4b24      	ldr	r3, [pc, #144]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 80090f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80090f6:	4b24      	ldr	r3, [pc, #144]	; (8009188 <RCCEx_PLL2_Config+0x160>)
 80090f8:	4013      	ands	r3, r2
 80090fa:	687a      	ldr	r2, [r7, #4]
 80090fc:	69d2      	ldr	r2, [r2, #28]
 80090fe:	00d2      	lsls	r2, r2, #3
 8009100:	4920      	ldr	r1, [pc, #128]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009102:	4313      	orrs	r3, r2
 8009104:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009106:	4b1f      	ldr	r3, [pc, #124]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800910a:	4a1e      	ldr	r2, [pc, #120]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800910c:	f043 0310 	orr.w	r3, r3, #16
 8009110:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d106      	bne.n	8009126 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009118:	4b1a      	ldr	r3, [pc, #104]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800911a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800911c:	4a19      	ldr	r2, [pc, #100]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800911e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009122:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009124:	e00f      	b.n	8009146 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d106      	bne.n	800913a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800912c:	4b15      	ldr	r3, [pc, #84]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800912e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009130:	4a14      	ldr	r2, [pc, #80]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009136:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009138:	e005      	b.n	8009146 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800913a:	4b12      	ldr	r3, [pc, #72]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800913c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800913e:	4a11      	ldr	r2, [pc, #68]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009144:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009146:	4b0f      	ldr	r3, [pc, #60]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	4a0e      	ldr	r2, [pc, #56]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800914c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009150:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009152:	f7fa fbbb 	bl	80038cc <HAL_GetTick>
 8009156:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009158:	e008      	b.n	800916c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800915a:	f7fa fbb7 	bl	80038cc <HAL_GetTick>
 800915e:	4602      	mov	r2, r0
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	1ad3      	subs	r3, r2, r3
 8009164:	2b02      	cmp	r3, #2
 8009166:	d901      	bls.n	800916c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009168:	2303      	movs	r3, #3
 800916a:	e006      	b.n	800917a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800916c:	4b05      	ldr	r3, [pc, #20]	; (8009184 <RCCEx_PLL2_Config+0x15c>)
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0f0      	beq.n	800915a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009178:	7bfb      	ldrb	r3, [r7, #15]
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
 8009182:	bf00      	nop
 8009184:	58024400 	.word	0x58024400
 8009188:	ffff0007 	.word	0xffff0007

0800918c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009196:	2300      	movs	r3, #0
 8009198:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800919a:	4b53      	ldr	r3, [pc, #332]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800919c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800919e:	f003 0303 	and.w	r3, r3, #3
 80091a2:	2b03      	cmp	r3, #3
 80091a4:	d101      	bne.n	80091aa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e099      	b.n	80092de <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80091aa:	4b4f      	ldr	r3, [pc, #316]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a4e      	ldr	r2, [pc, #312]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80091b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80091b6:	f7fa fb89 	bl	80038cc <HAL_GetTick>
 80091ba:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091bc:	e008      	b.n	80091d0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80091be:	f7fa fb85 	bl	80038cc <HAL_GetTick>
 80091c2:	4602      	mov	r2, r0
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	1ad3      	subs	r3, r2, r3
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	d901      	bls.n	80091d0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80091cc:	2303      	movs	r3, #3
 80091ce:	e086      	b.n	80092de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80091d0:	4b45      	ldr	r3, [pc, #276]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d1f0      	bne.n	80091be <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80091dc:	4b42      	ldr	r3, [pc, #264]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	051b      	lsls	r3, r3, #20
 80091ea:	493f      	ldr	r1, [pc, #252]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80091ec:	4313      	orrs	r3, r2
 80091ee:	628b      	str	r3, [r1, #40]	; 0x28
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	3b01      	subs	r3, #1
 80091f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	3b01      	subs	r3, #1
 8009200:	025b      	lsls	r3, r3, #9
 8009202:	b29b      	uxth	r3, r3
 8009204:	431a      	orrs	r2, r3
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	68db      	ldr	r3, [r3, #12]
 800920a:	3b01      	subs	r3, #1
 800920c:	041b      	lsls	r3, r3, #16
 800920e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009212:	431a      	orrs	r2, r3
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	691b      	ldr	r3, [r3, #16]
 8009218:	3b01      	subs	r3, #1
 800921a:	061b      	lsls	r3, r3, #24
 800921c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009220:	4931      	ldr	r1, [pc, #196]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009222:	4313      	orrs	r3, r2
 8009224:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009226:	4b30      	ldr	r3, [pc, #192]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800922a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	695b      	ldr	r3, [r3, #20]
 8009232:	492d      	ldr	r1, [pc, #180]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009234:	4313      	orrs	r3, r2
 8009236:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009238:	4b2b      	ldr	r3, [pc, #172]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800923a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800923c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	699b      	ldr	r3, [r3, #24]
 8009244:	4928      	ldr	r1, [pc, #160]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009246:	4313      	orrs	r3, r2
 8009248:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800924a:	4b27      	ldr	r3, [pc, #156]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800924c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800924e:	4a26      	ldr	r2, [pc, #152]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009254:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009256:	4b24      	ldr	r3, [pc, #144]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009258:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800925a:	4b24      	ldr	r3, [pc, #144]	; (80092ec <RCCEx_PLL3_Config+0x160>)
 800925c:	4013      	ands	r3, r2
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	69d2      	ldr	r2, [r2, #28]
 8009262:	00d2      	lsls	r2, r2, #3
 8009264:	4920      	ldr	r1, [pc, #128]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009266:	4313      	orrs	r3, r2
 8009268:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800926a:	4b1f      	ldr	r3, [pc, #124]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800926c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800926e:	4a1e      	ldr	r2, [pc, #120]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009270:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009274:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d106      	bne.n	800928a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800927c:	4b1a      	ldr	r3, [pc, #104]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 800927e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009280:	4a19      	ldr	r2, [pc, #100]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009282:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009286:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009288:	e00f      	b.n	80092aa <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d106      	bne.n	800929e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009290:	4b15      	ldr	r3, [pc, #84]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009294:	4a14      	ldr	r2, [pc, #80]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 8009296:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800929a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800929c:	e005      	b.n	80092aa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800929e:	4b12      	ldr	r3, [pc, #72]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a2:	4a11      	ldr	r2, [pc, #68]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092a8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80092aa:	4b0f      	ldr	r3, [pc, #60]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a0e      	ldr	r2, [pc, #56]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80092b6:	f7fa fb09 	bl	80038cc <HAL_GetTick>
 80092ba:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80092bc:	e008      	b.n	80092d0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80092be:	f7fa fb05 	bl	80038cc <HAL_GetTick>
 80092c2:	4602      	mov	r2, r0
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	2b02      	cmp	r3, #2
 80092ca:	d901      	bls.n	80092d0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80092cc:	2303      	movs	r3, #3
 80092ce:	e006      	b.n	80092de <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80092d0:	4b05      	ldr	r3, [pc, #20]	; (80092e8 <RCCEx_PLL3_Config+0x15c>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d0f0      	beq.n	80092be <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80092dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	58024400 	.word	0x58024400
 80092ec:	ffff0007 	.word	0xffff0007

080092f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b082      	sub	sp, #8
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d101      	bne.n	8009302 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092fe:	2301      	movs	r3, #1
 8009300:	e049      	b.n	8009396 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b00      	cmp	r3, #0
 800930c:	d106      	bne.n	800931c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2200      	movs	r2, #0
 8009312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 f841 	bl	800939e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2202      	movs	r2, #2
 8009320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681a      	ldr	r2, [r3, #0]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	3304      	adds	r3, #4
 800932c:	4619      	mov	r1, r3
 800932e:	4610      	mov	r0, r2
 8009330:	f000 f9f8 	bl	8009724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2201      	movs	r2, #1
 8009338:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2201      	movs	r2, #1
 8009350:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2201      	movs	r2, #1
 8009370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2201      	movs	r2, #1
 8009378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2201      	movs	r2, #1
 8009380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2201      	movs	r2, #1
 8009388:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009394:	2300      	movs	r3, #0
}
 8009396:	4618      	mov	r0, r3
 8009398:	3708      	adds	r7, #8
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}

0800939e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800939e:	b480      	push	{r7}
 80093a0:	b083      	sub	sp, #12
 80093a2:	af00      	add	r7, sp, #0
 80093a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80093a6:	bf00      	nop
 80093a8:	370c      	adds	r7, #12
 80093aa:	46bd      	mov	sp, r7
 80093ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b0:	4770      	bx	lr
	...

080093b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d001      	beq.n	80093cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80093c8:	2301      	movs	r3, #1
 80093ca:	e04f      	b.n	800946c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2202      	movs	r2, #2
 80093d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68da      	ldr	r2, [r3, #12]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f042 0201 	orr.w	r2, r2, #1
 80093e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	4a23      	ldr	r2, [pc, #140]	; (8009478 <HAL_TIM_Base_Start_IT+0xc4>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d01d      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093f6:	d018      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4a1f      	ldr	r2, [pc, #124]	; (800947c <HAL_TIM_Base_Start_IT+0xc8>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d013      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a1e      	ldr	r2, [pc, #120]	; (8009480 <HAL_TIM_Base_Start_IT+0xcc>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d00e      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a1c      	ldr	r2, [pc, #112]	; (8009484 <HAL_TIM_Base_Start_IT+0xd0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d009      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	4a1b      	ldr	r2, [pc, #108]	; (8009488 <HAL_TIM_Base_Start_IT+0xd4>)
 800941c:	4293      	cmp	r3, r2
 800941e:	d004      	beq.n	800942a <HAL_TIM_Base_Start_IT+0x76>
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	4a19      	ldr	r2, [pc, #100]	; (800948c <HAL_TIM_Base_Start_IT+0xd8>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d115      	bne.n	8009456 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	689a      	ldr	r2, [r3, #8]
 8009430:	4b17      	ldr	r3, [pc, #92]	; (8009490 <HAL_TIM_Base_Start_IT+0xdc>)
 8009432:	4013      	ands	r3, r2
 8009434:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	2b06      	cmp	r3, #6
 800943a:	d015      	beq.n	8009468 <HAL_TIM_Base_Start_IT+0xb4>
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009442:	d011      	beq.n	8009468 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	681a      	ldr	r2, [r3, #0]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f042 0201 	orr.w	r2, r2, #1
 8009452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009454:	e008      	b.n	8009468 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	f042 0201 	orr.w	r2, r2, #1
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	e000      	b.n	800946a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009468:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800946a:	2300      	movs	r3, #0
}
 800946c:	4618      	mov	r0, r3
 800946e:	3714      	adds	r7, #20
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr
 8009478:	40010000 	.word	0x40010000
 800947c:	40000400 	.word	0x40000400
 8009480:	40000800 	.word	0x40000800
 8009484:	40000c00 	.word	0x40000c00
 8009488:	40010400 	.word	0x40010400
 800948c:	40001800 	.word	0x40001800
 8009490:	00010007 	.word	0x00010007

08009494 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b082      	sub	sp, #8
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	f003 0302 	and.w	r3, r3, #2
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	d122      	bne.n	80094f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	f003 0302 	and.w	r3, r3, #2
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d11b      	bne.n	80094f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	f06f 0202 	mvn.w	r2, #2
 80094c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2201      	movs	r2, #1
 80094c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	699b      	ldr	r3, [r3, #24]
 80094ce:	f003 0303 	and.w	r3, r3, #3
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d003      	beq.n	80094de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 f905 	bl	80096e6 <HAL_TIM_IC_CaptureCallback>
 80094dc:	e005      	b.n	80094ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f8f7 	bl	80096d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 f908 	bl	80096fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	f003 0304 	and.w	r3, r3, #4
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d122      	bne.n	8009544 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	68db      	ldr	r3, [r3, #12]
 8009504:	f003 0304 	and.w	r3, r3, #4
 8009508:	2b04      	cmp	r3, #4
 800950a:	d11b      	bne.n	8009544 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f06f 0204 	mvn.w	r2, #4
 8009514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2202      	movs	r2, #2
 800951a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 f8db 	bl	80096e6 <HAL_TIM_IC_CaptureCallback>
 8009530:	e005      	b.n	800953e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 f8cd 	bl	80096d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009538:	6878      	ldr	r0, [r7, #4]
 800953a:	f000 f8de 	bl	80096fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2200      	movs	r2, #0
 8009542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	691b      	ldr	r3, [r3, #16]
 800954a:	f003 0308 	and.w	r3, r3, #8
 800954e:	2b08      	cmp	r3, #8
 8009550:	d122      	bne.n	8009598 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b08      	cmp	r3, #8
 800955e:	d11b      	bne.n	8009598 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f06f 0208 	mvn.w	r2, #8
 8009568:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2204      	movs	r2, #4
 800956e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69db      	ldr	r3, [r3, #28]
 8009576:	f003 0303 	and.w	r3, r3, #3
 800957a:	2b00      	cmp	r3, #0
 800957c:	d003      	beq.n	8009586 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f8b1 	bl	80096e6 <HAL_TIM_IC_CaptureCallback>
 8009584:	e005      	b.n	8009592 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f000 f8a3 	bl	80096d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 f8b4 	bl	80096fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	691b      	ldr	r3, [r3, #16]
 800959e:	f003 0310 	and.w	r3, r3, #16
 80095a2:	2b10      	cmp	r3, #16
 80095a4:	d122      	bne.n	80095ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68db      	ldr	r3, [r3, #12]
 80095ac:	f003 0310 	and.w	r3, r3, #16
 80095b0:	2b10      	cmp	r3, #16
 80095b2:	d11b      	bne.n	80095ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f06f 0210 	mvn.w	r2, #16
 80095bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2208      	movs	r2, #8
 80095c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	69db      	ldr	r3, [r3, #28]
 80095ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d003      	beq.n	80095da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 f887 	bl	80096e6 <HAL_TIM_IC_CaptureCallback>
 80095d8:	e005      	b.n	80095e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095da:	6878      	ldr	r0, [r7, #4]
 80095dc:	f000 f879 	bl	80096d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f000 f88a 	bl	80096fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	691b      	ldr	r3, [r3, #16]
 80095f2:	f003 0301 	and.w	r3, r3, #1
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d10e      	bne.n	8009618 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	2b01      	cmp	r3, #1
 8009606:	d107      	bne.n	8009618 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	f06f 0201 	mvn.w	r2, #1
 8009610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7f8 ff62 	bl	80024dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009622:	2b80      	cmp	r3, #128	; 0x80
 8009624:	d10e      	bne.n	8009644 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009630:	2b80      	cmp	r3, #128	; 0x80
 8009632:	d107      	bne.n	8009644 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800963c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800963e:	6878      	ldr	r0, [r7, #4]
 8009640:	f000 f914 	bl	800986c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800964e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009652:	d10e      	bne.n	8009672 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800965e:	2b80      	cmp	r3, #128	; 0x80
 8009660:	d107      	bne.n	8009672 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800966a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 f907 	bl	8009880 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	691b      	ldr	r3, [r3, #16]
 8009678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800967c:	2b40      	cmp	r3, #64	; 0x40
 800967e:	d10e      	bne.n	800969e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	68db      	ldr	r3, [r3, #12]
 8009686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800968a:	2b40      	cmp	r3, #64	; 0x40
 800968c:	d107      	bne.n	800969e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 f838 	bl	800970e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	691b      	ldr	r3, [r3, #16]
 80096a4:	f003 0320 	and.w	r3, r3, #32
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d10e      	bne.n	80096ca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	68db      	ldr	r3, [r3, #12]
 80096b2:	f003 0320 	and.w	r3, r3, #32
 80096b6:	2b20      	cmp	r3, #32
 80096b8:	d107      	bne.n	80096ca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f06f 0220 	mvn.w	r2, #32
 80096c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096c4:	6878      	ldr	r0, [r7, #4]
 80096c6:	f000 f8c7 	bl	8009858 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096ca:	bf00      	nop
 80096cc:	3708      	adds	r7, #8
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}

080096d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80096d2:	b480      	push	{r7}
 80096d4:	b083      	sub	sp, #12
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80096da:	bf00      	nop
 80096dc:	370c      	adds	r7, #12
 80096de:	46bd      	mov	sp, r7
 80096e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e4:	4770      	bx	lr

080096e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80096e6:	b480      	push	{r7}
 80096e8:	b083      	sub	sp, #12
 80096ea:	af00      	add	r7, sp, #0
 80096ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80096ee:	bf00      	nop
 80096f0:	370c      	adds	r7, #12
 80096f2:	46bd      	mov	sp, r7
 80096f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f8:	4770      	bx	lr

080096fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80096fa:	b480      	push	{r7}
 80096fc:	b083      	sub	sp, #12
 80096fe:	af00      	add	r7, sp, #0
 8009700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009702:	bf00      	nop
 8009704:	370c      	adds	r7, #12
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800970e:	b480      	push	{r7}
 8009710:	b083      	sub	sp, #12
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009716:	bf00      	nop
 8009718:	370c      	adds	r7, #12
 800971a:	46bd      	mov	sp, r7
 800971c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009720:	4770      	bx	lr
	...

08009724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009724:	b480      	push	{r7}
 8009726:	b085      	sub	sp, #20
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a40      	ldr	r2, [pc, #256]	; (8009838 <TIM_Base_SetConfig+0x114>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d013      	beq.n	8009764 <TIM_Base_SetConfig+0x40>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009742:	d00f      	beq.n	8009764 <TIM_Base_SetConfig+0x40>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	4a3d      	ldr	r2, [pc, #244]	; (800983c <TIM_Base_SetConfig+0x118>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d00b      	beq.n	8009764 <TIM_Base_SetConfig+0x40>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4a3c      	ldr	r2, [pc, #240]	; (8009840 <TIM_Base_SetConfig+0x11c>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d007      	beq.n	8009764 <TIM_Base_SetConfig+0x40>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a3b      	ldr	r2, [pc, #236]	; (8009844 <TIM_Base_SetConfig+0x120>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d003      	beq.n	8009764 <TIM_Base_SetConfig+0x40>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a3a      	ldr	r2, [pc, #232]	; (8009848 <TIM_Base_SetConfig+0x124>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d108      	bne.n	8009776 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800976a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	685b      	ldr	r3, [r3, #4]
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	4313      	orrs	r3, r2
 8009774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	4a2f      	ldr	r2, [pc, #188]	; (8009838 <TIM_Base_SetConfig+0x114>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d01f      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009784:	d01b      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	4a2c      	ldr	r2, [pc, #176]	; (800983c <TIM_Base_SetConfig+0x118>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d017      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	4a2b      	ldr	r2, [pc, #172]	; (8009840 <TIM_Base_SetConfig+0x11c>)
 8009792:	4293      	cmp	r3, r2
 8009794:	d013      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a2a      	ldr	r2, [pc, #168]	; (8009844 <TIM_Base_SetConfig+0x120>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d00f      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a29      	ldr	r2, [pc, #164]	; (8009848 <TIM_Base_SetConfig+0x124>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d00b      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4a28      	ldr	r2, [pc, #160]	; (800984c <TIM_Base_SetConfig+0x128>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d007      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a27      	ldr	r2, [pc, #156]	; (8009850 <TIM_Base_SetConfig+0x12c>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d003      	beq.n	80097be <TIM_Base_SetConfig+0x9a>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a26      	ldr	r2, [pc, #152]	; (8009854 <TIM_Base_SetConfig+0x130>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d108      	bne.n	80097d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	68db      	ldr	r3, [r3, #12]
 80097ca:	68fa      	ldr	r2, [r7, #12]
 80097cc:	4313      	orrs	r3, r2
 80097ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	695b      	ldr	r3, [r3, #20]
 80097da:	4313      	orrs	r3, r2
 80097dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	68fa      	ldr	r2, [r7, #12]
 80097e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	689a      	ldr	r2, [r3, #8]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	681a      	ldr	r2, [r3, #0]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	4a10      	ldr	r2, [pc, #64]	; (8009838 <TIM_Base_SetConfig+0x114>)
 80097f8:	4293      	cmp	r3, r2
 80097fa:	d00f      	beq.n	800981c <TIM_Base_SetConfig+0xf8>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a12      	ldr	r2, [pc, #72]	; (8009848 <TIM_Base_SetConfig+0x124>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d00b      	beq.n	800981c <TIM_Base_SetConfig+0xf8>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	4a11      	ldr	r2, [pc, #68]	; (800984c <TIM_Base_SetConfig+0x128>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d007      	beq.n	800981c <TIM_Base_SetConfig+0xf8>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a10      	ldr	r2, [pc, #64]	; (8009850 <TIM_Base_SetConfig+0x12c>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d003      	beq.n	800981c <TIM_Base_SetConfig+0xf8>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a0f      	ldr	r2, [pc, #60]	; (8009854 <TIM_Base_SetConfig+0x130>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d103      	bne.n	8009824 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	691a      	ldr	r2, [r3, #16]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	615a      	str	r2, [r3, #20]
}
 800982a:	bf00      	nop
 800982c:	3714      	adds	r7, #20
 800982e:	46bd      	mov	sp, r7
 8009830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009834:	4770      	bx	lr
 8009836:	bf00      	nop
 8009838:	40010000 	.word	0x40010000
 800983c:	40000400 	.word	0x40000400
 8009840:	40000800 	.word	0x40000800
 8009844:	40000c00 	.word	0x40000c00
 8009848:	40010400 	.word	0x40010400
 800984c:	40014000 	.word	0x40014000
 8009850:	40014400 	.word	0x40014400
 8009854:	40014800 	.word	0x40014800

08009858 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009858:	b480      	push	{r7}
 800985a:	b083      	sub	sp, #12
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr

0800986c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009888:	bf00      	nop
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d101      	bne.n	80098a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098a2:	2301      	movs	r3, #1
 80098a4:	e042      	b.n	800992c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d106      	bne.n	80098be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2200      	movs	r2, #0
 80098b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098b8:	6878      	ldr	r0, [r7, #4]
 80098ba:	f7f8 fe45 	bl	8002548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2224      	movs	r2, #36	; 0x24
 80098c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	681a      	ldr	r2, [r3, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f022 0201 	bic.w	r2, r2, #1
 80098d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 fc5a 	bl	800a190 <UART_SetConfig>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b01      	cmp	r3, #1
 80098e0:	d101      	bne.n	80098e6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e022      	b.n	800992c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d002      	beq.n	80098f4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f001 f9ae 	bl	800ac50 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	685a      	ldr	r2, [r3, #4]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009902:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	689a      	ldr	r2, [r3, #8]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009912:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f042 0201 	orr.w	r2, r2, #1
 8009922:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f001 fa35 	bl	800ad94 <UART_CheckIdleState>
 800992a:	4603      	mov	r3, r0
}
 800992c:	4618      	mov	r0, r3
 800992e:	3708      	adds	r7, #8
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b084      	sub	sp, #16
 8009938:	af00      	add	r7, sp, #0
 800993a:	60f8      	str	r0, [r7, #12]
 800993c:	60b9      	str	r1, [r7, #8]
 800993e:	4613      	mov	r3, r2
 8009940:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009948:	2b20      	cmp	r3, #32
 800994a:	d168      	bne.n	8009a1e <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d002      	beq.n	8009958 <HAL_UART_Transmit_DMA+0x24>
 8009952:	88fb      	ldrh	r3, [r7, #6]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d101      	bne.n	800995c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8009958:	2301      	movs	r3, #1
 800995a:	e061      	b.n	8009a20 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009962:	2b01      	cmp	r3, #1
 8009964:	d101      	bne.n	800996a <HAL_UART_Transmit_DMA+0x36>
 8009966:	2302      	movs	r3, #2
 8009968:	e05a      	b.n	8009a20 <HAL_UART_Transmit_DMA+0xec>
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2201      	movs	r2, #1
 800996e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	68ba      	ldr	r2, [r7, #8]
 8009976:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	88fa      	ldrh	r2, [r7, #6]
 800997c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	88fa      	ldrh	r2, [r7, #6]
 8009984:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2200      	movs	r2, #0
 800998c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2221      	movs	r2, #33	; 0x21
 8009994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800999c:	2b00      	cmp	r3, #0
 800999e:	d02c      	beq.n	80099fa <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80099a4:	4a20      	ldr	r2, [pc, #128]	; (8009a28 <HAL_UART_Transmit_DMA+0xf4>)
 80099a6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80099ac:	4a1f      	ldr	r2, [pc, #124]	; (8009a2c <HAL_UART_Transmit_DMA+0xf8>)
 80099ae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80099b4:	4a1e      	ldr	r2, [pc, #120]	; (8009a30 <HAL_UART_Transmit_DMA+0xfc>)
 80099b6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80099bc:	2200      	movs	r2, #0
 80099be:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099c8:	4619      	mov	r1, r3
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	3328      	adds	r3, #40	; 0x28
 80099d0:	461a      	mov	r2, r3
 80099d2:	88fb      	ldrh	r3, [r7, #6]
 80099d4:	f7fa fbce 	bl	8004174 <HAL_DMA_Start_IT>
 80099d8:	4603      	mov	r3, r0
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d00d      	beq.n	80099fa <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	2210      	movs	r2, #16
 80099e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2200      	movs	r2, #0
 80099ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80099f6:	2301      	movs	r3, #1
 80099f8:	e012      	b.n	8009a20 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2240      	movs	r2, #64	; 0x40
 8009a00:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	2200      	movs	r2, #0
 8009a06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	689a      	ldr	r2, [r3, #8]
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009a18:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	e000      	b.n	8009a20 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8009a1e:	2302      	movs	r3, #2
  }
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3710      	adds	r7, #16
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bd80      	pop	{r7, pc}
 8009a28:	0800b0a9 	.word	0x0800b0a9
 8009a2c:	0800b0f9 	.word	0x0800b0f9
 8009a30:	0800b1e3 	.word	0x0800b1e3

08009a34 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	60b9      	str	r1, [r7, #8]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a48:	2b20      	cmp	r3, #32
 8009a4a:	d131      	bne.n	8009ab0 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d002      	beq.n	8009a58 <HAL_UART_Receive_DMA+0x24>
 8009a52:	88fb      	ldrh	r3, [r7, #6]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d101      	bne.n	8009a5c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009a58:	2301      	movs	r3, #1
 8009a5a:	e02a      	b.n	8009ab2 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d101      	bne.n	8009a6a <HAL_UART_Receive_DMA+0x36>
 8009a66:	2302      	movs	r3, #2
 8009a68:	e023      	b.n	8009ab2 <HAL_UART_Receive_DMA+0x7e>
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	2201      	movs	r2, #1
 8009a6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	2200      	movs	r2, #0
 8009a76:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a0f      	ldr	r2, [pc, #60]	; (8009abc <HAL_UART_Receive_DMA+0x88>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d00e      	beq.n	8009aa0 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d007      	beq.n	8009aa0 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8009a9e:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009aa0:	88fb      	ldrh	r3, [r7, #6]
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	68b9      	ldr	r1, [r7, #8]
 8009aa6:	68f8      	ldr	r0, [r7, #12]
 8009aa8:	f001 fa40 	bl	800af2c <UART_Start_Receive_DMA>
 8009aac:	4603      	mov	r3, r0
 8009aae:	e000      	b.n	8009ab2 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8009ab0:	2302      	movs	r3, #2
  }
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3710      	adds	r7, #16
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	58000c00 	.word	0x58000c00

08009ac0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ace:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ad6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ae2:	2b80      	cmp	r3, #128	; 0x80
 8009ae4:	d127      	bne.n	8009b36 <HAL_UART_DMAStop+0x76>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2b21      	cmp	r3, #33	; 0x21
 8009aea:	d124      	bne.n	8009b36 <HAL_UART_DMAStop+0x76>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	689a      	ldr	r2, [r3, #8]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009afa:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d015      	beq.n	8009b30 <HAL_UART_DMAStop+0x70>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fa fd9d 	bl	8004648 <HAL_DMA_Abort>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d00d      	beq.n	8009b30 <HAL_UART_DMAStop+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7fc fa21 	bl	8005f60 <HAL_DMA_GetError>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	2b20      	cmp	r3, #32
 8009b22:	d105      	bne.n	8009b30 <HAL_UART_DMAStop+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2210      	movs	r2, #16
 8009b28:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e032      	b.n	8009b96 <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8009b30:	6878      	ldr	r0, [r7, #4]
 8009b32:	f001 fa69 	bl	800b008 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b40:	2b40      	cmp	r3, #64	; 0x40
 8009b42:	d127      	bne.n	8009b94 <HAL_UART_DMAStop+0xd4>
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	2b22      	cmp	r3, #34	; 0x22
 8009b48:	d124      	bne.n	8009b94 <HAL_UART_DMAStop+0xd4>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	689a      	ldr	r2, [r3, #8]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b58:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d015      	beq.n	8009b8e <HAL_UART_DMAStop+0xce>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b66:	4618      	mov	r0, r3
 8009b68:	f7fa fd6e 	bl	8004648 <HAL_DMA_Abort>
 8009b6c:	4603      	mov	r3, r0
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00d      	beq.n	8009b8e <HAL_UART_DMAStop+0xce>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b76:	4618      	mov	r0, r3
 8009b78:	f7fc f9f2 	bl	8005f60 <HAL_DMA_GetError>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b20      	cmp	r3, #32
 8009b80:	d105      	bne.n	8009b8e <HAL_UART_DMAStop+0xce>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2210      	movs	r2, #16
 8009b86:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 8009b8a:	2303      	movs	r3, #3
 8009b8c:	e003      	b.n	8009b96 <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f001 fa58 	bl	800b044 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b088      	sub	sp, #32
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	69db      	ldr	r3, [r3, #28]
 8009bae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009bc0:	69fa      	ldr	r2, [r7, #28]
 8009bc2:	f640 030f 	movw	r3, #2063	; 0x80f
 8009bc6:	4013      	ands	r3, r2
 8009bc8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d118      	bne.n	8009c02 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009bd0:	69fb      	ldr	r3, [r7, #28]
 8009bd2:	f003 0320 	and.w	r3, r3, #32
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d013      	beq.n	8009c02 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009bda:	69bb      	ldr	r3, [r7, #24]
 8009bdc:	f003 0320 	and.w	r3, r3, #32
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d104      	bne.n	8009bee <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d009      	beq.n	8009c02 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 8282 	beq.w	800a0fc <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	4798      	blx	r3
      }
      return;
 8009c00:	e27c      	b.n	800a0fc <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 80ef 	beq.w	8009de8 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009c0a:	697a      	ldr	r2, [r7, #20]
 8009c0c:	4b73      	ldr	r3, [pc, #460]	; (8009ddc <HAL_UART_IRQHandler+0x23c>)
 8009c0e:	4013      	ands	r3, r2
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d105      	bne.n	8009c20 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009c14:	69ba      	ldr	r2, [r7, #24]
 8009c16:	4b72      	ldr	r3, [pc, #456]	; (8009de0 <HAL_UART_IRQHandler+0x240>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	f000 80e4 	beq.w	8009de8 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009c20:	69fb      	ldr	r3, [r7, #28]
 8009c22:	f003 0301 	and.w	r3, r3, #1
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d010      	beq.n	8009c4c <HAL_UART_IRQHandler+0xac>
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00b      	beq.n	8009c4c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c42:	f043 0201 	orr.w	r2, r3, #1
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c4c:	69fb      	ldr	r3, [r7, #28]
 8009c4e:	f003 0302 	and.w	r3, r3, #2
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d010      	beq.n	8009c78 <HAL_UART_IRQHandler+0xd8>
 8009c56:	697b      	ldr	r3, [r7, #20]
 8009c58:	f003 0301 	and.w	r3, r3, #1
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d00b      	beq.n	8009c78 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2202      	movs	r2, #2
 8009c66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c6e:	f043 0204 	orr.w	r2, r3, #4
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009c78:	69fb      	ldr	r3, [r7, #28]
 8009c7a:	f003 0304 	and.w	r3, r3, #4
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d010      	beq.n	8009ca4 <HAL_UART_IRQHandler+0x104>
 8009c82:	697b      	ldr	r3, [r7, #20]
 8009c84:	f003 0301 	and.w	r3, r3, #1
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d00b      	beq.n	8009ca4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	2204      	movs	r2, #4
 8009c92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009c9a:	f043 0202 	orr.w	r2, r3, #2
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ca4:	69fb      	ldr	r3, [r7, #28]
 8009ca6:	f003 0308 	and.w	r3, r3, #8
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d015      	beq.n	8009cda <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cae:	69bb      	ldr	r3, [r7, #24]
 8009cb0:	f003 0320 	and.w	r3, r3, #32
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d104      	bne.n	8009cc2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009cb8:	697a      	ldr	r2, [r7, #20]
 8009cba:	4b48      	ldr	r3, [pc, #288]	; (8009ddc <HAL_UART_IRQHandler+0x23c>)
 8009cbc:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d00b      	beq.n	8009cda <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2208      	movs	r2, #8
 8009cc8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cd0:	f043 0208 	orr.w	r2, r3, #8
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009cda:	69fb      	ldr	r3, [r7, #28]
 8009cdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d011      	beq.n	8009d08 <HAL_UART_IRQHandler+0x168>
 8009ce4:	69bb      	ldr	r3, [r7, #24]
 8009ce6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00c      	beq.n	8009d08 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009cf6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009cfe:	f043 0220 	orr.w	r2, r3, #32
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	f000 81f6 	beq.w	800a100 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009d14:	69fb      	ldr	r3, [r7, #28]
 8009d16:	f003 0320 	and.w	r3, r3, #32
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d011      	beq.n	8009d42 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009d1e:	69bb      	ldr	r3, [r7, #24]
 8009d20:	f003 0320 	and.w	r3, r3, #32
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d104      	bne.n	8009d32 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d007      	beq.n	8009d42 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d003      	beq.n	8009d42 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d3e:	6878      	ldr	r0, [r7, #4]
 8009d40:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009d48:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d54:	2b40      	cmp	r3, #64	; 0x40
 8009d56:	d004      	beq.n	8009d62 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d031      	beq.n	8009dc6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f001 f96e 	bl	800b044 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689b      	ldr	r3, [r3, #8]
 8009d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d72:	2b40      	cmp	r3, #64	; 0x40
 8009d74:	d123      	bne.n	8009dbe <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	689a      	ldr	r2, [r3, #8]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009d84:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d013      	beq.n	8009db6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d92:	4a14      	ldr	r2, [pc, #80]	; (8009de4 <HAL_UART_IRQHandler+0x244>)
 8009d94:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7fa ff72 	bl	8004c84 <HAL_DMA_Abort_IT>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d017      	beq.n	8009dd6 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009dac:	687a      	ldr	r2, [r7, #4]
 8009dae:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8009db0:	4610      	mov	r0, r2
 8009db2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009db4:	e00f      	b.n	8009dd6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 f9d4 	bl	800a164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dbc:	e00b      	b.n	8009dd6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009dbe:	6878      	ldr	r0, [r7, #4]
 8009dc0:	f000 f9d0 	bl	800a164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dc4:	e007      	b.n	8009dd6 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f000 f9cc 	bl	800a164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8009dd4:	e194      	b.n	800a100 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009dd6:	bf00      	nop
    return;
 8009dd8:	e192      	b.n	800a100 <HAL_UART_IRQHandler+0x560>
 8009dda:	bf00      	nop
 8009ddc:	10000001 	.word	0x10000001
 8009de0:	04000120 	.word	0x04000120
 8009de4:	0800b263 	.word	0x0800b263

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	f040 810f 	bne.w	800a010 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	f003 0310 	and.w	r3, r3, #16
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f000 8109 	beq.w	800a010 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	f003 0310 	and.w	r3, r3, #16
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f000 8103 	beq.w	800a010 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	2210      	movs	r2, #16
 8009e10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	689b      	ldr	r3, [r3, #8]
 8009e18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e1c:	2b40      	cmp	r3, #64	; 0x40
 8009e1e:	f040 80bb 	bne.w	8009f98 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a96      	ldr	r2, [pc, #600]	; (800a084 <HAL_UART_IRQHandler+0x4e4>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d059      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a94      	ldr	r2, [pc, #592]	; (800a088 <HAL_UART_IRQHandler+0x4e8>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d053      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a92      	ldr	r2, [pc, #584]	; (800a08c <HAL_UART_IRQHandler+0x4ec>)
 8009e42:	4293      	cmp	r3, r2
 8009e44:	d04d      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	4a90      	ldr	r2, [pc, #576]	; (800a090 <HAL_UART_IRQHandler+0x4f0>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d047      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a8e      	ldr	r2, [pc, #568]	; (800a094 <HAL_UART_IRQHandler+0x4f4>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d041      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	4a8c      	ldr	r2, [pc, #560]	; (800a098 <HAL_UART_IRQHandler+0x4f8>)
 8009e66:	4293      	cmp	r3, r2
 8009e68:	d03b      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a8a      	ldr	r2, [pc, #552]	; (800a09c <HAL_UART_IRQHandler+0x4fc>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d035      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a88      	ldr	r2, [pc, #544]	; (800a0a0 <HAL_UART_IRQHandler+0x500>)
 8009e7e:	4293      	cmp	r3, r2
 8009e80:	d02f      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4a86      	ldr	r2, [pc, #536]	; (800a0a4 <HAL_UART_IRQHandler+0x504>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d029      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a84      	ldr	r2, [pc, #528]	; (800a0a8 <HAL_UART_IRQHandler+0x508>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d023      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	4a82      	ldr	r2, [pc, #520]	; (800a0ac <HAL_UART_IRQHandler+0x50c>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d01d      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	4a80      	ldr	r2, [pc, #512]	; (800a0b0 <HAL_UART_IRQHandler+0x510>)
 8009eae:	4293      	cmp	r3, r2
 8009eb0:	d017      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a7e      	ldr	r2, [pc, #504]	; (800a0b4 <HAL_UART_IRQHandler+0x514>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d011      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	4a7c      	ldr	r2, [pc, #496]	; (800a0b8 <HAL_UART_IRQHandler+0x518>)
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d00b      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a7a      	ldr	r2, [pc, #488]	; (800a0bc <HAL_UART_IRQHandler+0x51c>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d005      	beq.n	8009ee2 <HAL_UART_IRQHandler+0x342>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	4a78      	ldr	r2, [pc, #480]	; (800a0c0 <HAL_UART_IRQHandler+0x520>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d105      	bne.n	8009eee <HAL_UART_IRQHandler+0x34e>
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	b29b      	uxth	r3, r3
 8009eec:	e004      	b.n	8009ef8 <HAL_UART_IRQHandler+0x358>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 8009efa:	893b      	ldrh	r3, [r7, #8]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	f000 8101 	beq.w	800a104 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009f08:	893a      	ldrh	r2, [r7, #8]
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	f080 80fa 	bcs.w	800a104 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	893a      	ldrh	r2, [r7, #8]
 8009f14:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009f1c:	69db      	ldr	r3, [r3, #28]
 8009f1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f22:	d02b      	beq.n	8009f7c <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009f32:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	689a      	ldr	r2, [r3, #8]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f022 0201 	bic.w	r2, r2, #1
 8009f42:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	689a      	ldr	r2, [r3, #8]
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f52:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2220      	movs	r2, #32
 8009f58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f022 0210 	bic.w	r2, r2, #16
 8009f70:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009f76:	4618      	mov	r0, r3
 8009f78:	f7fa fb66 	bl	8004648 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	1ad3      	subs	r3, r2, r3
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f8f1 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009f96:	e0b5      	b.n	800a104 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fa4:	b29b      	uxth	r3, r3
 8009fa6:	1ad3      	subs	r3, r2, r3
 8009fa8:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	f000 80a8 	beq.w	800a108 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 8009fb8:	897b      	ldrh	r3, [r7, #10]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	f000 80a4 	beq.w	800a108 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681a      	ldr	r2, [r3, #0]
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009fce:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	6899      	ldr	r1, [r3, #8]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681a      	ldr	r2, [r3, #0]
 8009fda:	4b3a      	ldr	r3, [pc, #232]	; (800a0c4 <HAL_UART_IRQHandler+0x524>)
 8009fdc:	400b      	ands	r3, r1
 8009fde:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2220      	movs	r2, #32
 8009fe4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	681a      	ldr	r2, [r3, #0]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f022 0210 	bic.w	r2, r2, #16
 800a002:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a004:	897b      	ldrh	r3, [r7, #10]
 800a006:	4619      	mov	r1, r3
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f8b5 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a00e:	e07b      	b.n	800a108 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00d      	beq.n	800a036 <HAL_UART_IRQHandler+0x496>
 800a01a:	697b      	ldr	r3, [r7, #20]
 800a01c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d008      	beq.n	800a036 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a02c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f001 f947 	bl	800b2c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a034:	e06b      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800a036:	69fb      	ldr	r3, [r7, #28]
 800a038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d012      	beq.n	800a066 <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a046:	2b00      	cmp	r3, #0
 800a048:	d104      	bne.n	800a054 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a050:	2b00      	cmp	r3, #0
 800a052:	d008      	beq.n	800a066 <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d057      	beq.n	800a10c <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a060:	6878      	ldr	r0, [r7, #4]
 800a062:	4798      	blx	r3
    }
    return;
 800a064:	e052      	b.n	800a10c <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a066:	69fb      	ldr	r3, [r7, #28]
 800a068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d02b      	beq.n	800a0c8 <HAL_UART_IRQHandler+0x528>
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a076:	2b00      	cmp	r3, #0
 800a078:	d026      	beq.n	800a0c8 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f001 f907 	bl	800b28e <UART_EndTransmit_IT>
    return;
 800a080:	e045      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
 800a082:	bf00      	nop
 800a084:	40020010 	.word	0x40020010
 800a088:	40020028 	.word	0x40020028
 800a08c:	40020040 	.word	0x40020040
 800a090:	40020058 	.word	0x40020058
 800a094:	40020070 	.word	0x40020070
 800a098:	40020088 	.word	0x40020088
 800a09c:	400200a0 	.word	0x400200a0
 800a0a0:	400200b8 	.word	0x400200b8
 800a0a4:	40020410 	.word	0x40020410
 800a0a8:	40020428 	.word	0x40020428
 800a0ac:	40020440 	.word	0x40020440
 800a0b0:	40020458 	.word	0x40020458
 800a0b4:	40020470 	.word	0x40020470
 800a0b8:	40020488 	.word	0x40020488
 800a0bc:	400204a0 	.word	0x400204a0
 800a0c0:	400204b8 	.word	0x400204b8
 800a0c4:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d008      	beq.n	800a0e4 <HAL_UART_IRQHandler+0x544>
 800a0d2:	69bb      	ldr	r3, [r7, #24]
 800a0d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d003      	beq.n	800a0e4 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f001 f904 	bl	800b2ea <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a0e2:	e014      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800a0e4:	69fb      	ldr	r3, [r7, #28]
 800a0e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d00f      	beq.n	800a10e <HAL_UART_IRQHandler+0x56e>
 800a0ee:	69bb      	ldr	r3, [r7, #24]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	da0c      	bge.n	800a10e <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f001 f8ee 	bl	800b2d6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a0fa:	e008      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
      return;
 800a0fc:	bf00      	nop
 800a0fe:	e006      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
    return;
 800a100:	bf00      	nop
 800a102:	e004      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
      return;
 800a104:	bf00      	nop
 800a106:	e002      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
      return;
 800a108:	bf00      	nop
 800a10a:	e000      	b.n	800a10e <HAL_UART_IRQHandler+0x56e>
    return;
 800a10c:	bf00      	nop
  }
}
 800a10e:	3720      	adds	r7, #32
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a114:	b480      	push	{r7}
 800a116:	b083      	sub	sp, #12
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a130:	bf00      	nop
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800a144:	bf00      	nop
 800a146:	370c      	adds	r7, #12
 800a148:	46bd      	mov	sp, r7
 800a14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14e:	4770      	bx	lr

0800a150 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800a158:	bf00      	nop
 800a15a:	370c      	adds	r7, #12
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b083      	sub	sp, #12
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a16c:	bf00      	nop
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a176:	4770      	bx	lr

0800a178 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a178:	b480      	push	{r7}
 800a17a:	b083      	sub	sp, #12
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	460b      	mov	r3, r1
 800a182:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a184:	bf00      	nop
 800a186:	370c      	adds	r7, #12
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr

0800a190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a190:	b5b0      	push	{r4, r5, r7, lr}
 800a192:	b08e      	sub	sp, #56	; 0x38
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a198:	2300      	movs	r3, #0
 800a19a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	689a      	ldr	r2, [r3, #8]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	691b      	ldr	r3, [r3, #16]
 800a1a6:	431a      	orrs	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	695b      	ldr	r3, [r3, #20]
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	69db      	ldr	r3, [r3, #28]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	681a      	ldr	r2, [r3, #0]
 800a1bc:	4bbf      	ldr	r3, [pc, #764]	; (800a4bc <UART_SetConfig+0x32c>)
 800a1be:	4013      	ands	r3, r2
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	6812      	ldr	r2, [r2, #0]
 800a1c4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a1c6:	430b      	orrs	r3, r1
 800a1c8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	68da      	ldr	r2, [r3, #12]
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	430a      	orrs	r2, r1
 800a1de:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	699b      	ldr	r3, [r3, #24]
 800a1e4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4ab5      	ldr	r2, [pc, #724]	; (800a4c0 <UART_SetConfig+0x330>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d004      	beq.n	800a1fa <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6a1b      	ldr	r3, [r3, #32]
 800a1f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	689a      	ldr	r2, [r3, #8]
 800a200:	4bb0      	ldr	r3, [pc, #704]	; (800a4c4 <UART_SetConfig+0x334>)
 800a202:	4013      	ands	r3, r2
 800a204:	687a      	ldr	r2, [r7, #4]
 800a206:	6812      	ldr	r2, [r2, #0]
 800a208:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a20a:	430b      	orrs	r3, r1
 800a20c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a214:	f023 010f 	bic.w	r1, r3, #15
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	430a      	orrs	r2, r1
 800a222:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	4aa7      	ldr	r2, [pc, #668]	; (800a4c8 <UART_SetConfig+0x338>)
 800a22a:	4293      	cmp	r3, r2
 800a22c:	d176      	bne.n	800a31c <UART_SetConfig+0x18c>
 800a22e:	4ba7      	ldr	r3, [pc, #668]	; (800a4cc <UART_SetConfig+0x33c>)
 800a230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a232:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a236:	2b28      	cmp	r3, #40	; 0x28
 800a238:	d86c      	bhi.n	800a314 <UART_SetConfig+0x184>
 800a23a:	a201      	add	r2, pc, #4	; (adr r2, 800a240 <UART_SetConfig+0xb0>)
 800a23c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a240:	0800a2e5 	.word	0x0800a2e5
 800a244:	0800a315 	.word	0x0800a315
 800a248:	0800a315 	.word	0x0800a315
 800a24c:	0800a315 	.word	0x0800a315
 800a250:	0800a315 	.word	0x0800a315
 800a254:	0800a315 	.word	0x0800a315
 800a258:	0800a315 	.word	0x0800a315
 800a25c:	0800a315 	.word	0x0800a315
 800a260:	0800a2ed 	.word	0x0800a2ed
 800a264:	0800a315 	.word	0x0800a315
 800a268:	0800a315 	.word	0x0800a315
 800a26c:	0800a315 	.word	0x0800a315
 800a270:	0800a315 	.word	0x0800a315
 800a274:	0800a315 	.word	0x0800a315
 800a278:	0800a315 	.word	0x0800a315
 800a27c:	0800a315 	.word	0x0800a315
 800a280:	0800a2f5 	.word	0x0800a2f5
 800a284:	0800a315 	.word	0x0800a315
 800a288:	0800a315 	.word	0x0800a315
 800a28c:	0800a315 	.word	0x0800a315
 800a290:	0800a315 	.word	0x0800a315
 800a294:	0800a315 	.word	0x0800a315
 800a298:	0800a315 	.word	0x0800a315
 800a29c:	0800a315 	.word	0x0800a315
 800a2a0:	0800a2fd 	.word	0x0800a2fd
 800a2a4:	0800a315 	.word	0x0800a315
 800a2a8:	0800a315 	.word	0x0800a315
 800a2ac:	0800a315 	.word	0x0800a315
 800a2b0:	0800a315 	.word	0x0800a315
 800a2b4:	0800a315 	.word	0x0800a315
 800a2b8:	0800a315 	.word	0x0800a315
 800a2bc:	0800a315 	.word	0x0800a315
 800a2c0:	0800a305 	.word	0x0800a305
 800a2c4:	0800a315 	.word	0x0800a315
 800a2c8:	0800a315 	.word	0x0800a315
 800a2cc:	0800a315 	.word	0x0800a315
 800a2d0:	0800a315 	.word	0x0800a315
 800a2d4:	0800a315 	.word	0x0800a315
 800a2d8:	0800a315 	.word	0x0800a315
 800a2dc:	0800a315 	.word	0x0800a315
 800a2e0:	0800a30d 	.word	0x0800a30d
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2ea:	e222      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a2ec:	2304      	movs	r3, #4
 800a2ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2f2:	e21e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a2f4:	2308      	movs	r3, #8
 800a2f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a2fa:	e21a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a2fc:	2310      	movs	r3, #16
 800a2fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a302:	e216      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a304:	2320      	movs	r3, #32
 800a306:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a30a:	e212      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a30c:	2340      	movs	r3, #64	; 0x40
 800a30e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a312:	e20e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a314:	2380      	movs	r3, #128	; 0x80
 800a316:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a31a:	e20a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	4a6b      	ldr	r2, [pc, #428]	; (800a4d0 <UART_SetConfig+0x340>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d130      	bne.n	800a388 <UART_SetConfig+0x1f8>
 800a326:	4b69      	ldr	r3, [pc, #420]	; (800a4cc <UART_SetConfig+0x33c>)
 800a328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a32a:	f003 0307 	and.w	r3, r3, #7
 800a32e:	2b05      	cmp	r3, #5
 800a330:	d826      	bhi.n	800a380 <UART_SetConfig+0x1f0>
 800a332:	a201      	add	r2, pc, #4	; (adr r2, 800a338 <UART_SetConfig+0x1a8>)
 800a334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a338:	0800a351 	.word	0x0800a351
 800a33c:	0800a359 	.word	0x0800a359
 800a340:	0800a361 	.word	0x0800a361
 800a344:	0800a369 	.word	0x0800a369
 800a348:	0800a371 	.word	0x0800a371
 800a34c:	0800a379 	.word	0x0800a379
 800a350:	2300      	movs	r3, #0
 800a352:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a356:	e1ec      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a358:	2304      	movs	r3, #4
 800a35a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a35e:	e1e8      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a360:	2308      	movs	r3, #8
 800a362:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a366:	e1e4      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a368:	2310      	movs	r3, #16
 800a36a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a36e:	e1e0      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a370:	2320      	movs	r3, #32
 800a372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a376:	e1dc      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a378:	2340      	movs	r3, #64	; 0x40
 800a37a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a37e:	e1d8      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a380:	2380      	movs	r3, #128	; 0x80
 800a382:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a386:	e1d4      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a51      	ldr	r2, [pc, #324]	; (800a4d4 <UART_SetConfig+0x344>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d130      	bne.n	800a3f4 <UART_SetConfig+0x264>
 800a392:	4b4e      	ldr	r3, [pc, #312]	; (800a4cc <UART_SetConfig+0x33c>)
 800a394:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a396:	f003 0307 	and.w	r3, r3, #7
 800a39a:	2b05      	cmp	r3, #5
 800a39c:	d826      	bhi.n	800a3ec <UART_SetConfig+0x25c>
 800a39e:	a201      	add	r2, pc, #4	; (adr r2, 800a3a4 <UART_SetConfig+0x214>)
 800a3a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3a4:	0800a3bd 	.word	0x0800a3bd
 800a3a8:	0800a3c5 	.word	0x0800a3c5
 800a3ac:	0800a3cd 	.word	0x0800a3cd
 800a3b0:	0800a3d5 	.word	0x0800a3d5
 800a3b4:	0800a3dd 	.word	0x0800a3dd
 800a3b8:	0800a3e5 	.word	0x0800a3e5
 800a3bc:	2300      	movs	r3, #0
 800a3be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3c2:	e1b6      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3c4:	2304      	movs	r3, #4
 800a3c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ca:	e1b2      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3cc:	2308      	movs	r3, #8
 800a3ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3d2:	e1ae      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3d4:	2310      	movs	r3, #16
 800a3d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3da:	e1aa      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3dc:	2320      	movs	r3, #32
 800a3de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3e2:	e1a6      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3e4:	2340      	movs	r3, #64	; 0x40
 800a3e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3ea:	e1a2      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3ec:	2380      	movs	r3, #128	; 0x80
 800a3ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a3f2:	e19e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a37      	ldr	r2, [pc, #220]	; (800a4d8 <UART_SetConfig+0x348>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d130      	bne.n	800a460 <UART_SetConfig+0x2d0>
 800a3fe:	4b33      	ldr	r3, [pc, #204]	; (800a4cc <UART_SetConfig+0x33c>)
 800a400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a402:	f003 0307 	and.w	r3, r3, #7
 800a406:	2b05      	cmp	r3, #5
 800a408:	d826      	bhi.n	800a458 <UART_SetConfig+0x2c8>
 800a40a:	a201      	add	r2, pc, #4	; (adr r2, 800a410 <UART_SetConfig+0x280>)
 800a40c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a410:	0800a429 	.word	0x0800a429
 800a414:	0800a431 	.word	0x0800a431
 800a418:	0800a439 	.word	0x0800a439
 800a41c:	0800a441 	.word	0x0800a441
 800a420:	0800a449 	.word	0x0800a449
 800a424:	0800a451 	.word	0x0800a451
 800a428:	2300      	movs	r3, #0
 800a42a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a42e:	e180      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a430:	2304      	movs	r3, #4
 800a432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a436:	e17c      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a438:	2308      	movs	r3, #8
 800a43a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a43e:	e178      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a440:	2310      	movs	r3, #16
 800a442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a446:	e174      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a448:	2320      	movs	r3, #32
 800a44a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a44e:	e170      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a450:	2340      	movs	r3, #64	; 0x40
 800a452:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a456:	e16c      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a458:	2380      	movs	r3, #128	; 0x80
 800a45a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a45e:	e168      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	4a1d      	ldr	r2, [pc, #116]	; (800a4dc <UART_SetConfig+0x34c>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d142      	bne.n	800a4f0 <UART_SetConfig+0x360>
 800a46a:	4b18      	ldr	r3, [pc, #96]	; (800a4cc <UART_SetConfig+0x33c>)
 800a46c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a46e:	f003 0307 	and.w	r3, r3, #7
 800a472:	2b05      	cmp	r3, #5
 800a474:	d838      	bhi.n	800a4e8 <UART_SetConfig+0x358>
 800a476:	a201      	add	r2, pc, #4	; (adr r2, 800a47c <UART_SetConfig+0x2ec>)
 800a478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a47c:	0800a495 	.word	0x0800a495
 800a480:	0800a49d 	.word	0x0800a49d
 800a484:	0800a4a5 	.word	0x0800a4a5
 800a488:	0800a4ad 	.word	0x0800a4ad
 800a48c:	0800a4b5 	.word	0x0800a4b5
 800a490:	0800a4e1 	.word	0x0800a4e1
 800a494:	2300      	movs	r3, #0
 800a496:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a49a:	e14a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a49c:	2304      	movs	r3, #4
 800a49e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4a2:	e146      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4a4:	2308      	movs	r3, #8
 800a4a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4aa:	e142      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4ac:	2310      	movs	r3, #16
 800a4ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4b2:	e13e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4b4:	2320      	movs	r3, #32
 800a4b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4ba:	e13a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4bc:	cfff69f3 	.word	0xcfff69f3
 800a4c0:	58000c00 	.word	0x58000c00
 800a4c4:	11fff4ff 	.word	0x11fff4ff
 800a4c8:	40011000 	.word	0x40011000
 800a4cc:	58024400 	.word	0x58024400
 800a4d0:	40004400 	.word	0x40004400
 800a4d4:	40004800 	.word	0x40004800
 800a4d8:	40004c00 	.word	0x40004c00
 800a4dc:	40005000 	.word	0x40005000
 800a4e0:	2340      	movs	r3, #64	; 0x40
 800a4e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4e6:	e124      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4e8:	2380      	movs	r3, #128	; 0x80
 800a4ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4ee:	e120      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4acc      	ldr	r2, [pc, #816]	; (800a828 <UART_SetConfig+0x698>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d176      	bne.n	800a5e8 <UART_SetConfig+0x458>
 800a4fa:	4bcc      	ldr	r3, [pc, #816]	; (800a82c <UART_SetConfig+0x69c>)
 800a4fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a502:	2b28      	cmp	r3, #40	; 0x28
 800a504:	d86c      	bhi.n	800a5e0 <UART_SetConfig+0x450>
 800a506:	a201      	add	r2, pc, #4	; (adr r2, 800a50c <UART_SetConfig+0x37c>)
 800a508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a50c:	0800a5b1 	.word	0x0800a5b1
 800a510:	0800a5e1 	.word	0x0800a5e1
 800a514:	0800a5e1 	.word	0x0800a5e1
 800a518:	0800a5e1 	.word	0x0800a5e1
 800a51c:	0800a5e1 	.word	0x0800a5e1
 800a520:	0800a5e1 	.word	0x0800a5e1
 800a524:	0800a5e1 	.word	0x0800a5e1
 800a528:	0800a5e1 	.word	0x0800a5e1
 800a52c:	0800a5b9 	.word	0x0800a5b9
 800a530:	0800a5e1 	.word	0x0800a5e1
 800a534:	0800a5e1 	.word	0x0800a5e1
 800a538:	0800a5e1 	.word	0x0800a5e1
 800a53c:	0800a5e1 	.word	0x0800a5e1
 800a540:	0800a5e1 	.word	0x0800a5e1
 800a544:	0800a5e1 	.word	0x0800a5e1
 800a548:	0800a5e1 	.word	0x0800a5e1
 800a54c:	0800a5c1 	.word	0x0800a5c1
 800a550:	0800a5e1 	.word	0x0800a5e1
 800a554:	0800a5e1 	.word	0x0800a5e1
 800a558:	0800a5e1 	.word	0x0800a5e1
 800a55c:	0800a5e1 	.word	0x0800a5e1
 800a560:	0800a5e1 	.word	0x0800a5e1
 800a564:	0800a5e1 	.word	0x0800a5e1
 800a568:	0800a5e1 	.word	0x0800a5e1
 800a56c:	0800a5c9 	.word	0x0800a5c9
 800a570:	0800a5e1 	.word	0x0800a5e1
 800a574:	0800a5e1 	.word	0x0800a5e1
 800a578:	0800a5e1 	.word	0x0800a5e1
 800a57c:	0800a5e1 	.word	0x0800a5e1
 800a580:	0800a5e1 	.word	0x0800a5e1
 800a584:	0800a5e1 	.word	0x0800a5e1
 800a588:	0800a5e1 	.word	0x0800a5e1
 800a58c:	0800a5d1 	.word	0x0800a5d1
 800a590:	0800a5e1 	.word	0x0800a5e1
 800a594:	0800a5e1 	.word	0x0800a5e1
 800a598:	0800a5e1 	.word	0x0800a5e1
 800a59c:	0800a5e1 	.word	0x0800a5e1
 800a5a0:	0800a5e1 	.word	0x0800a5e1
 800a5a4:	0800a5e1 	.word	0x0800a5e1
 800a5a8:	0800a5e1 	.word	0x0800a5e1
 800a5ac:	0800a5d9 	.word	0x0800a5d9
 800a5b0:	2301      	movs	r3, #1
 800a5b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5b6:	e0bc      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5b8:	2304      	movs	r3, #4
 800a5ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5be:	e0b8      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5c0:	2308      	movs	r3, #8
 800a5c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5c6:	e0b4      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5c8:	2310      	movs	r3, #16
 800a5ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5ce:	e0b0      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5d0:	2320      	movs	r3, #32
 800a5d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5d6:	e0ac      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5d8:	2340      	movs	r3, #64	; 0x40
 800a5da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5de:	e0a8      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5e0:	2380      	movs	r3, #128	; 0x80
 800a5e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a5e6:	e0a4      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a90      	ldr	r2, [pc, #576]	; (800a830 <UART_SetConfig+0x6a0>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d130      	bne.n	800a654 <UART_SetConfig+0x4c4>
 800a5f2:	4b8e      	ldr	r3, [pc, #568]	; (800a82c <UART_SetConfig+0x69c>)
 800a5f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5f6:	f003 0307 	and.w	r3, r3, #7
 800a5fa:	2b05      	cmp	r3, #5
 800a5fc:	d826      	bhi.n	800a64c <UART_SetConfig+0x4bc>
 800a5fe:	a201      	add	r2, pc, #4	; (adr r2, 800a604 <UART_SetConfig+0x474>)
 800a600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a604:	0800a61d 	.word	0x0800a61d
 800a608:	0800a625 	.word	0x0800a625
 800a60c:	0800a62d 	.word	0x0800a62d
 800a610:	0800a635 	.word	0x0800a635
 800a614:	0800a63d 	.word	0x0800a63d
 800a618:	0800a645 	.word	0x0800a645
 800a61c:	2300      	movs	r3, #0
 800a61e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a622:	e086      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a624:	2304      	movs	r3, #4
 800a626:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a62a:	e082      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a62c:	2308      	movs	r3, #8
 800a62e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a632:	e07e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a634:	2310      	movs	r3, #16
 800a636:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a63a:	e07a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a63c:	2320      	movs	r3, #32
 800a63e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a642:	e076      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a644:	2340      	movs	r3, #64	; 0x40
 800a646:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a64a:	e072      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a64c:	2380      	movs	r3, #128	; 0x80
 800a64e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a652:	e06e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	4a76      	ldr	r2, [pc, #472]	; (800a834 <UART_SetConfig+0x6a4>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d130      	bne.n	800a6c0 <UART_SetConfig+0x530>
 800a65e:	4b73      	ldr	r3, [pc, #460]	; (800a82c <UART_SetConfig+0x69c>)
 800a660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a662:	f003 0307 	and.w	r3, r3, #7
 800a666:	2b05      	cmp	r3, #5
 800a668:	d826      	bhi.n	800a6b8 <UART_SetConfig+0x528>
 800a66a:	a201      	add	r2, pc, #4	; (adr r2, 800a670 <UART_SetConfig+0x4e0>)
 800a66c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a670:	0800a689 	.word	0x0800a689
 800a674:	0800a691 	.word	0x0800a691
 800a678:	0800a699 	.word	0x0800a699
 800a67c:	0800a6a1 	.word	0x0800a6a1
 800a680:	0800a6a9 	.word	0x0800a6a9
 800a684:	0800a6b1 	.word	0x0800a6b1
 800a688:	2300      	movs	r3, #0
 800a68a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a68e:	e050      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a690:	2304      	movs	r3, #4
 800a692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a696:	e04c      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a698:	2308      	movs	r3, #8
 800a69a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a69e:	e048      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6a0:	2310      	movs	r3, #16
 800a6a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6a6:	e044      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6a8:	2320      	movs	r3, #32
 800a6aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6ae:	e040      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6b0:	2340      	movs	r3, #64	; 0x40
 800a6b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6b6:	e03c      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6b8:	2380      	movs	r3, #128	; 0x80
 800a6ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6be:	e038      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	4a5c      	ldr	r2, [pc, #368]	; (800a838 <UART_SetConfig+0x6a8>)
 800a6c6:	4293      	cmp	r3, r2
 800a6c8:	d130      	bne.n	800a72c <UART_SetConfig+0x59c>
 800a6ca:	4b58      	ldr	r3, [pc, #352]	; (800a82c <UART_SetConfig+0x69c>)
 800a6cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a6ce:	f003 0307 	and.w	r3, r3, #7
 800a6d2:	2b05      	cmp	r3, #5
 800a6d4:	d826      	bhi.n	800a724 <UART_SetConfig+0x594>
 800a6d6:	a201      	add	r2, pc, #4	; (adr r2, 800a6dc <UART_SetConfig+0x54c>)
 800a6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6dc:	0800a6f5 	.word	0x0800a6f5
 800a6e0:	0800a6fd 	.word	0x0800a6fd
 800a6e4:	0800a705 	.word	0x0800a705
 800a6e8:	0800a70d 	.word	0x0800a70d
 800a6ec:	0800a715 	.word	0x0800a715
 800a6f0:	0800a71d 	.word	0x0800a71d
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a6fa:	e01a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a6fc:	2304      	movs	r3, #4
 800a6fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a702:	e016      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a704:	2308      	movs	r3, #8
 800a706:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a70a:	e012      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a70c:	2310      	movs	r3, #16
 800a70e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a712:	e00e      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a714:	2320      	movs	r3, #32
 800a716:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a71a:	e00a      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a71c:	2340      	movs	r3, #64	; 0x40
 800a71e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a722:	e006      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a724:	2380      	movs	r3, #128	; 0x80
 800a726:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a72a:	e002      	b.n	800a732 <UART_SetConfig+0x5a2>
 800a72c:	2380      	movs	r3, #128	; 0x80
 800a72e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a40      	ldr	r2, [pc, #256]	; (800a838 <UART_SetConfig+0x6a8>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	f040 80ef 	bne.w	800a91c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a73e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a742:	2b20      	cmp	r3, #32
 800a744:	dc46      	bgt.n	800a7d4 <UART_SetConfig+0x644>
 800a746:	2b02      	cmp	r3, #2
 800a748:	f2c0 8081 	blt.w	800a84e <UART_SetConfig+0x6be>
 800a74c:	3b02      	subs	r3, #2
 800a74e:	2b1e      	cmp	r3, #30
 800a750:	d87d      	bhi.n	800a84e <UART_SetConfig+0x6be>
 800a752:	a201      	add	r2, pc, #4	; (adr r2, 800a758 <UART_SetConfig+0x5c8>)
 800a754:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a758:	0800a7db 	.word	0x0800a7db
 800a75c:	0800a84f 	.word	0x0800a84f
 800a760:	0800a7e3 	.word	0x0800a7e3
 800a764:	0800a84f 	.word	0x0800a84f
 800a768:	0800a84f 	.word	0x0800a84f
 800a76c:	0800a84f 	.word	0x0800a84f
 800a770:	0800a7f3 	.word	0x0800a7f3
 800a774:	0800a84f 	.word	0x0800a84f
 800a778:	0800a84f 	.word	0x0800a84f
 800a77c:	0800a84f 	.word	0x0800a84f
 800a780:	0800a84f 	.word	0x0800a84f
 800a784:	0800a84f 	.word	0x0800a84f
 800a788:	0800a84f 	.word	0x0800a84f
 800a78c:	0800a84f 	.word	0x0800a84f
 800a790:	0800a803 	.word	0x0800a803
 800a794:	0800a84f 	.word	0x0800a84f
 800a798:	0800a84f 	.word	0x0800a84f
 800a79c:	0800a84f 	.word	0x0800a84f
 800a7a0:	0800a84f 	.word	0x0800a84f
 800a7a4:	0800a84f 	.word	0x0800a84f
 800a7a8:	0800a84f 	.word	0x0800a84f
 800a7ac:	0800a84f 	.word	0x0800a84f
 800a7b0:	0800a84f 	.word	0x0800a84f
 800a7b4:	0800a84f 	.word	0x0800a84f
 800a7b8:	0800a84f 	.word	0x0800a84f
 800a7bc:	0800a84f 	.word	0x0800a84f
 800a7c0:	0800a84f 	.word	0x0800a84f
 800a7c4:	0800a84f 	.word	0x0800a84f
 800a7c8:	0800a84f 	.word	0x0800a84f
 800a7cc:	0800a84f 	.word	0x0800a84f
 800a7d0:	0800a841 	.word	0x0800a841
 800a7d4:	2b40      	cmp	r3, #64	; 0x40
 800a7d6:	d036      	beq.n	800a846 <UART_SetConfig+0x6b6>
 800a7d8:	e039      	b.n	800a84e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a7da:	f7fe f967 	bl	8008aac <HAL_RCCEx_GetD3PCLK1Freq>
 800a7de:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a7e0:	e03b      	b.n	800a85a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7e2:	f107 0314 	add.w	r3, r7, #20
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fe f976 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a7ec:	69bb      	ldr	r3, [r7, #24]
 800a7ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a7f0:	e033      	b.n	800a85a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7f2:	f107 0308 	add.w	r3, r7, #8
 800a7f6:	4618      	mov	r0, r3
 800a7f8:	f7fe fac2 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a800:	e02b      	b.n	800a85a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a802:	4b0a      	ldr	r3, [pc, #40]	; (800a82c <UART_SetConfig+0x69c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f003 0320 	and.w	r3, r3, #32
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d009      	beq.n	800a822 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a80e:	4b07      	ldr	r3, [pc, #28]	; (800a82c <UART_SetConfig+0x69c>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	08db      	lsrs	r3, r3, #3
 800a814:	f003 0303 	and.w	r3, r3, #3
 800a818:	4a08      	ldr	r2, [pc, #32]	; (800a83c <UART_SetConfig+0x6ac>)
 800a81a:	fa22 f303 	lsr.w	r3, r2, r3
 800a81e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a820:	e01b      	b.n	800a85a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800a822:	4b06      	ldr	r3, [pc, #24]	; (800a83c <UART_SetConfig+0x6ac>)
 800a824:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a826:	e018      	b.n	800a85a <UART_SetConfig+0x6ca>
 800a828:	40011400 	.word	0x40011400
 800a82c:	58024400 	.word	0x58024400
 800a830:	40007800 	.word	0x40007800
 800a834:	40007c00 	.word	0x40007c00
 800a838:	58000c00 	.word	0x58000c00
 800a83c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a840:	4bc4      	ldr	r3, [pc, #784]	; (800ab54 <UART_SetConfig+0x9c4>)
 800a842:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a844:	e009      	b.n	800a85a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a84a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a84c:	e005      	b.n	800a85a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800a84e:	2300      	movs	r3, #0
 800a850:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800a852:	2301      	movs	r3, #1
 800a854:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800a858:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a85a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	f000 81da 	beq.w	800ac16 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a866:	4abc      	ldr	r2, [pc, #752]	; (800ab58 <UART_SetConfig+0x9c8>)
 800a868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a86c:	461a      	mov	r2, r3
 800a86e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a870:	fbb3 f3f2 	udiv	r3, r3, r2
 800a874:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	685a      	ldr	r2, [r3, #4]
 800a87a:	4613      	mov	r3, r2
 800a87c:	005b      	lsls	r3, r3, #1
 800a87e:	4413      	add	r3, r2
 800a880:	6a3a      	ldr	r2, [r7, #32]
 800a882:	429a      	cmp	r2, r3
 800a884:	d305      	bcc.n	800a892 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	685b      	ldr	r3, [r3, #4]
 800a88a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a88c:	6a3a      	ldr	r2, [r7, #32]
 800a88e:	429a      	cmp	r2, r3
 800a890:	d903      	bls.n	800a89a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a898:	e1bd      	b.n	800ac16 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a89a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a89c:	4618      	mov	r0, r3
 800a89e:	f04f 0100 	mov.w	r1, #0
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a6:	4aac      	ldr	r2, [pc, #688]	; (800ab58 <UART_SetConfig+0x9c8>)
 800a8a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8ac:	b29a      	uxth	r2, r3
 800a8ae:	f04f 0300 	mov.w	r3, #0
 800a8b2:	f7f5 fd15 	bl	80002e0 <__aeabi_uldivmod>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	460b      	mov	r3, r1
 800a8ba:	4610      	mov	r0, r2
 800a8bc:	4619      	mov	r1, r3
 800a8be:	f04f 0200 	mov.w	r2, #0
 800a8c2:	f04f 0300 	mov.w	r3, #0
 800a8c6:	020b      	lsls	r3, r1, #8
 800a8c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a8cc:	0202      	lsls	r2, r0, #8
 800a8ce:	6879      	ldr	r1, [r7, #4]
 800a8d0:	6849      	ldr	r1, [r1, #4]
 800a8d2:	0849      	lsrs	r1, r1, #1
 800a8d4:	4608      	mov	r0, r1
 800a8d6:	f04f 0100 	mov.w	r1, #0
 800a8da:	1814      	adds	r4, r2, r0
 800a8dc:	eb43 0501 	adc.w	r5, r3, r1
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	685b      	ldr	r3, [r3, #4]
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	f04f 0300 	mov.w	r3, #0
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	4629      	mov	r1, r5
 800a8ee:	f7f5 fcf7 	bl	80002e0 <__aeabi_uldivmod>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	460b      	mov	r3, r1
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a8fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a900:	d308      	bcc.n	800a914 <UART_SetConfig+0x784>
 800a902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a904:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a908:	d204      	bcs.n	800a914 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a910:	60da      	str	r2, [r3, #12]
 800a912:	e180      	b.n	800ac16 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 800a914:	2301      	movs	r3, #1
 800a916:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800a91a:	e17c      	b.n	800ac16 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	69db      	ldr	r3, [r3, #28]
 800a920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a924:	f040 80bf 	bne.w	800aaa6 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 800a928:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a92c:	2b20      	cmp	r3, #32
 800a92e:	dc49      	bgt.n	800a9c4 <UART_SetConfig+0x834>
 800a930:	2b00      	cmp	r3, #0
 800a932:	db7c      	blt.n	800aa2e <UART_SetConfig+0x89e>
 800a934:	2b20      	cmp	r3, #32
 800a936:	d87a      	bhi.n	800aa2e <UART_SetConfig+0x89e>
 800a938:	a201      	add	r2, pc, #4	; (adr r2, 800a940 <UART_SetConfig+0x7b0>)
 800a93a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a93e:	bf00      	nop
 800a940:	0800a9cb 	.word	0x0800a9cb
 800a944:	0800a9d3 	.word	0x0800a9d3
 800a948:	0800aa2f 	.word	0x0800aa2f
 800a94c:	0800aa2f 	.word	0x0800aa2f
 800a950:	0800a9db 	.word	0x0800a9db
 800a954:	0800aa2f 	.word	0x0800aa2f
 800a958:	0800aa2f 	.word	0x0800aa2f
 800a95c:	0800aa2f 	.word	0x0800aa2f
 800a960:	0800a9eb 	.word	0x0800a9eb
 800a964:	0800aa2f 	.word	0x0800aa2f
 800a968:	0800aa2f 	.word	0x0800aa2f
 800a96c:	0800aa2f 	.word	0x0800aa2f
 800a970:	0800aa2f 	.word	0x0800aa2f
 800a974:	0800aa2f 	.word	0x0800aa2f
 800a978:	0800aa2f 	.word	0x0800aa2f
 800a97c:	0800aa2f 	.word	0x0800aa2f
 800a980:	0800a9fb 	.word	0x0800a9fb
 800a984:	0800aa2f 	.word	0x0800aa2f
 800a988:	0800aa2f 	.word	0x0800aa2f
 800a98c:	0800aa2f 	.word	0x0800aa2f
 800a990:	0800aa2f 	.word	0x0800aa2f
 800a994:	0800aa2f 	.word	0x0800aa2f
 800a998:	0800aa2f 	.word	0x0800aa2f
 800a99c:	0800aa2f 	.word	0x0800aa2f
 800a9a0:	0800aa2f 	.word	0x0800aa2f
 800a9a4:	0800aa2f 	.word	0x0800aa2f
 800a9a8:	0800aa2f 	.word	0x0800aa2f
 800a9ac:	0800aa2f 	.word	0x0800aa2f
 800a9b0:	0800aa2f 	.word	0x0800aa2f
 800a9b4:	0800aa2f 	.word	0x0800aa2f
 800a9b8:	0800aa2f 	.word	0x0800aa2f
 800a9bc:	0800aa2f 	.word	0x0800aa2f
 800a9c0:	0800aa21 	.word	0x0800aa21
 800a9c4:	2b40      	cmp	r3, #64	; 0x40
 800a9c6:	d02e      	beq.n	800aa26 <UART_SetConfig+0x896>
 800a9c8:	e031      	b.n	800aa2e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a9ca:	f7fd f8c1 	bl	8007b50 <HAL_RCC_GetPCLK1Freq>
 800a9ce:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9d0:	e033      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a9d2:	f7fd f8d3 	bl	8007b7c <HAL_RCC_GetPCLK2Freq>
 800a9d6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800a9d8:	e02f      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a9da:	f107 0314 	add.w	r3, r7, #20
 800a9de:	4618      	mov	r0, r3
 800a9e0:	f7fe f87a 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a9e4:	69bb      	ldr	r3, [r7, #24]
 800a9e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9e8:	e027      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a9ea:	f107 0308 	add.w	r3, r7, #8
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f7fe f9c6 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800a9f8:	e01f      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a9fa:	4b58      	ldr	r3, [pc, #352]	; (800ab5c <UART_SetConfig+0x9cc>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f003 0320 	and.w	r3, r3, #32
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d009      	beq.n	800aa1a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800aa06:	4b55      	ldr	r3, [pc, #340]	; (800ab5c <UART_SetConfig+0x9cc>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	08db      	lsrs	r3, r3, #3
 800aa0c:	f003 0303 	and.w	r3, r3, #3
 800aa10:	4a53      	ldr	r2, [pc, #332]	; (800ab60 <UART_SetConfig+0x9d0>)
 800aa12:	fa22 f303 	lsr.w	r3, r2, r3
 800aa16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800aa18:	e00f      	b.n	800aa3a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 800aa1a:	4b51      	ldr	r3, [pc, #324]	; (800ab60 <UART_SetConfig+0x9d0>)
 800aa1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa1e:	e00c      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800aa20:	4b4c      	ldr	r3, [pc, #304]	; (800ab54 <UART_SetConfig+0x9c4>)
 800aa22:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa24:	e009      	b.n	800aa3a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800aa26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aa2a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800aa2c:	e005      	b.n	800aa3a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800aa32:	2301      	movs	r3, #1
 800aa34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800aa38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aa3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	f000 80ea 	beq.w	800ac16 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa46:	4a44      	ldr	r2, [pc, #272]	; (800ab58 <UART_SetConfig+0x9c8>)
 800aa48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa50:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa54:	005a      	lsls	r2, r3, #1
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	085b      	lsrs	r3, r3, #1
 800aa5c:	441a      	add	r2, r3
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	685b      	ldr	r3, [r3, #4]
 800aa62:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa66:	b29b      	uxth	r3, r3
 800aa68:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aa6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa6c:	2b0f      	cmp	r3, #15
 800aa6e:	d916      	bls.n	800aa9e <UART_SetConfig+0x90e>
 800aa70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa76:	d212      	bcs.n	800aa9e <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aa78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa7a:	b29b      	uxth	r3, r3
 800aa7c:	f023 030f 	bic.w	r3, r3, #15
 800aa80:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aa82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa84:	085b      	lsrs	r3, r3, #1
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	f003 0307 	and.w	r3, r3, #7
 800aa8c:	b29a      	uxth	r2, r3
 800aa8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800aa90:	4313      	orrs	r3, r2
 800aa92:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800aa9a:	60da      	str	r2, [r3, #12]
 800aa9c:	e0bb      	b.n	800ac16 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800aaa4:	e0b7      	b.n	800ac16 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800aaa6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800aaaa:	2b20      	cmp	r3, #32
 800aaac:	dc4a      	bgt.n	800ab44 <UART_SetConfig+0x9b4>
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	f2c0 8086 	blt.w	800abc0 <UART_SetConfig+0xa30>
 800aab4:	2b20      	cmp	r3, #32
 800aab6:	f200 8083 	bhi.w	800abc0 <UART_SetConfig+0xa30>
 800aaba:	a201      	add	r2, pc, #4	; (adr r2, 800aac0 <UART_SetConfig+0x930>)
 800aabc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aac0:	0800ab4b 	.word	0x0800ab4b
 800aac4:	0800ab65 	.word	0x0800ab65
 800aac8:	0800abc1 	.word	0x0800abc1
 800aacc:	0800abc1 	.word	0x0800abc1
 800aad0:	0800ab6d 	.word	0x0800ab6d
 800aad4:	0800abc1 	.word	0x0800abc1
 800aad8:	0800abc1 	.word	0x0800abc1
 800aadc:	0800abc1 	.word	0x0800abc1
 800aae0:	0800ab7d 	.word	0x0800ab7d
 800aae4:	0800abc1 	.word	0x0800abc1
 800aae8:	0800abc1 	.word	0x0800abc1
 800aaec:	0800abc1 	.word	0x0800abc1
 800aaf0:	0800abc1 	.word	0x0800abc1
 800aaf4:	0800abc1 	.word	0x0800abc1
 800aaf8:	0800abc1 	.word	0x0800abc1
 800aafc:	0800abc1 	.word	0x0800abc1
 800ab00:	0800ab8d 	.word	0x0800ab8d
 800ab04:	0800abc1 	.word	0x0800abc1
 800ab08:	0800abc1 	.word	0x0800abc1
 800ab0c:	0800abc1 	.word	0x0800abc1
 800ab10:	0800abc1 	.word	0x0800abc1
 800ab14:	0800abc1 	.word	0x0800abc1
 800ab18:	0800abc1 	.word	0x0800abc1
 800ab1c:	0800abc1 	.word	0x0800abc1
 800ab20:	0800abc1 	.word	0x0800abc1
 800ab24:	0800abc1 	.word	0x0800abc1
 800ab28:	0800abc1 	.word	0x0800abc1
 800ab2c:	0800abc1 	.word	0x0800abc1
 800ab30:	0800abc1 	.word	0x0800abc1
 800ab34:	0800abc1 	.word	0x0800abc1
 800ab38:	0800abc1 	.word	0x0800abc1
 800ab3c:	0800abc1 	.word	0x0800abc1
 800ab40:	0800abb3 	.word	0x0800abb3
 800ab44:	2b40      	cmp	r3, #64	; 0x40
 800ab46:	d037      	beq.n	800abb8 <UART_SetConfig+0xa28>
 800ab48:	e03a      	b.n	800abc0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ab4a:	f7fd f801 	bl	8007b50 <HAL_RCC_GetPCLK1Freq>
 800ab4e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ab50:	e03c      	b.n	800abcc <UART_SetConfig+0xa3c>
 800ab52:	bf00      	nop
 800ab54:	003d0900 	.word	0x003d0900
 800ab58:	0800de24 	.word	0x0800de24
 800ab5c:	58024400 	.word	0x58024400
 800ab60:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ab64:	f7fd f80a 	bl	8007b7c <HAL_RCC_GetPCLK2Freq>
 800ab68:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800ab6a:	e02f      	b.n	800abcc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ab6c:	f107 0314 	add.w	r3, r7, #20
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7fd ffb1 	bl	8008ad8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab7a:	e027      	b.n	800abcc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab7c:	f107 0308 	add.w	r3, r7, #8
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7fe f8fd 	bl	8008d80 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800ab8a:	e01f      	b.n	800abcc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ab8c:	4b2c      	ldr	r3, [pc, #176]	; (800ac40 <UART_SetConfig+0xab0>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f003 0320 	and.w	r3, r3, #32
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d009      	beq.n	800abac <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ab98:	4b29      	ldr	r3, [pc, #164]	; (800ac40 <UART_SetConfig+0xab0>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	08db      	lsrs	r3, r3, #3
 800ab9e:	f003 0303 	and.w	r3, r3, #3
 800aba2:	4a28      	ldr	r2, [pc, #160]	; (800ac44 <UART_SetConfig+0xab4>)
 800aba4:	fa22 f303 	lsr.w	r3, r2, r3
 800aba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800abaa:	e00f      	b.n	800abcc <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 800abac:	4b25      	ldr	r3, [pc, #148]	; (800ac44 <UART_SetConfig+0xab4>)
 800abae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abb0:	e00c      	b.n	800abcc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800abb2:	4b25      	ldr	r3, [pc, #148]	; (800ac48 <UART_SetConfig+0xab8>)
 800abb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abb6:	e009      	b.n	800abcc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800abb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800abbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800abbe:	e005      	b.n	800abcc <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 800abc0:	2300      	movs	r3, #0
 800abc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800abc4:	2301      	movs	r3, #1
 800abc6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 800abca:	bf00      	nop
    }

    if (pclk != 0U)
 800abcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d021      	beq.n	800ac16 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abd6:	4a1d      	ldr	r2, [pc, #116]	; (800ac4c <UART_SetConfig+0xabc>)
 800abd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800abdc:	461a      	mov	r2, r3
 800abde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abe0:	fbb3 f2f2 	udiv	r2, r3, r2
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	085b      	lsrs	r3, r3, #1
 800abea:	441a      	add	r2, r3
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800abf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abfa:	2b0f      	cmp	r3, #15
 800abfc:	d908      	bls.n	800ac10 <UART_SetConfig+0xa80>
 800abfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ac04:	d204      	bcs.n	800ac10 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac0c:	60da      	str	r2, [r3, #12]
 800ac0e:	e002      	b.n	800ac16 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800ac10:	2301      	movs	r3, #1
 800ac12:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2201      	movs	r2, #1
 800ac1a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2201      	movs	r2, #1
 800ac22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2200      	movs	r2, #0
 800ac2a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ac32:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800ac36:	4618      	mov	r0, r3
 800ac38:	3738      	adds	r7, #56	; 0x38
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bdb0      	pop	{r4, r5, r7, pc}
 800ac3e:	bf00      	nop
 800ac40:	58024400 	.word	0x58024400
 800ac44:	03d09000 	.word	0x03d09000
 800ac48:	003d0900 	.word	0x003d0900
 800ac4c:	0800de24 	.word	0x0800de24

0800ac50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ac50:	b480      	push	{r7}
 800ac52:	b083      	sub	sp, #12
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac5c:	f003 0301 	and.w	r3, r3, #1
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d00a      	beq.n	800ac7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	685b      	ldr	r3, [r3, #4]
 800ac6a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	430a      	orrs	r2, r1
 800ac78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac7e:	f003 0302 	and.w	r3, r3, #2
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d00a      	beq.n	800ac9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	685b      	ldr	r3, [r3, #4]
 800ac8c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	430a      	orrs	r2, r1
 800ac9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aca0:	f003 0304 	and.w	r3, r3, #4
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d00a      	beq.n	800acbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800acc2:	f003 0308 	and.w	r3, r3, #8
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d00a      	beq.n	800ace0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	685b      	ldr	r3, [r3, #4]
 800acd0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	430a      	orrs	r2, r1
 800acde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ace4:	f003 0310 	and.w	r3, r3, #16
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d00a      	beq.n	800ad02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	430a      	orrs	r2, r1
 800ad00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad06:	f003 0320 	and.w	r3, r3, #32
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d00a      	beq.n	800ad24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	430a      	orrs	r2, r1
 800ad22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d01a      	beq.n	800ad66 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	430a      	orrs	r2, r1
 800ad44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad4a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ad4e:	d10a      	bne.n	800ad66 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	685b      	ldr	r3, [r3, #4]
 800ad56:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	430a      	orrs	r2, r1
 800ad64:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00a      	beq.n	800ad88 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	430a      	orrs	r2, r1
 800ad86:	605a      	str	r2, [r3, #4]
  }
}
 800ad88:	bf00      	nop
 800ad8a:	370c      	adds	r7, #12
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr

0800ad94 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b086      	sub	sp, #24
 800ad98:	af02      	add	r7, sp, #8
 800ad9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ada4:	f7f8 fd92 	bl	80038cc <HAL_GetTick>
 800ada8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	f003 0308 	and.w	r3, r3, #8
 800adb4:	2b08      	cmp	r3, #8
 800adb6:	d10e      	bne.n	800add6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800adb8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2200      	movs	r2, #0
 800adc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 f82f 	bl	800ae2a <UART_WaitOnFlagUntilTimeout>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d001      	beq.n	800add6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800add2:	2303      	movs	r3, #3
 800add4:	e025      	b.n	800ae22 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f003 0304 	and.w	r3, r3, #4
 800ade0:	2b04      	cmp	r3, #4
 800ade2:	d10e      	bne.n	800ae02 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ade4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ade8:	9300      	str	r3, [sp, #0]
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800adf2:	6878      	ldr	r0, [r7, #4]
 800adf4:	f000 f819 	bl	800ae2a <UART_WaitOnFlagUntilTimeout>
 800adf8:	4603      	mov	r3, r0
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d001      	beq.n	800ae02 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800adfe:	2303      	movs	r3, #3
 800ae00:	e00f      	b.n	800ae22 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2220      	movs	r2, #32
 800ae06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	2220      	movs	r2, #32
 800ae0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	2200      	movs	r2, #0
 800ae16:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3710      	adds	r7, #16
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b084      	sub	sp, #16
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	60f8      	str	r0, [r7, #12]
 800ae32:	60b9      	str	r1, [r7, #8]
 800ae34:	603b      	str	r3, [r7, #0]
 800ae36:	4613      	mov	r3, r2
 800ae38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ae3a:	e062      	b.n	800af02 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae42:	d05e      	beq.n	800af02 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae44:	f7f8 fd42 	bl	80038cc <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	683b      	ldr	r3, [r7, #0]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	69ba      	ldr	r2, [r7, #24]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d302      	bcc.n	800ae5a <UART_WaitOnFlagUntilTimeout+0x30>
 800ae54:	69bb      	ldr	r3, [r7, #24]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d11d      	bne.n	800ae96 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	681a      	ldr	r2, [r3, #0]
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ae68:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	689a      	ldr	r2, [r3, #8]
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	f022 0201 	bic.w	r2, r2, #1
 800ae78:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	2220      	movs	r2, #32
 800ae7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2220      	movs	r2, #32
 800ae86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800ae92:	2303      	movs	r3, #3
 800ae94:	e045      	b.n	800af22 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f003 0304 	and.w	r3, r3, #4
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d02e      	beq.n	800af02 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	69db      	ldr	r3, [r3, #28]
 800aeaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aeae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aeb2:	d126      	bne.n	800af02 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aebc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	681a      	ldr	r2, [r3, #0]
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800aecc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	689a      	ldr	r2, [r3, #8]
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f022 0201 	bic.w	r2, r2, #1
 800aedc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	2220      	movs	r2, #32
 800aee2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2220      	movs	r2, #32
 800aeea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	2220      	movs	r2, #32
 800aef2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2200      	movs	r2, #0
 800aefa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800aefe:	2303      	movs	r3, #3
 800af00:	e00f      	b.n	800af22 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	69da      	ldr	r2, [r3, #28]
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	4013      	ands	r3, r2
 800af0c:	68ba      	ldr	r2, [r7, #8]
 800af0e:	429a      	cmp	r2, r3
 800af10:	bf0c      	ite	eq
 800af12:	2301      	moveq	r3, #1
 800af14:	2300      	movne	r3, #0
 800af16:	b2db      	uxtb	r3, r3
 800af18:	461a      	mov	r2, r3
 800af1a:	79fb      	ldrb	r3, [r7, #7]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d08d      	beq.n	800ae3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800af20:	2300      	movs	r3, #0
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
	...

0800af2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	4613      	mov	r3, r2
 800af38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	68ba      	ldr	r2, [r7, #8]
 800af3e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	88fa      	ldrh	r2, [r7, #6]
 800af44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	2200      	movs	r2, #0
 800af4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2222      	movs	r2, #34	; 0x22
 800af54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d02c      	beq.n	800afba <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af64:	4a25      	ldr	r2, [pc, #148]	; (800affc <UART_Start_Receive_DMA+0xd0>)
 800af66:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af6c:	4a24      	ldr	r2, [pc, #144]	; (800b000 <UART_Start_Receive_DMA+0xd4>)
 800af6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af74:	4a23      	ldr	r2, [pc, #140]	; (800b004 <UART_Start_Receive_DMA+0xd8>)
 800af76:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800af7c:	2200      	movs	r2, #0
 800af7e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	3324      	adds	r3, #36	; 0x24
 800af8a:	4619      	mov	r1, r3
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af90:	461a      	mov	r2, r3
 800af92:	88fb      	ldrh	r3, [r7, #6]
 800af94:	f7f9 f8ee 	bl	8004174 <HAL_DMA_Start_IT>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d00d      	beq.n	800afba <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2210      	movs	r2, #16
 800afa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	2200      	movs	r2, #0
 800afaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	2220      	movs	r2, #32
 800afb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 800afb6:	2301      	movs	r3, #1
 800afb8:	e01c      	b.n	800aff4 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2200      	movs	r2, #0
 800afbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	681a      	ldr	r2, [r3, #0]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800afd0:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	681b      	ldr	r3, [r3, #0]
 800afd6:	689a      	ldr	r2, [r3, #8]
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f042 0201 	orr.w	r2, r2, #1
 800afe0:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	689a      	ldr	r2, [r3, #8]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aff0:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800aff2:	2300      	movs	r3, #0
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3710      	adds	r7, #16
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	0800b115 	.word	0x0800b115
 800b000:	0800b1ab 	.word	0x0800b1ab
 800b004:	0800b1e3 	.word	0x0800b1e3

0800b008 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b01e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	689a      	ldr	r2, [r3, #8]
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800b02e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2220      	movs	r2, #32
 800b034:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800b038:	bf00      	nop
 800b03a:	370c      	adds	r7, #12
 800b03c:	46bd      	mov	sp, r7
 800b03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b042:	4770      	bx	lr

0800b044 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b044:	b480      	push	{r7}
 800b046:	b083      	sub	sp, #12
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	681a      	ldr	r2, [r3, #0]
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b05a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	6899      	ldr	r1, [r3, #8]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681a      	ldr	r2, [r3, #0]
 800b066:	4b0f      	ldr	r3, [pc, #60]	; (800b0a4 <UART_EndRxTransfer+0x60>)
 800b068:	400b      	ands	r3, r1
 800b06a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b070:	2b01      	cmp	r3, #1
 800b072:	d107      	bne.n	800b084 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	681a      	ldr	r2, [r3, #0]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	f022 0210 	bic.w	r2, r2, #16
 800b082:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2220      	movs	r2, #32
 800b088:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	2200      	movs	r2, #0
 800b090:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	671a      	str	r2, [r3, #112]	; 0x70
}
 800b098:	bf00      	nop
 800b09a:	370c      	adds	r7, #12
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr
 800b0a4:	effffffe 	.word	0xeffffffe

0800b0a8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	69db      	ldr	r3, [r3, #28]
 800b0ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0be:	d014      	beq.n	800b0ea <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	689a      	ldr	r2, [r3, #8]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b0d6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	681a      	ldr	r2, [r3, #0]
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b0e6:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b0e8:	e002      	b.n	800b0f0 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 800b0ea:	68f8      	ldr	r0, [r7, #12]
 800b0ec:	f7ff f812 	bl	800a114 <HAL_UART_TxCpltCallback>
}
 800b0f0:	bf00      	nop
 800b0f2:	3710      	adds	r7, #16
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	bd80      	pop	{r7, pc}

0800b0f8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b0f8:	b580      	push	{r7, lr}
 800b0fa:	b084      	sub	sp, #16
 800b0fc:	af00      	add	r7, sp, #0
 800b0fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b104:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b106:	68f8      	ldr	r0, [r7, #12]
 800b108:	f7ff f80e 	bl	800a128 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b10c:	bf00      	nop
 800b10e:	3710      	adds	r7, #16
 800b110:	46bd      	mov	sp, r7
 800b112:	bd80      	pop	{r7, pc}

0800b114 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b084      	sub	sp, #16
 800b118:	af00      	add	r7, sp, #0
 800b11a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b120:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	69db      	ldr	r3, [r3, #28]
 800b126:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b12a:	d02b      	beq.n	800b184 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	2200      	movs	r2, #0
 800b130:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b142:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	689a      	ldr	r2, [r3, #8]
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	f022 0201 	bic.w	r2, r2, #1
 800b152:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	689a      	ldr	r2, [r3, #8]
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b162:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2220      	movs	r2, #32
 800b168:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b170:	2b01      	cmp	r3, #1
 800b172:	d107      	bne.n	800b184 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	681a      	ldr	r2, [r3, #0]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f022 0210 	bic.w	r2, r2, #16
 800b182:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d107      	bne.n	800b19c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b192:	4619      	mov	r1, r3
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f7fe ffef 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b19a:	e002      	b.n	800b1a2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800b19c:	68f8      	ldr	r0, [r7, #12]
 800b19e:	f7fe ffcd 	bl	800a13c <HAL_UART_RxCpltCallback>
}
 800b1a2:	bf00      	nop
 800b1a4:	3710      	adds	r7, #16
 800b1a6:	46bd      	mov	sp, r7
 800b1a8:	bd80      	pop	{r7, pc}

0800b1aa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b1aa:	b580      	push	{r7, lr}
 800b1ac:	b084      	sub	sp, #16
 800b1ae:	af00      	add	r7, sp, #0
 800b1b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d109      	bne.n	800b1d4 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b1c6:	085b      	lsrs	r3, r3, #1
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	68f8      	ldr	r0, [r7, #12]
 800b1ce:	f7fe ffd3 	bl	800a178 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b1d2:	e002      	b.n	800b1da <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800b1d4:	68f8      	ldr	r0, [r7, #12]
 800b1d6:	f7fe ffbb 	bl	800a150 <HAL_UART_RxHalfCpltCallback>
}
 800b1da:	bf00      	nop
 800b1dc:	3710      	adds	r7, #16
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	bd80      	pop	{r7, pc}

0800b1e2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b1e2:	b580      	push	{r7, lr}
 800b1e4:	b086      	sub	sp, #24
 800b1e6:	af00      	add	r7, sp, #0
 800b1e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b1f6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800b1f8:	697b      	ldr	r3, [r7, #20]
 800b1fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800b200:	697b      	ldr	r3, [r7, #20]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b20a:	2b80      	cmp	r3, #128	; 0x80
 800b20c:	d109      	bne.n	800b222 <UART_DMAError+0x40>
 800b20e:	693b      	ldr	r3, [r7, #16]
 800b210:	2b21      	cmp	r3, #33	; 0x21
 800b212:	d106      	bne.n	800b222 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	2200      	movs	r2, #0
 800b218:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800b21c:	6978      	ldr	r0, [r7, #20]
 800b21e:	f7ff fef3 	bl	800b008 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800b222:	697b      	ldr	r3, [r7, #20]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	689b      	ldr	r3, [r3, #8]
 800b228:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b22c:	2b40      	cmp	r3, #64	; 0x40
 800b22e:	d109      	bne.n	800b244 <UART_DMAError+0x62>
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2b22      	cmp	r3, #34	; 0x22
 800b234:	d106      	bne.n	800b244 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800b236:	697b      	ldr	r3, [r7, #20]
 800b238:	2200      	movs	r2, #0
 800b23a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800b23e:	6978      	ldr	r0, [r7, #20]
 800b240:	f7ff ff00 	bl	800b044 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b24a:	f043 0210 	orr.w	r2, r3, #16
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b254:	6978      	ldr	r0, [r7, #20]
 800b256:	f7fe ff85 	bl	800a164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b25a:	bf00      	nop
 800b25c:	3718      	adds	r7, #24
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}

0800b262 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b084      	sub	sp, #16
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b26e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2200      	movs	r2, #0
 800b274:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2200      	movs	r2, #0
 800b27c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b280:	68f8      	ldr	r0, [r7, #12]
 800b282:	f7fe ff6f 	bl	800a164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b286:	bf00      	nop
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b082      	sub	sp, #8
 800b292:	af00      	add	r7, sp, #0
 800b294:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	681a      	ldr	r2, [r3, #0]
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2a4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2220      	movs	r2, #32
 800b2aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f7fe ff2d 	bl	800a114 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b2ba:	bf00      	nop
 800b2bc:	3708      	adds	r7, #8
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bd80      	pop	{r7, pc}

0800b2c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b2c2:	b480      	push	{r7}
 800b2c4:	b083      	sub	sp, #12
 800b2c6:	af00      	add	r7, sp, #0
 800b2c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b2ca:	bf00      	nop
 800b2cc:	370c      	adds	r7, #12
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr

0800b2d6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b2d6:	b480      	push	{r7}
 800b2d8:	b083      	sub	sp, #12
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b2de:	bf00      	nop
 800b2e0:	370c      	adds	r7, #12
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e8:	4770      	bx	lr

0800b2ea <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b2ea:	b480      	push	{r7}
 800b2ec:	b083      	sub	sp, #12
 800b2ee:	af00      	add	r7, sp, #0
 800b2f0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b2f2:	bf00      	nop
 800b2f4:	370c      	adds	r7, #12
 800b2f6:	46bd      	mov	sp, r7
 800b2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fc:	4770      	bx	lr

0800b2fe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b2fe:	b480      	push	{r7}
 800b300:	b085      	sub	sp, #20
 800b302:	af00      	add	r7, sp, #0
 800b304:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b30c:	2b01      	cmp	r3, #1
 800b30e:	d101      	bne.n	800b314 <HAL_UARTEx_DisableFifoMode+0x16>
 800b310:	2302      	movs	r3, #2
 800b312:	e027      	b.n	800b364 <HAL_UARTEx_DisableFifoMode+0x66>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	2201      	movs	r2, #1
 800b318:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	2224      	movs	r2, #36	; 0x24
 800b320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	681a      	ldr	r2, [r3, #0]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	f022 0201 	bic.w	r2, r2, #1
 800b33a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b342:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2200      	movs	r2, #0
 800b348:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	68fa      	ldr	r2, [r7, #12]
 800b350:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2220      	movs	r2, #32
 800b356:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	2200      	movs	r2, #0
 800b35e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b362:	2300      	movs	r3, #0
}
 800b364:	4618      	mov	r0, r3
 800b366:	3714      	adds	r7, #20
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b380:	2b01      	cmp	r3, #1
 800b382:	d101      	bne.n	800b388 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b384:	2302      	movs	r3, #2
 800b386:	e02d      	b.n	800b3e4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2201      	movs	r2, #1
 800b38c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2224      	movs	r2, #36	; 0x24
 800b394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	681a      	ldr	r2, [r3, #0]
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f022 0201 	bic.w	r2, r2, #1
 800b3ae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	689b      	ldr	r3, [r3, #8]
 800b3b6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	683a      	ldr	r2, [r7, #0]
 800b3c0:	430a      	orrs	r2, r1
 800b3c2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 f84f 	bl	800b468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	68fa      	ldr	r2, [r7, #12]
 800b3d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2220      	movs	r2, #32
 800b3d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b3e2:	2300      	movs	r3, #0
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3710      	adds	r7, #16
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
 800b3f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d101      	bne.n	800b404 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b400:	2302      	movs	r3, #2
 800b402:	e02d      	b.n	800b460 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	2201      	movs	r2, #1
 800b408:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2224      	movs	r2, #36	; 0x24
 800b410:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	681a      	ldr	r2, [r3, #0]
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f022 0201 	bic.w	r2, r2, #1
 800b42a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	689b      	ldr	r3, [r3, #8]
 800b432:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	683a      	ldr	r2, [r7, #0]
 800b43c:	430a      	orrs	r2, r1
 800b43e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b440:	6878      	ldr	r0, [r7, #4]
 800b442:	f000 f811 	bl	800b468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68fa      	ldr	r2, [r7, #12]
 800b44c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2220      	movs	r2, #32
 800b452:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b45e:	2300      	movs	r3, #0
}
 800b460:	4618      	mov	r0, r3
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b468:	b480      	push	{r7}
 800b46a:	b085      	sub	sp, #20
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b474:	2b00      	cmp	r3, #0
 800b476:	d108      	bne.n	800b48a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2201      	movs	r2, #1
 800b47c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	2201      	movs	r2, #1
 800b484:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b488:	e031      	b.n	800b4ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b48a:	2310      	movs	r3, #16
 800b48c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b48e:	2310      	movs	r3, #16
 800b490:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	689b      	ldr	r3, [r3, #8]
 800b498:	0e5b      	lsrs	r3, r3, #25
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	f003 0307 	and.w	r3, r3, #7
 800b4a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	689b      	ldr	r3, [r3, #8]
 800b4a8:	0f5b      	lsrs	r3, r3, #29
 800b4aa:	b2db      	uxtb	r3, r3
 800b4ac:	f003 0307 	and.w	r3, r3, #7
 800b4b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4b2:	7bbb      	ldrb	r3, [r7, #14]
 800b4b4:	7b3a      	ldrb	r2, [r7, #12]
 800b4b6:	4911      	ldr	r1, [pc, #68]	; (800b4fc <UARTEx_SetNbDataToProcess+0x94>)
 800b4b8:	5c8a      	ldrb	r2, [r1, r2]
 800b4ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b4be:	7b3a      	ldrb	r2, [r7, #12]
 800b4c0:	490f      	ldr	r1, [pc, #60]	; (800b500 <UARTEx_SetNbDataToProcess+0x98>)
 800b4c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b4c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800b4c8:	b29a      	uxth	r2, r3
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b4d0:	7bfb      	ldrb	r3, [r7, #15]
 800b4d2:	7b7a      	ldrb	r2, [r7, #13]
 800b4d4:	4909      	ldr	r1, [pc, #36]	; (800b4fc <UARTEx_SetNbDataToProcess+0x94>)
 800b4d6:	5c8a      	ldrb	r2, [r1, r2]
 800b4d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b4dc:	7b7a      	ldrb	r2, [r7, #13]
 800b4de:	4908      	ldr	r1, [pc, #32]	; (800b500 <UARTEx_SetNbDataToProcess+0x98>)
 800b4e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b4e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b4e6:	b29a      	uxth	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800b4ee:	bf00      	nop
 800b4f0:	3714      	adds	r7, #20
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f8:	4770      	bx	lr
 800b4fa:	bf00      	nop
 800b4fc:	0800de3c 	.word	0x0800de3c
 800b500:	0800de44 	.word	0x0800de44

0800b504 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b504:	b480      	push	{r7}
 800b506:	b085      	sub	sp, #20
 800b508:	af00      	add	r7, sp, #0
 800b50a:	4603      	mov	r3, r0
 800b50c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b50e:	2300      	movs	r3, #0
 800b510:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b516:	2b84      	cmp	r3, #132	; 0x84
 800b518:	d005      	beq.n	800b526 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b51a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	4413      	add	r3, r2
 800b522:	3303      	adds	r3, #3
 800b524:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b526:	68fb      	ldr	r3, [r7, #12]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3714      	adds	r7, #20
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr

0800b534 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b534:	b580      	push	{r7, lr}
 800b536:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b538:	f001 f96c 	bl	800c814 <vTaskStartScheduler>
  
  return osOK;
 800b53c:	2300      	movs	r3, #0
}
 800b53e:	4618      	mov	r0, r3
 800b540:	bd80      	pop	{r7, pc}

0800b542 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b542:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b544:	b089      	sub	sp, #36	; 0x24
 800b546:	af04      	add	r7, sp, #16
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	695b      	ldr	r3, [r3, #20]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d020      	beq.n	800b596 <osThreadCreate+0x54>
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	699b      	ldr	r3, [r3, #24]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d01c      	beq.n	800b596 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	685c      	ldr	r4, [r3, #4]
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681d      	ldr	r5, [r3, #0]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	691e      	ldr	r6, [r3, #16]
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b56e:	4618      	mov	r0, r3
 800b570:	f7ff ffc8 	bl	800b504 <makeFreeRtosPriority>
 800b574:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	695b      	ldr	r3, [r3, #20]
 800b57a:	687a      	ldr	r2, [r7, #4]
 800b57c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b57e:	9202      	str	r2, [sp, #8]
 800b580:	9301      	str	r3, [sp, #4]
 800b582:	9100      	str	r1, [sp, #0]
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	4632      	mov	r2, r6
 800b588:	4629      	mov	r1, r5
 800b58a:	4620      	mov	r0, r4
 800b58c:	f000 fe58 	bl	800c240 <xTaskCreateStatic>
 800b590:	4603      	mov	r3, r0
 800b592:	60fb      	str	r3, [r7, #12]
 800b594:	e01c      	b.n	800b5d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	685c      	ldr	r4, [r3, #4]
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b5a2:	b29e      	uxth	r6, r3
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7ff ffaa 	bl	800b504 <makeFreeRtosPriority>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	f107 030c 	add.w	r3, r7, #12
 800b5b6:	9301      	str	r3, [sp, #4]
 800b5b8:	9200      	str	r2, [sp, #0]
 800b5ba:	683b      	ldr	r3, [r7, #0]
 800b5bc:	4632      	mov	r2, r6
 800b5be:	4629      	mov	r1, r5
 800b5c0:	4620      	mov	r0, r4
 800b5c2:	f000 fe9a 	bl	800c2fa <xTaskCreate>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	2b01      	cmp	r3, #1
 800b5ca:	d001      	beq.n	800b5d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	e000      	b.n	800b5d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b5d0:	68fb      	ldr	r3, [r7, #12]
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3714      	adds	r7, #20
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b5da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b084      	sub	sp, #16
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d001      	beq.n	800b5f0 <osDelay+0x16>
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	e000      	b.n	800b5f2 <osDelay+0x18>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	4618      	mov	r0, r3
 800b5f4:	f000 ffb8 	bl	800c568 <vTaskDelay>
  
  return osOK;
 800b5f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	3710      	adds	r7, #16
 800b5fe:	46bd      	mov	sp, r7
 800b600:	bd80      	pop	{r7, pc}

0800b602 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b602:	b580      	push	{r7, lr}
 800b604:	b082      	sub	sp, #8
 800b606:	af00      	add	r7, sp, #0
 800b608:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d007      	beq.n	800b622 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	4619      	mov	r1, r3
 800b618:	2001      	movs	r0, #1
 800b61a:	f000 fa5c 	bl	800bad6 <xQueueCreateMutexStatic>
 800b61e:	4603      	mov	r3, r0
 800b620:	e003      	b.n	800b62a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b622:	2001      	movs	r0, #1
 800b624:	f000 fa3f 	bl	800baa6 <xQueueCreateMutex>
 800b628:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3708      	adds	r7, #8
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}

0800b632 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b632:	b580      	push	{r7, lr}
 800b634:	b086      	sub	sp, #24
 800b636:	af02      	add	r7, sp, #8
 800b638:	6078      	str	r0, [r7, #4]
 800b63a:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	685b      	ldr	r3, [r3, #4]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00f      	beq.n	800b664 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	2b01      	cmp	r3, #1
 800b648:	d10a      	bne.n	800b660 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	2203      	movs	r2, #3
 800b650:	9200      	str	r2, [sp, #0]
 800b652:	2200      	movs	r2, #0
 800b654:	2100      	movs	r1, #0
 800b656:	2001      	movs	r0, #1
 800b658:	f000 f93a 	bl	800b8d0 <xQueueGenericCreateStatic>
 800b65c:	4603      	mov	r3, r0
 800b65e:	e016      	b.n	800b68e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b660:	2300      	movs	r3, #0
 800b662:	e014      	b.n	800b68e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	2b01      	cmp	r3, #1
 800b668:	d110      	bne.n	800b68c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b66a:	2203      	movs	r2, #3
 800b66c:	2100      	movs	r1, #0
 800b66e:	2001      	movs	r0, #1
 800b670:	f000 f9a6 	bl	800b9c0 <xQueueGenericCreate>
 800b674:	60f8      	str	r0, [r7, #12]
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d005      	beq.n	800b688 <osSemaphoreCreate+0x56>
 800b67c:	2300      	movs	r3, #0
 800b67e:	2200      	movs	r2, #0
 800b680:	2100      	movs	r1, #0
 800b682:	68f8      	ldr	r0, [r7, #12]
 800b684:	f000 fa42 	bl	800bb0c <xQueueGenericSend>
      return sema;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	e000      	b.n	800b68e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b68c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3710      	adds	r7, #16
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}

0800b696 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b696:	b480      	push	{r7}
 800b698:	b083      	sub	sp, #12
 800b69a:	af00      	add	r7, sp, #0
 800b69c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f103 0208 	add.w	r2, r3, #8
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ae:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	f103 0208 	add.w	r2, r3, #8
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f103 0208 	add.w	r2, r3, #8
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b6ca:	bf00      	nop
 800b6cc:	370c      	adds	r7, #12
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d4:	4770      	bx	lr

0800b6d6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b6d6:	b480      	push	{r7}
 800b6d8:	b083      	sub	sp, #12
 800b6da:	af00      	add	r7, sp, #0
 800b6dc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b6e4:	bf00      	nop
 800b6e6:	370c      	adds	r7, #12
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ee:	4770      	bx	lr

0800b6f0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b6f0:	b480      	push	{r7}
 800b6f2:	b085      	sub	sp, #20
 800b6f4:	af00      	add	r7, sp, #0
 800b6f6:	6078      	str	r0, [r7, #4]
 800b6f8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	68fa      	ldr	r2, [r7, #12]
 800b704:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	689a      	ldr	r2, [r3, #8]
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	689b      	ldr	r3, [r3, #8]
 800b712:	683a      	ldr	r2, [r7, #0]
 800b714:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	683a      	ldr	r2, [r7, #0]
 800b71a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	601a      	str	r2, [r3, #0]
}
 800b72c:	bf00      	nop
 800b72e:	3714      	adds	r7, #20
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr

0800b738 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b738:	b480      	push	{r7}
 800b73a:	b085      	sub	sp, #20
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b74e:	d103      	bne.n	800b758 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	691b      	ldr	r3, [r3, #16]
 800b754:	60fb      	str	r3, [r7, #12]
 800b756:	e00c      	b.n	800b772 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	3308      	adds	r3, #8
 800b75c:	60fb      	str	r3, [r7, #12]
 800b75e:	e002      	b.n	800b766 <vListInsert+0x2e>
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	60fb      	str	r3, [r7, #12]
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	685b      	ldr	r3, [r3, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	68ba      	ldr	r2, [r7, #8]
 800b76e:	429a      	cmp	r2, r3
 800b770:	d2f6      	bcs.n	800b760 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	685a      	ldr	r2, [r3, #4]
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	683a      	ldr	r2, [r7, #0]
 800b780:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	68fa      	ldr	r2, [r7, #12]
 800b786:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	683a      	ldr	r2, [r7, #0]
 800b78c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b78e:	683b      	ldr	r3, [r7, #0]
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	1c5a      	adds	r2, r3, #1
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	601a      	str	r2, [r3, #0]
}
 800b79e:	bf00      	nop
 800b7a0:	3714      	adds	r7, #20
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b085      	sub	sp, #20
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	691b      	ldr	r3, [r3, #16]
 800b7b6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	685b      	ldr	r3, [r3, #4]
 800b7bc:	687a      	ldr	r2, [r7, #4]
 800b7be:	6892      	ldr	r2, [r2, #8]
 800b7c0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	687a      	ldr	r2, [r7, #4]
 800b7c8:	6852      	ldr	r2, [r2, #4]
 800b7ca:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d103      	bne.n	800b7de <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689a      	ldr	r2, [r3, #8]
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	1e5a      	subs	r2, r3, #1
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	681b      	ldr	r3, [r3, #0]
}
 800b7f2:	4618      	mov	r0, r3
 800b7f4:	3714      	adds	r7, #20
 800b7f6:	46bd      	mov	sp, r7
 800b7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fc:	4770      	bx	lr
	...

0800b800 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
 800b808:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d10a      	bne.n	800b82a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b818:	f383 8811 	msr	BASEPRI, r3
 800b81c:	f3bf 8f6f 	isb	sy
 800b820:	f3bf 8f4f 	dsb	sy
 800b824:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b826:	bf00      	nop
 800b828:	e7fe      	b.n	800b828 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b82a:	f001 ff43 	bl	800d6b4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	681a      	ldr	r2, [r3, #0]
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b836:	68f9      	ldr	r1, [r7, #12]
 800b838:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b83a:	fb01 f303 	mul.w	r3, r1, r3
 800b83e:	441a      	add	r2, r3
 800b840:	68fb      	ldr	r3, [r7, #12]
 800b842:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	2200      	movs	r2, #0
 800b848:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681a      	ldr	r2, [r3, #0]
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	681a      	ldr	r2, [r3, #0]
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b85a:	3b01      	subs	r3, #1
 800b85c:	68f9      	ldr	r1, [r7, #12]
 800b85e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b860:	fb01 f303 	mul.w	r3, r1, r3
 800b864:	441a      	add	r2, r3
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	22ff      	movs	r2, #255	; 0xff
 800b86e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	22ff      	movs	r2, #255	; 0xff
 800b876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d114      	bne.n	800b8aa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	691b      	ldr	r3, [r3, #16]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d01a      	beq.n	800b8be <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	3310      	adds	r3, #16
 800b88c:	4618      	mov	r0, r3
 800b88e:	f001 fa03 	bl	800cc98 <xTaskRemoveFromEventList>
 800b892:	4603      	mov	r3, r0
 800b894:	2b00      	cmp	r3, #0
 800b896:	d012      	beq.n	800b8be <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b898:	4b0c      	ldr	r3, [pc, #48]	; (800b8cc <xQueueGenericReset+0xcc>)
 800b89a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b89e:	601a      	str	r2, [r3, #0]
 800b8a0:	f3bf 8f4f 	dsb	sy
 800b8a4:	f3bf 8f6f 	isb	sy
 800b8a8:	e009      	b.n	800b8be <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	3310      	adds	r3, #16
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f7ff fef1 	bl	800b696 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	3324      	adds	r3, #36	; 0x24
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7ff feec 	bl	800b696 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b8be:	f001 ff29 	bl	800d714 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b8c2:	2301      	movs	r3, #1
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3710      	adds	r7, #16
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	bd80      	pop	{r7, pc}
 800b8cc:	e000ed04 	.word	0xe000ed04

0800b8d0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b08e      	sub	sp, #56	; 0x38
 800b8d4:	af02      	add	r7, sp, #8
 800b8d6:	60f8      	str	r0, [r7, #12]
 800b8d8:	60b9      	str	r1, [r7, #8]
 800b8da:	607a      	str	r2, [r7, #4]
 800b8dc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10a      	bne.n	800b8fa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8e8:	f383 8811 	msr	BASEPRI, r3
 800b8ec:	f3bf 8f6f 	isb	sy
 800b8f0:	f3bf 8f4f 	dsb	sy
 800b8f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b8f6:	bf00      	nop
 800b8f8:	e7fe      	b.n	800b8f8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b8fa:	683b      	ldr	r3, [r7, #0]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d10a      	bne.n	800b916 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b900:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b904:	f383 8811 	msr	BASEPRI, r3
 800b908:	f3bf 8f6f 	isb	sy
 800b90c:	f3bf 8f4f 	dsb	sy
 800b910:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b912:	bf00      	nop
 800b914:	e7fe      	b.n	800b914 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d002      	beq.n	800b922 <xQueueGenericCreateStatic+0x52>
 800b91c:	68bb      	ldr	r3, [r7, #8]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d001      	beq.n	800b926 <xQueueGenericCreateStatic+0x56>
 800b922:	2301      	movs	r3, #1
 800b924:	e000      	b.n	800b928 <xQueueGenericCreateStatic+0x58>
 800b926:	2300      	movs	r3, #0
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d10a      	bne.n	800b942 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b92c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b930:	f383 8811 	msr	BASEPRI, r3
 800b934:	f3bf 8f6f 	isb	sy
 800b938:	f3bf 8f4f 	dsb	sy
 800b93c:	623b      	str	r3, [r7, #32]
}
 800b93e:	bf00      	nop
 800b940:	e7fe      	b.n	800b940 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d102      	bne.n	800b94e <xQueueGenericCreateStatic+0x7e>
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d101      	bne.n	800b952 <xQueueGenericCreateStatic+0x82>
 800b94e:	2301      	movs	r3, #1
 800b950:	e000      	b.n	800b954 <xQueueGenericCreateStatic+0x84>
 800b952:	2300      	movs	r3, #0
 800b954:	2b00      	cmp	r3, #0
 800b956:	d10a      	bne.n	800b96e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95c:	f383 8811 	msr	BASEPRI, r3
 800b960:	f3bf 8f6f 	isb	sy
 800b964:	f3bf 8f4f 	dsb	sy
 800b968:	61fb      	str	r3, [r7, #28]
}
 800b96a:	bf00      	nop
 800b96c:	e7fe      	b.n	800b96c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b96e:	2348      	movs	r3, #72	; 0x48
 800b970:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	2b48      	cmp	r3, #72	; 0x48
 800b976:	d00a      	beq.n	800b98e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b97c:	f383 8811 	msr	BASEPRI, r3
 800b980:	f3bf 8f6f 	isb	sy
 800b984:	f3bf 8f4f 	dsb	sy
 800b988:	61bb      	str	r3, [r7, #24]
}
 800b98a:	bf00      	nop
 800b98c:	e7fe      	b.n	800b98c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b98e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b994:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b996:	2b00      	cmp	r3, #0
 800b998:	d00d      	beq.n	800b9b6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b99a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b99c:	2201      	movs	r2, #1
 800b99e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b9a2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9a8:	9300      	str	r3, [sp, #0]
 800b9aa:	4613      	mov	r3, r2
 800b9ac:	687a      	ldr	r2, [r7, #4]
 800b9ae:	68b9      	ldr	r1, [r7, #8]
 800b9b0:	68f8      	ldr	r0, [r7, #12]
 800b9b2:	f000 f83f 	bl	800ba34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b9b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3730      	adds	r7, #48	; 0x30
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b08a      	sub	sp, #40	; 0x28
 800b9c4:	af02      	add	r7, sp, #8
 800b9c6:	60f8      	str	r0, [r7, #12]
 800b9c8:	60b9      	str	r1, [r7, #8]
 800b9ca:	4613      	mov	r3, r2
 800b9cc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d10a      	bne.n	800b9ea <xQueueGenericCreate+0x2a>
	__asm volatile
 800b9d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d8:	f383 8811 	msr	BASEPRI, r3
 800b9dc:	f3bf 8f6f 	isb	sy
 800b9e0:	f3bf 8f4f 	dsb	sy
 800b9e4:	613b      	str	r3, [r7, #16]
}
 800b9e6:	bf00      	nop
 800b9e8:	e7fe      	b.n	800b9e8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	68ba      	ldr	r2, [r7, #8]
 800b9ee:	fb02 f303 	mul.w	r3, r2, r3
 800b9f2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b9f4:	69fb      	ldr	r3, [r7, #28]
 800b9f6:	3348      	adds	r3, #72	; 0x48
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f001 ff7d 	bl	800d8f8 <pvPortMalloc>
 800b9fe:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ba00:	69bb      	ldr	r3, [r7, #24]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d011      	beq.n	800ba2a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ba06:	69bb      	ldr	r3, [r7, #24]
 800ba08:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	3348      	adds	r3, #72	; 0x48
 800ba0e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ba10:	69bb      	ldr	r3, [r7, #24]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ba18:	79fa      	ldrb	r2, [r7, #7]
 800ba1a:	69bb      	ldr	r3, [r7, #24]
 800ba1c:	9300      	str	r3, [sp, #0]
 800ba1e:	4613      	mov	r3, r2
 800ba20:	697a      	ldr	r2, [r7, #20]
 800ba22:	68b9      	ldr	r1, [r7, #8]
 800ba24:	68f8      	ldr	r0, [r7, #12]
 800ba26:	f000 f805 	bl	800ba34 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ba2a:	69bb      	ldr	r3, [r7, #24]
	}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3720      	adds	r7, #32
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}

0800ba34 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ba34:	b580      	push	{r7, lr}
 800ba36:	b084      	sub	sp, #16
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	60f8      	str	r0, [r7, #12]
 800ba3c:	60b9      	str	r1, [r7, #8]
 800ba3e:	607a      	str	r2, [r7, #4]
 800ba40:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d103      	bne.n	800ba50 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	69ba      	ldr	r2, [r7, #24]
 800ba4c:	601a      	str	r2, [r3, #0]
 800ba4e:	e002      	b.n	800ba56 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ba50:	69bb      	ldr	r3, [r7, #24]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ba56:	69bb      	ldr	r3, [r7, #24]
 800ba58:	68fa      	ldr	r2, [r7, #12]
 800ba5a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ba5c:	69bb      	ldr	r3, [r7, #24]
 800ba5e:	68ba      	ldr	r2, [r7, #8]
 800ba60:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ba62:	2101      	movs	r1, #1
 800ba64:	69b8      	ldr	r0, [r7, #24]
 800ba66:	f7ff fecb 	bl	800b800 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ba6a:	bf00      	nop
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b082      	sub	sp, #8
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00e      	beq.n	800ba9e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2200      	movs	r2, #0
 800ba84:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	2200      	movs	r2, #0
 800ba90:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ba92:	2300      	movs	r3, #0
 800ba94:	2200      	movs	r2, #0
 800ba96:	2100      	movs	r1, #0
 800ba98:	6878      	ldr	r0, [r7, #4]
 800ba9a:	f000 f837 	bl	800bb0c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ba9e:	bf00      	nop
 800baa0:	3708      	adds	r7, #8
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd80      	pop	{r7, pc}

0800baa6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800baa6:	b580      	push	{r7, lr}
 800baa8:	b086      	sub	sp, #24
 800baaa:	af00      	add	r7, sp, #0
 800baac:	4603      	mov	r3, r0
 800baae:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bab0:	2301      	movs	r3, #1
 800bab2:	617b      	str	r3, [r7, #20]
 800bab4:	2300      	movs	r3, #0
 800bab6:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bab8:	79fb      	ldrb	r3, [r7, #7]
 800baba:	461a      	mov	r2, r3
 800babc:	6939      	ldr	r1, [r7, #16]
 800babe:	6978      	ldr	r0, [r7, #20]
 800bac0:	f7ff ff7e 	bl	800b9c0 <xQueueGenericCreate>
 800bac4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bac6:	68f8      	ldr	r0, [r7, #12]
 800bac8:	f7ff ffd3 	bl	800ba72 <prvInitialiseMutex>

		return xNewQueue;
 800bacc:	68fb      	ldr	r3, [r7, #12]
	}
 800bace:	4618      	mov	r0, r3
 800bad0:	3718      	adds	r7, #24
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bad6:	b580      	push	{r7, lr}
 800bad8:	b088      	sub	sp, #32
 800bada:	af02      	add	r7, sp, #8
 800badc:	4603      	mov	r3, r0
 800bade:	6039      	str	r1, [r7, #0]
 800bae0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bae2:	2301      	movs	r3, #1
 800bae4:	617b      	str	r3, [r7, #20]
 800bae6:	2300      	movs	r3, #0
 800bae8:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800baea:	79fb      	ldrb	r3, [r7, #7]
 800baec:	9300      	str	r3, [sp, #0]
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	2200      	movs	r2, #0
 800baf2:	6939      	ldr	r1, [r7, #16]
 800baf4:	6978      	ldr	r0, [r7, #20]
 800baf6:	f7ff feeb 	bl	800b8d0 <xQueueGenericCreateStatic>
 800bafa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bafc:	68f8      	ldr	r0, [r7, #12]
 800bafe:	f7ff ffb8 	bl	800ba72 <prvInitialiseMutex>

		return xNewQueue;
 800bb02:	68fb      	ldr	r3, [r7, #12]
	}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3718      	adds	r7, #24
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b08e      	sub	sp, #56	; 0x38
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	607a      	str	r2, [r7, #4]
 800bb18:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bb22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d10a      	bne.n	800bb3e <xQueueGenericSend+0x32>
	__asm volatile
 800bb28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb2c:	f383 8811 	msr	BASEPRI, r3
 800bb30:	f3bf 8f6f 	isb	sy
 800bb34:	f3bf 8f4f 	dsb	sy
 800bb38:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bb3a:	bf00      	nop
 800bb3c:	e7fe      	b.n	800bb3c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bb3e:	68bb      	ldr	r3, [r7, #8]
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d103      	bne.n	800bb4c <xQueueGenericSend+0x40>
 800bb44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d101      	bne.n	800bb50 <xQueueGenericSend+0x44>
 800bb4c:	2301      	movs	r3, #1
 800bb4e:	e000      	b.n	800bb52 <xQueueGenericSend+0x46>
 800bb50:	2300      	movs	r3, #0
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d10a      	bne.n	800bb6c <xQueueGenericSend+0x60>
	__asm volatile
 800bb56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb5a:	f383 8811 	msr	BASEPRI, r3
 800bb5e:	f3bf 8f6f 	isb	sy
 800bb62:	f3bf 8f4f 	dsb	sy
 800bb66:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bb68:	bf00      	nop
 800bb6a:	e7fe      	b.n	800bb6a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bb6c:	683b      	ldr	r3, [r7, #0]
 800bb6e:	2b02      	cmp	r3, #2
 800bb70:	d103      	bne.n	800bb7a <xQueueGenericSend+0x6e>
 800bb72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d101      	bne.n	800bb7e <xQueueGenericSend+0x72>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	e000      	b.n	800bb80 <xQueueGenericSend+0x74>
 800bb7e:	2300      	movs	r3, #0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d10a      	bne.n	800bb9a <xQueueGenericSend+0x8e>
	__asm volatile
 800bb84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb88:	f383 8811 	msr	BASEPRI, r3
 800bb8c:	f3bf 8f6f 	isb	sy
 800bb90:	f3bf 8f4f 	dsb	sy
 800bb94:	623b      	str	r3, [r7, #32]
}
 800bb96:	bf00      	nop
 800bb98:	e7fe      	b.n	800bb98 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bb9a:	f001 fa39 	bl	800d010 <xTaskGetSchedulerState>
 800bb9e:	4603      	mov	r3, r0
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d102      	bne.n	800bbaa <xQueueGenericSend+0x9e>
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d101      	bne.n	800bbae <xQueueGenericSend+0xa2>
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e000      	b.n	800bbb0 <xQueueGenericSend+0xa4>
 800bbae:	2300      	movs	r3, #0
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d10a      	bne.n	800bbca <xQueueGenericSend+0xbe>
	__asm volatile
 800bbb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbb8:	f383 8811 	msr	BASEPRI, r3
 800bbbc:	f3bf 8f6f 	isb	sy
 800bbc0:	f3bf 8f4f 	dsb	sy
 800bbc4:	61fb      	str	r3, [r7, #28]
}
 800bbc6:	bf00      	nop
 800bbc8:	e7fe      	b.n	800bbc8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bbca:	f001 fd73 	bl	800d6b4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bbce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbd6:	429a      	cmp	r2, r3
 800bbd8:	d302      	bcc.n	800bbe0 <xQueueGenericSend+0xd4>
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	2b02      	cmp	r3, #2
 800bbde:	d129      	bne.n	800bc34 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bbe0:	683a      	ldr	r2, [r7, #0]
 800bbe2:	68b9      	ldr	r1, [r7, #8]
 800bbe4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bbe6:	f000 fa41 	bl	800c06c <prvCopyDataToQueue>
 800bbea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bbec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d010      	beq.n	800bc16 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bbf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf6:	3324      	adds	r3, #36	; 0x24
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	f001 f84d 	bl	800cc98 <xTaskRemoveFromEventList>
 800bbfe:	4603      	mov	r3, r0
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d013      	beq.n	800bc2c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bc04:	4b3f      	ldr	r3, [pc, #252]	; (800bd04 <xQueueGenericSend+0x1f8>)
 800bc06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc0a:	601a      	str	r2, [r3, #0]
 800bc0c:	f3bf 8f4f 	dsb	sy
 800bc10:	f3bf 8f6f 	isb	sy
 800bc14:	e00a      	b.n	800bc2c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bc16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d007      	beq.n	800bc2c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bc1c:	4b39      	ldr	r3, [pc, #228]	; (800bd04 <xQueueGenericSend+0x1f8>)
 800bc1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc22:	601a      	str	r2, [r3, #0]
 800bc24:	f3bf 8f4f 	dsb	sy
 800bc28:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bc2c:	f001 fd72 	bl	800d714 <vPortExitCritical>
				return pdPASS;
 800bc30:	2301      	movs	r3, #1
 800bc32:	e063      	b.n	800bcfc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d103      	bne.n	800bc42 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bc3a:	f001 fd6b 	bl	800d714 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bc3e:	2300      	movs	r3, #0
 800bc40:	e05c      	b.n	800bcfc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bc42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d106      	bne.n	800bc56 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bc48:	f107 0314 	add.w	r3, r7, #20
 800bc4c:	4618      	mov	r0, r3
 800bc4e:	f001 f885 	bl	800cd5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bc52:	2301      	movs	r3, #1
 800bc54:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bc56:	f001 fd5d 	bl	800d714 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bc5a:	f000 fe3b 	bl	800c8d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bc5e:	f001 fd29 	bl	800d6b4 <vPortEnterCritical>
 800bc62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bc68:	b25b      	sxtb	r3, r3
 800bc6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc6e:	d103      	bne.n	800bc78 <xQueueGenericSend+0x16c>
 800bc70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc72:	2200      	movs	r2, #0
 800bc74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bc78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc7e:	b25b      	sxtb	r3, r3
 800bc80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc84:	d103      	bne.n	800bc8e <xQueueGenericSend+0x182>
 800bc86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bc8e:	f001 fd41 	bl	800d714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bc92:	1d3a      	adds	r2, r7, #4
 800bc94:	f107 0314 	add.w	r3, r7, #20
 800bc98:	4611      	mov	r1, r2
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f001 f874 	bl	800cd88 <xTaskCheckForTimeOut>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d124      	bne.n	800bcf0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bca6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bca8:	f000 fab2 	bl	800c210 <prvIsQueueFull>
 800bcac:	4603      	mov	r3, r0
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d018      	beq.n	800bce4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bcb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb4:	3310      	adds	r3, #16
 800bcb6:	687a      	ldr	r2, [r7, #4]
 800bcb8:	4611      	mov	r1, r2
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f000 ffc8 	bl	800cc50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bcc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bcc2:	f000 fa3d 	bl	800c140 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bcc6:	f000 fe13 	bl	800c8f0 <xTaskResumeAll>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	f47f af7c 	bne.w	800bbca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800bcd2:	4b0c      	ldr	r3, [pc, #48]	; (800bd04 <xQueueGenericSend+0x1f8>)
 800bcd4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcd8:	601a      	str	r2, [r3, #0]
 800bcda:	f3bf 8f4f 	dsb	sy
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	e772      	b.n	800bbca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bce4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bce6:	f000 fa2b 	bl	800c140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bcea:	f000 fe01 	bl	800c8f0 <xTaskResumeAll>
 800bcee:	e76c      	b.n	800bbca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bcf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bcf2:	f000 fa25 	bl	800c140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bcf6:	f000 fdfb 	bl	800c8f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bcfa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3738      	adds	r7, #56	; 0x38
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}
 800bd04:	e000ed04 	.word	0xe000ed04

0800bd08 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b08e      	sub	sp, #56	; 0x38
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	6078      	str	r0, [r7, #4]
 800bd10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800bd16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d10a      	bne.n	800bd32 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800bd1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd20:	f383 8811 	msr	BASEPRI, r3
 800bd24:	f3bf 8f6f 	isb	sy
 800bd28:	f3bf 8f4f 	dsb	sy
 800bd2c:	623b      	str	r3, [r7, #32]
}
 800bd2e:	bf00      	nop
 800bd30:	e7fe      	b.n	800bd30 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d00a      	beq.n	800bd50 <xQueueGiveFromISR+0x48>
	__asm volatile
 800bd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd3e:	f383 8811 	msr	BASEPRI, r3
 800bd42:	f3bf 8f6f 	isb	sy
 800bd46:	f3bf 8f4f 	dsb	sy
 800bd4a:	61fb      	str	r3, [r7, #28]
}
 800bd4c:	bf00      	nop
 800bd4e:	e7fe      	b.n	800bd4e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800bd50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d103      	bne.n	800bd60 <xQueueGiveFromISR+0x58>
 800bd58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd5a:	689b      	ldr	r3, [r3, #8]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d101      	bne.n	800bd64 <xQueueGiveFromISR+0x5c>
 800bd60:	2301      	movs	r3, #1
 800bd62:	e000      	b.n	800bd66 <xQueueGiveFromISR+0x5e>
 800bd64:	2300      	movs	r3, #0
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d10a      	bne.n	800bd80 <xQueueGiveFromISR+0x78>
	__asm volatile
 800bd6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd6e:	f383 8811 	msr	BASEPRI, r3
 800bd72:	f3bf 8f6f 	isb	sy
 800bd76:	f3bf 8f4f 	dsb	sy
 800bd7a:	61bb      	str	r3, [r7, #24]
}
 800bd7c:	bf00      	nop
 800bd7e:	e7fe      	b.n	800bd7e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bd80:	f001 fd7a 	bl	800d878 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800bd84:	f3ef 8211 	mrs	r2, BASEPRI
 800bd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	617a      	str	r2, [r7, #20]
 800bd9a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800bd9c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bd9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bda0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bda4:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800bda6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bdaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdac:	429a      	cmp	r2, r3
 800bdae:	d22b      	bcs.n	800be08 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800bdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bdba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdbc:	1c5a      	adds	r2, r3, #1
 800bdbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdc0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bdc2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800bdc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdca:	d112      	bne.n	800bdf2 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d016      	beq.n	800be02 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bdd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdd6:	3324      	adds	r3, #36	; 0x24
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f000 ff5d 	bl	800cc98 <xTaskRemoveFromEventList>
 800bdde:	4603      	mov	r3, r0
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d00e      	beq.n	800be02 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bde4:	683b      	ldr	r3, [r7, #0]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d00b      	beq.n	800be02 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	2201      	movs	r2, #1
 800bdee:	601a      	str	r2, [r3, #0]
 800bdf0:	e007      	b.n	800be02 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800bdf2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bdf6:	3301      	adds	r3, #1
 800bdf8:	b2db      	uxtb	r3, r3
 800bdfa:	b25a      	sxtb	r2, r3
 800bdfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800be02:	2301      	movs	r3, #1
 800be04:	637b      	str	r3, [r7, #52]	; 0x34
 800be06:	e001      	b.n	800be0c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800be08:	2300      	movs	r3, #0
 800be0a:	637b      	str	r3, [r7, #52]	; 0x34
 800be0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be0e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800be16:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800be18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800be1a:	4618      	mov	r0, r3
 800be1c:	3738      	adds	r7, #56	; 0x38
 800be1e:	46bd      	mov	sp, r7
 800be20:	bd80      	pop	{r7, pc}
	...

0800be24 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800be24:	b580      	push	{r7, lr}
 800be26:	b08e      	sub	sp, #56	; 0x38
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
 800be2c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800be2e:	2300      	movs	r3, #0
 800be30:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800be36:	2300      	movs	r3, #0
 800be38:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800be3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d10a      	bne.n	800be56 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800be40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be44:	f383 8811 	msr	BASEPRI, r3
 800be48:	f3bf 8f6f 	isb	sy
 800be4c:	f3bf 8f4f 	dsb	sy
 800be50:	623b      	str	r3, [r7, #32]
}
 800be52:	bf00      	nop
 800be54:	e7fe      	b.n	800be54 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800be56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d00a      	beq.n	800be74 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800be5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	61fb      	str	r3, [r7, #28]
}
 800be70:	bf00      	nop
 800be72:	e7fe      	b.n	800be72 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800be74:	f001 f8cc 	bl	800d010 <xTaskGetSchedulerState>
 800be78:	4603      	mov	r3, r0
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d102      	bne.n	800be84 <xQueueSemaphoreTake+0x60>
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d101      	bne.n	800be88 <xQueueSemaphoreTake+0x64>
 800be84:	2301      	movs	r3, #1
 800be86:	e000      	b.n	800be8a <xQueueSemaphoreTake+0x66>
 800be88:	2300      	movs	r3, #0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d10a      	bne.n	800bea4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800be8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be92:	f383 8811 	msr	BASEPRI, r3
 800be96:	f3bf 8f6f 	isb	sy
 800be9a:	f3bf 8f4f 	dsb	sy
 800be9e:	61bb      	str	r3, [r7, #24]
}
 800bea0:	bf00      	nop
 800bea2:	e7fe      	b.n	800bea2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bea4:	f001 fc06 	bl	800d6b4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800beac:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800beae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d024      	beq.n	800befe <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800beb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb6:	1e5a      	subs	r2, r3, #1
 800beb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beba:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d104      	bne.n	800bece <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bec4:	f001 fa4c 	bl	800d360 <pvTaskIncrementMutexHeldCount>
 800bec8:	4602      	mov	r2, r0
 800beca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800becc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed0:	691b      	ldr	r3, [r3, #16]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d00f      	beq.n	800bef6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bed8:	3310      	adds	r3, #16
 800beda:	4618      	mov	r0, r3
 800bedc:	f000 fedc 	bl	800cc98 <xTaskRemoveFromEventList>
 800bee0:	4603      	mov	r3, r0
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d007      	beq.n	800bef6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bee6:	4b54      	ldr	r3, [pc, #336]	; (800c038 <xQueueSemaphoreTake+0x214>)
 800bee8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beec:	601a      	str	r2, [r3, #0]
 800beee:	f3bf 8f4f 	dsb	sy
 800bef2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bef6:	f001 fc0d 	bl	800d714 <vPortExitCritical>
				return pdPASS;
 800befa:	2301      	movs	r3, #1
 800befc:	e097      	b.n	800c02e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d111      	bne.n	800bf28 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bf04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d00a      	beq.n	800bf20 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bf0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf0e:	f383 8811 	msr	BASEPRI, r3
 800bf12:	f3bf 8f6f 	isb	sy
 800bf16:	f3bf 8f4f 	dsb	sy
 800bf1a:	617b      	str	r3, [r7, #20]
}
 800bf1c:	bf00      	nop
 800bf1e:	e7fe      	b.n	800bf1e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bf20:	f001 fbf8 	bl	800d714 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bf24:	2300      	movs	r3, #0
 800bf26:	e082      	b.n	800c02e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bf28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d106      	bne.n	800bf3c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bf2e:	f107 030c 	add.w	r3, r7, #12
 800bf32:	4618      	mov	r0, r3
 800bf34:	f000 ff12 	bl	800cd5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bf38:	2301      	movs	r3, #1
 800bf3a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bf3c:	f001 fbea 	bl	800d714 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bf40:	f000 fcc8 	bl	800c8d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bf44:	f001 fbb6 	bl	800d6b4 <vPortEnterCritical>
 800bf48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bf4e:	b25b      	sxtb	r3, r3
 800bf50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf54:	d103      	bne.n	800bf5e <xQueueSemaphoreTake+0x13a>
 800bf56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf58:	2200      	movs	r2, #0
 800bf5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bf5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bf64:	b25b      	sxtb	r3, r3
 800bf66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf6a:	d103      	bne.n	800bf74 <xQueueSemaphoreTake+0x150>
 800bf6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bf74:	f001 fbce 	bl	800d714 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bf78:	463a      	mov	r2, r7
 800bf7a:	f107 030c 	add.w	r3, r7, #12
 800bf7e:	4611      	mov	r1, r2
 800bf80:	4618      	mov	r0, r3
 800bf82:	f000 ff01 	bl	800cd88 <xTaskCheckForTimeOut>
 800bf86:	4603      	mov	r3, r0
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d132      	bne.n	800bff2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bf8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bf8e:	f000 f929 	bl	800c1e4 <prvIsQueueEmpty>
 800bf92:	4603      	mov	r3, r0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d026      	beq.n	800bfe6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d109      	bne.n	800bfb4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bfa0:	f001 fb88 	bl	800d6b4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bfa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	f001 f84f 	bl	800d04c <xTaskPriorityInherit>
 800bfae:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bfb0:	f001 fbb0 	bl	800d714 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bfb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bfb6:	3324      	adds	r3, #36	; 0x24
 800bfb8:	683a      	ldr	r2, [r7, #0]
 800bfba:	4611      	mov	r1, r2
 800bfbc:	4618      	mov	r0, r3
 800bfbe:	f000 fe47 	bl	800cc50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bfc2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bfc4:	f000 f8bc 	bl	800c140 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bfc8:	f000 fc92 	bl	800c8f0 <xTaskResumeAll>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	f47f af68 	bne.w	800bea4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800bfd4:	4b18      	ldr	r3, [pc, #96]	; (800c038 <xQueueSemaphoreTake+0x214>)
 800bfd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfda:	601a      	str	r2, [r3, #0]
 800bfdc:	f3bf 8f4f 	dsb	sy
 800bfe0:	f3bf 8f6f 	isb	sy
 800bfe4:	e75e      	b.n	800bea4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bfe6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bfe8:	f000 f8aa 	bl	800c140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bfec:	f000 fc80 	bl	800c8f0 <xTaskResumeAll>
 800bff0:	e758      	b.n	800bea4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bff2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bff4:	f000 f8a4 	bl	800c140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bff8:	f000 fc7a 	bl	800c8f0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bffc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bffe:	f000 f8f1 	bl	800c1e4 <prvIsQueueEmpty>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	f43f af4d 	beq.w	800bea4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d00d      	beq.n	800c02c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800c010:	f001 fb50 	bl	800d6b4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c014:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c016:	f000 f811 	bl	800c03c <prvGetDisinheritPriorityAfterTimeout>
 800c01a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c01c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c01e:	689b      	ldr	r3, [r3, #8]
 800c020:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c022:	4618      	mov	r0, r3
 800c024:	f001 f90e 	bl	800d244 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c028:	f001 fb74 	bl	800d714 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c02c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c02e:	4618      	mov	r0, r3
 800c030:	3738      	adds	r7, #56	; 0x38
 800c032:	46bd      	mov	sp, r7
 800c034:	bd80      	pop	{r7, pc}
 800c036:	bf00      	nop
 800c038:	e000ed04 	.word	0xe000ed04

0800c03c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c03c:	b480      	push	{r7}
 800c03e:	b085      	sub	sp, #20
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d006      	beq.n	800c05a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	f1c3 0307 	rsb	r3, r3, #7
 800c056:	60fb      	str	r3, [r7, #12]
 800c058:	e001      	b.n	800c05e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c05a:	2300      	movs	r3, #0
 800c05c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c05e:	68fb      	ldr	r3, [r7, #12]
	}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr

0800c06c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b086      	sub	sp, #24
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	60b9      	str	r1, [r7, #8]
 800c076:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c078:	2300      	movs	r3, #0
 800c07a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c080:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c086:	2b00      	cmp	r3, #0
 800c088:	d10d      	bne.n	800c0a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d14d      	bne.n	800c12e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	689b      	ldr	r3, [r3, #8]
 800c096:	4618      	mov	r0, r3
 800c098:	f001 f84e 	bl	800d138 <xTaskPriorityDisinherit>
 800c09c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	609a      	str	r2, [r3, #8]
 800c0a4:	e043      	b.n	800c12e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d119      	bne.n	800c0e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	6858      	ldr	r0, [r3, #4]
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	68b9      	ldr	r1, [r7, #8]
 800c0b8:	f001 fe2c 	bl	800dd14 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	685a      	ldr	r2, [r3, #4]
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0c4:	441a      	add	r2, r3
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	685a      	ldr	r2, [r3, #4]
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	689b      	ldr	r3, [r3, #8]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d32b      	bcc.n	800c12e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	681a      	ldr	r2, [r3, #0]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	605a      	str	r2, [r3, #4]
 800c0de:	e026      	b.n	800c12e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	68d8      	ldr	r0, [r3, #12]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0e8:	461a      	mov	r2, r3
 800c0ea:	68b9      	ldr	r1, [r7, #8]
 800c0ec:	f001 fe12 	bl	800dd14 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	68da      	ldr	r2, [r3, #12]
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0f8:	425b      	negs	r3, r3
 800c0fa:	441a      	add	r2, r3
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	68da      	ldr	r2, [r3, #12]
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	429a      	cmp	r2, r3
 800c10a:	d207      	bcs.n	800c11c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c10c:	68fb      	ldr	r3, [r7, #12]
 800c10e:	689a      	ldr	r2, [r3, #8]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c114:	425b      	negs	r3, r3
 800c116:	441a      	add	r2, r3
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	2b02      	cmp	r3, #2
 800c120:	d105      	bne.n	800c12e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d002      	beq.n	800c12e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c128:	693b      	ldr	r3, [r7, #16]
 800c12a:	3b01      	subs	r3, #1
 800c12c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c12e:	693b      	ldr	r3, [r7, #16]
 800c130:	1c5a      	adds	r2, r3, #1
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c136:	697b      	ldr	r3, [r7, #20]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3718      	adds	r7, #24
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b084      	sub	sp, #16
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c148:	f001 fab4 	bl	800d6b4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c152:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c154:	e011      	b.n	800c17a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d012      	beq.n	800c184 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	3324      	adds	r3, #36	; 0x24
 800c162:	4618      	mov	r0, r3
 800c164:	f000 fd98 	bl	800cc98 <xTaskRemoveFromEventList>
 800c168:	4603      	mov	r3, r0
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d001      	beq.n	800c172 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c16e:	f000 fe6d 	bl	800ce4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c172:	7bfb      	ldrb	r3, [r7, #15]
 800c174:	3b01      	subs	r3, #1
 800c176:	b2db      	uxtb	r3, r3
 800c178:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c17a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	dce9      	bgt.n	800c156 <prvUnlockQueue+0x16>
 800c182:	e000      	b.n	800c186 <prvUnlockQueue+0x46>
					break;
 800c184:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	22ff      	movs	r2, #255	; 0xff
 800c18a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c18e:	f001 fac1 	bl	800d714 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c192:	f001 fa8f 	bl	800d6b4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c19c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c19e:	e011      	b.n	800c1c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d012      	beq.n	800c1ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	3310      	adds	r3, #16
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	f000 fd73 	bl	800cc98 <xTaskRemoveFromEventList>
 800c1b2:	4603      	mov	r3, r0
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d001      	beq.n	800c1bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c1b8:	f000 fe48 	bl	800ce4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c1bc:	7bbb      	ldrb	r3, [r7, #14]
 800c1be:	3b01      	subs	r3, #1
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c1c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	dce9      	bgt.n	800c1a0 <prvUnlockQueue+0x60>
 800c1cc:	e000      	b.n	800c1d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c1ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	22ff      	movs	r2, #255	; 0xff
 800c1d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c1d8:	f001 fa9c 	bl	800d714 <vPortExitCritical>
}
 800c1dc:	bf00      	nop
 800c1de:	3710      	adds	r7, #16
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	bd80      	pop	{r7, pc}

0800c1e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c1e4:	b580      	push	{r7, lr}
 800c1e6:	b084      	sub	sp, #16
 800c1e8:	af00      	add	r7, sp, #0
 800c1ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c1ec:	f001 fa62 	bl	800d6b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d102      	bne.n	800c1fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c1f8:	2301      	movs	r3, #1
 800c1fa:	60fb      	str	r3, [r7, #12]
 800c1fc:	e001      	b.n	800c202 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c1fe:	2300      	movs	r3, #0
 800c200:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c202:	f001 fa87 	bl	800d714 <vPortExitCritical>

	return xReturn;
 800c206:	68fb      	ldr	r3, [r7, #12]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	3710      	adds	r7, #16
 800c20c:	46bd      	mov	sp, r7
 800c20e:	bd80      	pop	{r7, pc}

0800c210 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b084      	sub	sp, #16
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c218:	f001 fa4c 	bl	800d6b4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c224:	429a      	cmp	r2, r3
 800c226:	d102      	bne.n	800c22e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c228:	2301      	movs	r3, #1
 800c22a:	60fb      	str	r3, [r7, #12]
 800c22c:	e001      	b.n	800c232 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c22e:	2300      	movs	r3, #0
 800c230:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c232:	f001 fa6f 	bl	800d714 <vPortExitCritical>

	return xReturn;
 800c236:	68fb      	ldr	r3, [r7, #12]
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3710      	adds	r7, #16
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bd80      	pop	{r7, pc}

0800c240 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c240:	b580      	push	{r7, lr}
 800c242:	b08e      	sub	sp, #56	; 0x38
 800c244:	af04      	add	r7, sp, #16
 800c246:	60f8      	str	r0, [r7, #12]
 800c248:	60b9      	str	r1, [r7, #8]
 800c24a:	607a      	str	r2, [r7, #4]
 800c24c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c24e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c250:	2b00      	cmp	r3, #0
 800c252:	d10a      	bne.n	800c26a <xTaskCreateStatic+0x2a>
	__asm volatile
 800c254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c258:	f383 8811 	msr	BASEPRI, r3
 800c25c:	f3bf 8f6f 	isb	sy
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	623b      	str	r3, [r7, #32]
}
 800c266:	bf00      	nop
 800c268:	e7fe      	b.n	800c268 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c26a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d10a      	bne.n	800c286 <xTaskCreateStatic+0x46>
	__asm volatile
 800c270:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c274:	f383 8811 	msr	BASEPRI, r3
 800c278:	f3bf 8f6f 	isb	sy
 800c27c:	f3bf 8f4f 	dsb	sy
 800c280:	61fb      	str	r3, [r7, #28]
}
 800c282:	bf00      	nop
 800c284:	e7fe      	b.n	800c284 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c286:	2354      	movs	r3, #84	; 0x54
 800c288:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c28a:	693b      	ldr	r3, [r7, #16]
 800c28c:	2b54      	cmp	r3, #84	; 0x54
 800c28e:	d00a      	beq.n	800c2a6 <xTaskCreateStatic+0x66>
	__asm volatile
 800c290:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c294:	f383 8811 	msr	BASEPRI, r3
 800c298:	f3bf 8f6f 	isb	sy
 800c29c:	f3bf 8f4f 	dsb	sy
 800c2a0:	61bb      	str	r3, [r7, #24]
}
 800c2a2:	bf00      	nop
 800c2a4:	e7fe      	b.n	800c2a4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c2a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c2a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d01e      	beq.n	800c2ec <xTaskCreateStatic+0xac>
 800c2ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d01b      	beq.n	800c2ec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c2bc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c2be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2c0:	2202      	movs	r2, #2
 800c2c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	9303      	str	r3, [sp, #12]
 800c2ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2cc:	9302      	str	r3, [sp, #8]
 800c2ce:	f107 0314 	add.w	r3, r7, #20
 800c2d2:	9301      	str	r3, [sp, #4]
 800c2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	687a      	ldr	r2, [r7, #4]
 800c2dc:	68b9      	ldr	r1, [r7, #8]
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 f850 	bl	800c384 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c2e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c2e6:	f000 f8d5 	bl	800c494 <prvAddNewTaskToReadyList>
 800c2ea:	e001      	b.n	800c2f0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c2f0:	697b      	ldr	r3, [r7, #20]
	}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3728      	adds	r7, #40	; 0x28
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}

0800c2fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c2fa:	b580      	push	{r7, lr}
 800c2fc:	b08c      	sub	sp, #48	; 0x30
 800c2fe:	af04      	add	r7, sp, #16
 800c300:	60f8      	str	r0, [r7, #12]
 800c302:	60b9      	str	r1, [r7, #8]
 800c304:	603b      	str	r3, [r7, #0]
 800c306:	4613      	mov	r3, r2
 800c308:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c30a:	88fb      	ldrh	r3, [r7, #6]
 800c30c:	009b      	lsls	r3, r3, #2
 800c30e:	4618      	mov	r0, r3
 800c310:	f001 faf2 	bl	800d8f8 <pvPortMalloc>
 800c314:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	2b00      	cmp	r3, #0
 800c31a:	d00e      	beq.n	800c33a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c31c:	2054      	movs	r0, #84	; 0x54
 800c31e:	f001 faeb 	bl	800d8f8 <pvPortMalloc>
 800c322:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c324:	69fb      	ldr	r3, [r7, #28]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d003      	beq.n	800c332 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	697a      	ldr	r2, [r7, #20]
 800c32e:	631a      	str	r2, [r3, #48]	; 0x30
 800c330:	e005      	b.n	800c33e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c332:	6978      	ldr	r0, [r7, #20]
 800c334:	f001 fbac 	bl	800da90 <vPortFree>
 800c338:	e001      	b.n	800c33e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c33a:	2300      	movs	r3, #0
 800c33c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c33e:	69fb      	ldr	r3, [r7, #28]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d017      	beq.n	800c374 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c344:	69fb      	ldr	r3, [r7, #28]
 800c346:	2200      	movs	r2, #0
 800c348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c34c:	88fa      	ldrh	r2, [r7, #6]
 800c34e:	2300      	movs	r3, #0
 800c350:	9303      	str	r3, [sp, #12]
 800c352:	69fb      	ldr	r3, [r7, #28]
 800c354:	9302      	str	r3, [sp, #8]
 800c356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c358:	9301      	str	r3, [sp, #4]
 800c35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c35c:	9300      	str	r3, [sp, #0]
 800c35e:	683b      	ldr	r3, [r7, #0]
 800c360:	68b9      	ldr	r1, [r7, #8]
 800c362:	68f8      	ldr	r0, [r7, #12]
 800c364:	f000 f80e 	bl	800c384 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c368:	69f8      	ldr	r0, [r7, #28]
 800c36a:	f000 f893 	bl	800c494 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c36e:	2301      	movs	r3, #1
 800c370:	61bb      	str	r3, [r7, #24]
 800c372:	e002      	b.n	800c37a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c374:	f04f 33ff 	mov.w	r3, #4294967295
 800c378:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c37a:	69bb      	ldr	r3, [r7, #24]
	}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3720      	adds	r7, #32
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b088      	sub	sp, #32
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	607a      	str	r2, [r7, #4]
 800c390:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c394:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c396:	6879      	ldr	r1, [r7, #4]
 800c398:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c39c:	440b      	add	r3, r1
 800c39e:	009b      	lsls	r3, r3, #2
 800c3a0:	4413      	add	r3, r2
 800c3a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c3a4:	69bb      	ldr	r3, [r7, #24]
 800c3a6:	f023 0307 	bic.w	r3, r3, #7
 800c3aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	f003 0307 	and.w	r3, r3, #7
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d00a      	beq.n	800c3cc <prvInitialiseNewTask+0x48>
	__asm volatile
 800c3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ba:	f383 8811 	msr	BASEPRI, r3
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	f3bf 8f4f 	dsb	sy
 800c3c6:	617b      	str	r3, [r7, #20]
}
 800c3c8:	bf00      	nop
 800c3ca:	e7fe      	b.n	800c3ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d01f      	beq.n	800c412 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	61fb      	str	r3, [r7, #28]
 800c3d6:	e012      	b.n	800c3fe <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c3d8:	68ba      	ldr	r2, [r7, #8]
 800c3da:	69fb      	ldr	r3, [r7, #28]
 800c3dc:	4413      	add	r3, r2
 800c3de:	7819      	ldrb	r1, [r3, #0]
 800c3e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3e2:	69fb      	ldr	r3, [r7, #28]
 800c3e4:	4413      	add	r3, r2
 800c3e6:	3334      	adds	r3, #52	; 0x34
 800c3e8:	460a      	mov	r2, r1
 800c3ea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c3ec:	68ba      	ldr	r2, [r7, #8]
 800c3ee:	69fb      	ldr	r3, [r7, #28]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d006      	beq.n	800c406 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c3f8:	69fb      	ldr	r3, [r7, #28]
 800c3fa:	3301      	adds	r3, #1
 800c3fc:	61fb      	str	r3, [r7, #28]
 800c3fe:	69fb      	ldr	r3, [r7, #28]
 800c400:	2b0f      	cmp	r3, #15
 800c402:	d9e9      	bls.n	800c3d8 <prvInitialiseNewTask+0x54>
 800c404:	e000      	b.n	800c408 <prvInitialiseNewTask+0x84>
			{
				break;
 800c406:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c40a:	2200      	movs	r2, #0
 800c40c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c410:	e003      	b.n	800c41a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c412:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c414:	2200      	movs	r2, #0
 800c416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c41a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c41c:	2b06      	cmp	r3, #6
 800c41e:	d901      	bls.n	800c424 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c420:	2306      	movs	r3, #6
 800c422:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c426:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c428:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c42a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c42c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c42e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c432:	2200      	movs	r2, #0
 800c434:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c438:	3304      	adds	r3, #4
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7ff f94b 	bl	800b6d6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c442:	3318      	adds	r3, #24
 800c444:	4618      	mov	r0, r3
 800c446:	f7ff f946 	bl	800b6d6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c44a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c44c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c44e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c452:	f1c3 0207 	rsb	r2, r3, #7
 800c456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c458:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c45a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c45c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c45e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c462:	2200      	movs	r2, #0
 800c464:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c468:	2200      	movs	r2, #0
 800c46a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c46e:	683a      	ldr	r2, [r7, #0]
 800c470:	68f9      	ldr	r1, [r7, #12]
 800c472:	69b8      	ldr	r0, [r7, #24]
 800c474:	f000 ffee 	bl	800d454 <pxPortInitialiseStack>
 800c478:	4602      	mov	r2, r0
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c47e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c480:	2b00      	cmp	r3, #0
 800c482:	d002      	beq.n	800c48a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c486:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c488:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c48a:	bf00      	nop
 800c48c:	3720      	adds	r7, #32
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
	...

0800c494 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
 800c49a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c49c:	f001 f90a 	bl	800d6b4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c4a0:	4b2a      	ldr	r3, [pc, #168]	; (800c54c <prvAddNewTaskToReadyList+0xb8>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	3301      	adds	r3, #1
 800c4a6:	4a29      	ldr	r2, [pc, #164]	; (800c54c <prvAddNewTaskToReadyList+0xb8>)
 800c4a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c4aa:	4b29      	ldr	r3, [pc, #164]	; (800c550 <prvAddNewTaskToReadyList+0xbc>)
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d109      	bne.n	800c4c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c4b2:	4a27      	ldr	r2, [pc, #156]	; (800c550 <prvAddNewTaskToReadyList+0xbc>)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c4b8:	4b24      	ldr	r3, [pc, #144]	; (800c54c <prvAddNewTaskToReadyList+0xb8>)
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	2b01      	cmp	r3, #1
 800c4be:	d110      	bne.n	800c4e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c4c0:	f000 fce8 	bl	800ce94 <prvInitialiseTaskLists>
 800c4c4:	e00d      	b.n	800c4e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c4c6:	4b23      	ldr	r3, [pc, #140]	; (800c554 <prvAddNewTaskToReadyList+0xc0>)
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d109      	bne.n	800c4e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c4ce:	4b20      	ldr	r3, [pc, #128]	; (800c550 <prvAddNewTaskToReadyList+0xbc>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d802      	bhi.n	800c4e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c4dc:	4a1c      	ldr	r2, [pc, #112]	; (800c550 <prvAddNewTaskToReadyList+0xbc>)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c4e2:	4b1d      	ldr	r3, [pc, #116]	; (800c558 <prvAddNewTaskToReadyList+0xc4>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	3301      	adds	r3, #1
 800c4e8:	4a1b      	ldr	r2, [pc, #108]	; (800c558 <prvAddNewTaskToReadyList+0xc4>)
 800c4ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	409a      	lsls	r2, r3
 800c4f4:	4b19      	ldr	r3, [pc, #100]	; (800c55c <prvAddNewTaskToReadyList+0xc8>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	4313      	orrs	r3, r2
 800c4fa:	4a18      	ldr	r2, [pc, #96]	; (800c55c <prvAddNewTaskToReadyList+0xc8>)
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c502:	4613      	mov	r3, r2
 800c504:	009b      	lsls	r3, r3, #2
 800c506:	4413      	add	r3, r2
 800c508:	009b      	lsls	r3, r3, #2
 800c50a:	4a15      	ldr	r2, [pc, #84]	; (800c560 <prvAddNewTaskToReadyList+0xcc>)
 800c50c:	441a      	add	r2, r3
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	3304      	adds	r3, #4
 800c512:	4619      	mov	r1, r3
 800c514:	4610      	mov	r0, r2
 800c516:	f7ff f8eb 	bl	800b6f0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c51a:	f001 f8fb 	bl	800d714 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c51e:	4b0d      	ldr	r3, [pc, #52]	; (800c554 <prvAddNewTaskToReadyList+0xc0>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d00e      	beq.n	800c544 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c526:	4b0a      	ldr	r3, [pc, #40]	; (800c550 <prvAddNewTaskToReadyList+0xbc>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c530:	429a      	cmp	r2, r3
 800c532:	d207      	bcs.n	800c544 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c534:	4b0b      	ldr	r3, [pc, #44]	; (800c564 <prvAddNewTaskToReadyList+0xd0>)
 800c536:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c53a:	601a      	str	r2, [r3, #0]
 800c53c:	f3bf 8f4f 	dsb	sy
 800c540:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c544:	bf00      	nop
 800c546:	3708      	adds	r7, #8
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	20000384 	.word	0x20000384
 800c550:	20000284 	.word	0x20000284
 800c554:	20000390 	.word	0x20000390
 800c558:	200003a0 	.word	0x200003a0
 800c55c:	2000038c 	.word	0x2000038c
 800c560:	20000288 	.word	0x20000288
 800c564:	e000ed04 	.word	0xe000ed04

0800c568 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b084      	sub	sp, #16
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c570:	2300      	movs	r3, #0
 800c572:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d017      	beq.n	800c5aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c57a:	4b13      	ldr	r3, [pc, #76]	; (800c5c8 <vTaskDelay+0x60>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d00a      	beq.n	800c598 <vTaskDelay+0x30>
	__asm volatile
 800c582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c586:	f383 8811 	msr	BASEPRI, r3
 800c58a:	f3bf 8f6f 	isb	sy
 800c58e:	f3bf 8f4f 	dsb	sy
 800c592:	60bb      	str	r3, [r7, #8]
}
 800c594:	bf00      	nop
 800c596:	e7fe      	b.n	800c596 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c598:	f000 f99c 	bl	800c8d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c59c:	2100      	movs	r1, #0
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f000 fef2 	bl	800d388 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c5a4:	f000 f9a4 	bl	800c8f0 <xTaskResumeAll>
 800c5a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c5aa:	68fb      	ldr	r3, [r7, #12]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d107      	bne.n	800c5c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c5b0:	4b06      	ldr	r3, [pc, #24]	; (800c5cc <vTaskDelay+0x64>)
 800c5b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5b6:	601a      	str	r2, [r3, #0]
 800c5b8:	f3bf 8f4f 	dsb	sy
 800c5bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c5c0:	bf00      	nop
 800c5c2:	3710      	adds	r7, #16
 800c5c4:	46bd      	mov	sp, r7
 800c5c6:	bd80      	pop	{r7, pc}
 800c5c8:	200003ac 	.word	0x200003ac
 800c5cc:	e000ed04 	.word	0xe000ed04

0800c5d0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b084      	sub	sp, #16
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800c5d8:	f001 f86c 	bl	800d6b4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d102      	bne.n	800c5e8 <vTaskSuspend+0x18>
 800c5e2:	4b3c      	ldr	r3, [pc, #240]	; (800c6d4 <vTaskSuspend+0x104>)
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	e000      	b.n	800c5ea <vTaskSuspend+0x1a>
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	3304      	adds	r3, #4
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f7ff f8da 	bl	800b7aa <uxListRemove>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d115      	bne.n	800c628 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c600:	4935      	ldr	r1, [pc, #212]	; (800c6d8 <vTaskSuspend+0x108>)
 800c602:	4613      	mov	r3, r2
 800c604:	009b      	lsls	r3, r3, #2
 800c606:	4413      	add	r3, r2
 800c608:	009b      	lsls	r3, r3, #2
 800c60a:	440b      	add	r3, r1
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d10a      	bne.n	800c628 <vTaskSuspend+0x58>
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c616:	2201      	movs	r2, #1
 800c618:	fa02 f303 	lsl.w	r3, r2, r3
 800c61c:	43da      	mvns	r2, r3
 800c61e:	4b2f      	ldr	r3, [pc, #188]	; (800c6dc <vTaskSuspend+0x10c>)
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	4013      	ands	r3, r2
 800c624:	4a2d      	ldr	r2, [pc, #180]	; (800c6dc <vTaskSuspend+0x10c>)
 800c626:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d004      	beq.n	800c63a <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	3318      	adds	r3, #24
 800c634:	4618      	mov	r0, r3
 800c636:	f7ff f8b8 	bl	800b7aa <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	3304      	adds	r3, #4
 800c63e:	4619      	mov	r1, r3
 800c640:	4827      	ldr	r0, [pc, #156]	; (800c6e0 <vTaskSuspend+0x110>)
 800c642:	f7ff f855 	bl	800b6f0 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c64c:	b2db      	uxtb	r3, r3
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d103      	bne.n	800c65a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	2200      	movs	r2, #0
 800c656:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800c65a:	f001 f85b 	bl	800d714 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800c65e:	4b21      	ldr	r3, [pc, #132]	; (800c6e4 <vTaskSuspend+0x114>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d005      	beq.n	800c672 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800c666:	f001 f825 	bl	800d6b4 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800c66a:	f000 fcb1 	bl	800cfd0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800c66e:	f001 f851 	bl	800d714 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800c672:	4b18      	ldr	r3, [pc, #96]	; (800c6d4 <vTaskSuspend+0x104>)
 800c674:	681b      	ldr	r3, [r3, #0]
 800c676:	68fa      	ldr	r2, [r7, #12]
 800c678:	429a      	cmp	r2, r3
 800c67a:	d127      	bne.n	800c6cc <vTaskSuspend+0xfc>
		{
			if( xSchedulerRunning != pdFALSE )
 800c67c:	4b19      	ldr	r3, [pc, #100]	; (800c6e4 <vTaskSuspend+0x114>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d017      	beq.n	800c6b4 <vTaskSuspend+0xe4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800c684:	4b18      	ldr	r3, [pc, #96]	; (800c6e8 <vTaskSuspend+0x118>)
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d00a      	beq.n	800c6a2 <vTaskSuspend+0xd2>
	__asm volatile
 800c68c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c690:	f383 8811 	msr	BASEPRI, r3
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	f3bf 8f4f 	dsb	sy
 800c69c:	60bb      	str	r3, [r7, #8]
}
 800c69e:	bf00      	nop
 800c6a0:	e7fe      	b.n	800c6a0 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800c6a2:	4b12      	ldr	r3, [pc, #72]	; (800c6ec <vTaskSuspend+0x11c>)
 800c6a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6a8:	601a      	str	r2, [r3, #0]
 800c6aa:	f3bf 8f4f 	dsb	sy
 800c6ae:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c6b2:	e00b      	b.n	800c6cc <vTaskSuspend+0xfc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800c6b4:	4b0a      	ldr	r3, [pc, #40]	; (800c6e0 <vTaskSuspend+0x110>)
 800c6b6:	681a      	ldr	r2, [r3, #0]
 800c6b8:	4b0d      	ldr	r3, [pc, #52]	; (800c6f0 <vTaskSuspend+0x120>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d103      	bne.n	800c6c8 <vTaskSuspend+0xf8>
					pxCurrentTCB = NULL;
 800c6c0:	4b04      	ldr	r3, [pc, #16]	; (800c6d4 <vTaskSuspend+0x104>)
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	601a      	str	r2, [r3, #0]
	}
 800c6c6:	e001      	b.n	800c6cc <vTaskSuspend+0xfc>
					vTaskSwitchContext();
 800c6c8:	f000 fa66 	bl	800cb98 <vTaskSwitchContext>
	}
 800c6cc:	bf00      	nop
 800c6ce:	3710      	adds	r7, #16
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	bd80      	pop	{r7, pc}
 800c6d4:	20000284 	.word	0x20000284
 800c6d8:	20000288 	.word	0x20000288
 800c6dc:	2000038c 	.word	0x2000038c
 800c6e0:	20000370 	.word	0x20000370
 800c6e4:	20000390 	.word	0x20000390
 800c6e8:	200003ac 	.word	0x200003ac
 800c6ec:	e000ed04 	.word	0xe000ed04
 800c6f0:	20000384 	.word	0x20000384

0800c6f4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b087      	sub	sp, #28
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d10a      	bne.n	800c720 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800c70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c70e:	f383 8811 	msr	BASEPRI, r3
 800c712:	f3bf 8f6f 	isb	sy
 800c716:	f3bf 8f4f 	dsb	sy
 800c71a:	60fb      	str	r3, [r7, #12]
}
 800c71c:	bf00      	nop
 800c71e:	e7fe      	b.n	800c71e <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	695b      	ldr	r3, [r3, #20]
 800c724:	4a0a      	ldr	r2, [pc, #40]	; (800c750 <prvTaskIsTaskSuspended+0x5c>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d10a      	bne.n	800c740 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c72e:	4a09      	ldr	r2, [pc, #36]	; (800c754 <prvTaskIsTaskSuspended+0x60>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d005      	beq.n	800c740 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d101      	bne.n	800c740 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800c73c:	2301      	movs	r3, #1
 800c73e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c740:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800c742:	4618      	mov	r0, r3
 800c744:	371c      	adds	r7, #28
 800c746:	46bd      	mov	sp, r7
 800c748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74c:	4770      	bx	lr
 800c74e:	bf00      	nop
 800c750:	20000370 	.word	0x20000370
 800c754:	20000344 	.word	0x20000344

0800c758 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b084      	sub	sp, #16
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d10a      	bne.n	800c780 <vTaskResume+0x28>
	__asm volatile
 800c76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c76e:	f383 8811 	msr	BASEPRI, r3
 800c772:	f3bf 8f6f 	isb	sy
 800c776:	f3bf 8f4f 	dsb	sy
 800c77a:	60bb      	str	r3, [r7, #8]
}
 800c77c:	bf00      	nop
 800c77e:	e7fe      	b.n	800c77e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800c780:	4b20      	ldr	r3, [pc, #128]	; (800c804 <vTaskResume+0xac>)
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	68fa      	ldr	r2, [r7, #12]
 800c786:	429a      	cmp	r2, r3
 800c788:	d037      	beq.n	800c7fa <vTaskResume+0xa2>
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d034      	beq.n	800c7fa <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 800c790:	f000 ff90 	bl	800d6b4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800c794:	68f8      	ldr	r0, [r7, #12]
 800c796:	f7ff ffad 	bl	800c6f4 <prvTaskIsTaskSuspended>
 800c79a:	4603      	mov	r3, r0
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d02a      	beq.n	800c7f6 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	3304      	adds	r3, #4
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7ff f800 	bl	800b7aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	409a      	lsls	r2, r3
 800c7b2:	4b15      	ldr	r3, [pc, #84]	; (800c808 <vTaskResume+0xb0>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	4313      	orrs	r3, r2
 800c7b8:	4a13      	ldr	r2, [pc, #76]	; (800c808 <vTaskResume+0xb0>)
 800c7ba:	6013      	str	r3, [r2, #0]
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7c0:	4613      	mov	r3, r2
 800c7c2:	009b      	lsls	r3, r3, #2
 800c7c4:	4413      	add	r3, r2
 800c7c6:	009b      	lsls	r3, r3, #2
 800c7c8:	4a10      	ldr	r2, [pc, #64]	; (800c80c <vTaskResume+0xb4>)
 800c7ca:	441a      	add	r2, r3
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	3304      	adds	r3, #4
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	4610      	mov	r0, r2
 800c7d4:	f7fe ff8c 	bl	800b6f0 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7dc:	4b09      	ldr	r3, [pc, #36]	; (800c804 <vTaskResume+0xac>)
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7e2:	429a      	cmp	r2, r3
 800c7e4:	d307      	bcc.n	800c7f6 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800c7e6:	4b0a      	ldr	r3, [pc, #40]	; (800c810 <vTaskResume+0xb8>)
 800c7e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7ec:	601a      	str	r2, [r3, #0]
 800c7ee:	f3bf 8f4f 	dsb	sy
 800c7f2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800c7f6:	f000 ff8d 	bl	800d714 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c7fa:	bf00      	nop
 800c7fc:	3710      	adds	r7, #16
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd80      	pop	{r7, pc}
 800c802:	bf00      	nop
 800c804:	20000284 	.word	0x20000284
 800c808:	2000038c 	.word	0x2000038c
 800c80c:	20000288 	.word	0x20000288
 800c810:	e000ed04 	.word	0xe000ed04

0800c814 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b08a      	sub	sp, #40	; 0x28
 800c818:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c81a:	2300      	movs	r3, #0
 800c81c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c81e:	2300      	movs	r3, #0
 800c820:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c822:	463a      	mov	r2, r7
 800c824:	1d39      	adds	r1, r7, #4
 800c826:	f107 0308 	add.w	r3, r7, #8
 800c82a:	4618      	mov	r0, r3
 800c82c:	f7f4 fdb4 	bl	8001398 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c830:	6839      	ldr	r1, [r7, #0]
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	68ba      	ldr	r2, [r7, #8]
 800c836:	9202      	str	r2, [sp, #8]
 800c838:	9301      	str	r3, [sp, #4]
 800c83a:	2300      	movs	r3, #0
 800c83c:	9300      	str	r3, [sp, #0]
 800c83e:	2300      	movs	r3, #0
 800c840:	460a      	mov	r2, r1
 800c842:	491e      	ldr	r1, [pc, #120]	; (800c8bc <vTaskStartScheduler+0xa8>)
 800c844:	481e      	ldr	r0, [pc, #120]	; (800c8c0 <vTaskStartScheduler+0xac>)
 800c846:	f7ff fcfb 	bl	800c240 <xTaskCreateStatic>
 800c84a:	4603      	mov	r3, r0
 800c84c:	4a1d      	ldr	r2, [pc, #116]	; (800c8c4 <vTaskStartScheduler+0xb0>)
 800c84e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c850:	4b1c      	ldr	r3, [pc, #112]	; (800c8c4 <vTaskStartScheduler+0xb0>)
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d002      	beq.n	800c85e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c858:	2301      	movs	r3, #1
 800c85a:	617b      	str	r3, [r7, #20]
 800c85c:	e001      	b.n	800c862 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c85e:	2300      	movs	r3, #0
 800c860:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c862:	697b      	ldr	r3, [r7, #20]
 800c864:	2b01      	cmp	r3, #1
 800c866:	d116      	bne.n	800c896 <vTaskStartScheduler+0x82>
	__asm volatile
 800c868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c86c:	f383 8811 	msr	BASEPRI, r3
 800c870:	f3bf 8f6f 	isb	sy
 800c874:	f3bf 8f4f 	dsb	sy
 800c878:	613b      	str	r3, [r7, #16]
}
 800c87a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c87c:	4b12      	ldr	r3, [pc, #72]	; (800c8c8 <vTaskStartScheduler+0xb4>)
 800c87e:	f04f 32ff 	mov.w	r2, #4294967295
 800c882:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c884:	4b11      	ldr	r3, [pc, #68]	; (800c8cc <vTaskStartScheduler+0xb8>)
 800c886:	2201      	movs	r2, #1
 800c888:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c88a:	4b11      	ldr	r3, [pc, #68]	; (800c8d0 <vTaskStartScheduler+0xbc>)
 800c88c:	2200      	movs	r2, #0
 800c88e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c890:	f000 fe6e 	bl	800d570 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c894:	e00e      	b.n	800c8b4 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c896:	697b      	ldr	r3, [r7, #20]
 800c898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c89c:	d10a      	bne.n	800c8b4 <vTaskStartScheduler+0xa0>
	__asm volatile
 800c89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a2:	f383 8811 	msr	BASEPRI, r3
 800c8a6:	f3bf 8f6f 	isb	sy
 800c8aa:	f3bf 8f4f 	dsb	sy
 800c8ae:	60fb      	str	r3, [r7, #12]
}
 800c8b0:	bf00      	nop
 800c8b2:	e7fe      	b.n	800c8b2 <vTaskStartScheduler+0x9e>
}
 800c8b4:	bf00      	nop
 800c8b6:	3718      	adds	r7, #24
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}
 800c8bc:	0800de04 	.word	0x0800de04
 800c8c0:	0800ce65 	.word	0x0800ce65
 800c8c4:	200003a8 	.word	0x200003a8
 800c8c8:	200003a4 	.word	0x200003a4
 800c8cc:	20000390 	.word	0x20000390
 800c8d0:	20000388 	.word	0x20000388

0800c8d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c8d4:	b480      	push	{r7}
 800c8d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c8d8:	4b04      	ldr	r3, [pc, #16]	; (800c8ec <vTaskSuspendAll+0x18>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	3301      	adds	r3, #1
 800c8de:	4a03      	ldr	r2, [pc, #12]	; (800c8ec <vTaskSuspendAll+0x18>)
 800c8e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c8e2:	bf00      	nop
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ea:	4770      	bx	lr
 800c8ec:	200003ac 	.word	0x200003ac

0800c8f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b084      	sub	sp, #16
 800c8f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c8fe:	4b41      	ldr	r3, [pc, #260]	; (800ca04 <xTaskResumeAll+0x114>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d10a      	bne.n	800c91c <xTaskResumeAll+0x2c>
	__asm volatile
 800c906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c90a:	f383 8811 	msr	BASEPRI, r3
 800c90e:	f3bf 8f6f 	isb	sy
 800c912:	f3bf 8f4f 	dsb	sy
 800c916:	603b      	str	r3, [r7, #0]
}
 800c918:	bf00      	nop
 800c91a:	e7fe      	b.n	800c91a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c91c:	f000 feca 	bl	800d6b4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c920:	4b38      	ldr	r3, [pc, #224]	; (800ca04 <xTaskResumeAll+0x114>)
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	3b01      	subs	r3, #1
 800c926:	4a37      	ldr	r2, [pc, #220]	; (800ca04 <xTaskResumeAll+0x114>)
 800c928:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c92a:	4b36      	ldr	r3, [pc, #216]	; (800ca04 <xTaskResumeAll+0x114>)
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d161      	bne.n	800c9f6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c932:	4b35      	ldr	r3, [pc, #212]	; (800ca08 <xTaskResumeAll+0x118>)
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d05d      	beq.n	800c9f6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c93a:	e02e      	b.n	800c99a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c93c:	4b33      	ldr	r3, [pc, #204]	; (800ca0c <xTaskResumeAll+0x11c>)
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	68db      	ldr	r3, [r3, #12]
 800c942:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	3318      	adds	r3, #24
 800c948:	4618      	mov	r0, r3
 800c94a:	f7fe ff2e 	bl	800b7aa <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	3304      	adds	r3, #4
 800c952:	4618      	mov	r0, r3
 800c954:	f7fe ff29 	bl	800b7aa <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c95c:	2201      	movs	r2, #1
 800c95e:	409a      	lsls	r2, r3
 800c960:	4b2b      	ldr	r3, [pc, #172]	; (800ca10 <xTaskResumeAll+0x120>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	4313      	orrs	r3, r2
 800c966:	4a2a      	ldr	r2, [pc, #168]	; (800ca10 <xTaskResumeAll+0x120>)
 800c968:	6013      	str	r3, [r2, #0]
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c96e:	4613      	mov	r3, r2
 800c970:	009b      	lsls	r3, r3, #2
 800c972:	4413      	add	r3, r2
 800c974:	009b      	lsls	r3, r3, #2
 800c976:	4a27      	ldr	r2, [pc, #156]	; (800ca14 <xTaskResumeAll+0x124>)
 800c978:	441a      	add	r2, r3
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	3304      	adds	r3, #4
 800c97e:	4619      	mov	r1, r3
 800c980:	4610      	mov	r0, r2
 800c982:	f7fe feb5 	bl	800b6f0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c98a:	4b23      	ldr	r3, [pc, #140]	; (800ca18 <xTaskResumeAll+0x128>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c990:	429a      	cmp	r2, r3
 800c992:	d302      	bcc.n	800c99a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800c994:	4b21      	ldr	r3, [pc, #132]	; (800ca1c <xTaskResumeAll+0x12c>)
 800c996:	2201      	movs	r2, #1
 800c998:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c99a:	4b1c      	ldr	r3, [pc, #112]	; (800ca0c <xTaskResumeAll+0x11c>)
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d1cc      	bne.n	800c93c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d001      	beq.n	800c9ac <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c9a8:	f000 fb12 	bl	800cfd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c9ac:	4b1c      	ldr	r3, [pc, #112]	; (800ca20 <xTaskResumeAll+0x130>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d010      	beq.n	800c9da <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c9b8:	f000 f836 	bl	800ca28 <xTaskIncrementTick>
 800c9bc:	4603      	mov	r3, r0
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d002      	beq.n	800c9c8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800c9c2:	4b16      	ldr	r3, [pc, #88]	; (800ca1c <xTaskResumeAll+0x12c>)
 800c9c4:	2201      	movs	r2, #1
 800c9c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	3b01      	subs	r3, #1
 800c9cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d1f1      	bne.n	800c9b8 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800c9d4:	4b12      	ldr	r3, [pc, #72]	; (800ca20 <xTaskResumeAll+0x130>)
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c9da:	4b10      	ldr	r3, [pc, #64]	; (800ca1c <xTaskResumeAll+0x12c>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d009      	beq.n	800c9f6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c9e6:	4b0f      	ldr	r3, [pc, #60]	; (800ca24 <xTaskResumeAll+0x134>)
 800c9e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9ec:	601a      	str	r2, [r3, #0]
 800c9ee:	f3bf 8f4f 	dsb	sy
 800c9f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c9f6:	f000 fe8d 	bl	800d714 <vPortExitCritical>

	return xAlreadyYielded;
 800c9fa:	68bb      	ldr	r3, [r7, #8]
}
 800c9fc:	4618      	mov	r0, r3
 800c9fe:	3710      	adds	r7, #16
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	200003ac 	.word	0x200003ac
 800ca08:	20000384 	.word	0x20000384
 800ca0c:	20000344 	.word	0x20000344
 800ca10:	2000038c 	.word	0x2000038c
 800ca14:	20000288 	.word	0x20000288
 800ca18:	20000284 	.word	0x20000284
 800ca1c:	20000398 	.word	0x20000398
 800ca20:	20000394 	.word	0x20000394
 800ca24:	e000ed04 	.word	0xe000ed04

0800ca28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ca32:	4b4e      	ldr	r3, [pc, #312]	; (800cb6c <xTaskIncrementTick+0x144>)
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f040 808e 	bne.w	800cb58 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ca3c:	4b4c      	ldr	r3, [pc, #304]	; (800cb70 <xTaskIncrementTick+0x148>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	3301      	adds	r3, #1
 800ca42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ca44:	4a4a      	ldr	r2, [pc, #296]	; (800cb70 <xTaskIncrementTick+0x148>)
 800ca46:	693b      	ldr	r3, [r7, #16]
 800ca48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ca4a:	693b      	ldr	r3, [r7, #16]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d120      	bne.n	800ca92 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ca50:	4b48      	ldr	r3, [pc, #288]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d00a      	beq.n	800ca70 <xTaskIncrementTick+0x48>
	__asm volatile
 800ca5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5e:	f383 8811 	msr	BASEPRI, r3
 800ca62:	f3bf 8f6f 	isb	sy
 800ca66:	f3bf 8f4f 	dsb	sy
 800ca6a:	603b      	str	r3, [r7, #0]
}
 800ca6c:	bf00      	nop
 800ca6e:	e7fe      	b.n	800ca6e <xTaskIncrementTick+0x46>
 800ca70:	4b40      	ldr	r3, [pc, #256]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	60fb      	str	r3, [r7, #12]
 800ca76:	4b40      	ldr	r3, [pc, #256]	; (800cb78 <xTaskIncrementTick+0x150>)
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	4a3e      	ldr	r2, [pc, #248]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca7c:	6013      	str	r3, [r2, #0]
 800ca7e:	4a3e      	ldr	r2, [pc, #248]	; (800cb78 <xTaskIncrementTick+0x150>)
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	6013      	str	r3, [r2, #0]
 800ca84:	4b3d      	ldr	r3, [pc, #244]	; (800cb7c <xTaskIncrementTick+0x154>)
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	3301      	adds	r3, #1
 800ca8a:	4a3c      	ldr	r2, [pc, #240]	; (800cb7c <xTaskIncrementTick+0x154>)
 800ca8c:	6013      	str	r3, [r2, #0]
 800ca8e:	f000 fa9f 	bl	800cfd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ca92:	4b3b      	ldr	r3, [pc, #236]	; (800cb80 <xTaskIncrementTick+0x158>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	693a      	ldr	r2, [r7, #16]
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d348      	bcc.n	800cb2e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca9c:	4b35      	ldr	r3, [pc, #212]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d104      	bne.n	800cab0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caa6:	4b36      	ldr	r3, [pc, #216]	; (800cb80 <xTaskIncrementTick+0x158>)
 800caa8:	f04f 32ff 	mov.w	r2, #4294967295
 800caac:	601a      	str	r2, [r3, #0]
					break;
 800caae:	e03e      	b.n	800cb2e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cab0:	4b30      	ldr	r3, [pc, #192]	; (800cb74 <xTaskIncrementTick+0x14c>)
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	68db      	ldr	r3, [r3, #12]
 800cab6:	68db      	ldr	r3, [r3, #12]
 800cab8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800caba:	68bb      	ldr	r3, [r7, #8]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800cac0:	693a      	ldr	r2, [r7, #16]
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	429a      	cmp	r2, r3
 800cac6:	d203      	bcs.n	800cad0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800cac8:	4a2d      	ldr	r2, [pc, #180]	; (800cb80 <xTaskIncrementTick+0x158>)
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cace:	e02e      	b.n	800cb2e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	3304      	adds	r3, #4
 800cad4:	4618      	mov	r0, r3
 800cad6:	f7fe fe68 	bl	800b7aa <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d004      	beq.n	800caec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cae2:	68bb      	ldr	r3, [r7, #8]
 800cae4:	3318      	adds	r3, #24
 800cae6:	4618      	mov	r0, r3
 800cae8:	f7fe fe5f 	bl	800b7aa <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf0:	2201      	movs	r2, #1
 800caf2:	409a      	lsls	r2, r3
 800caf4:	4b23      	ldr	r3, [pc, #140]	; (800cb84 <xTaskIncrementTick+0x15c>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	4313      	orrs	r3, r2
 800cafa:	4a22      	ldr	r2, [pc, #136]	; (800cb84 <xTaskIncrementTick+0x15c>)
 800cafc:	6013      	str	r3, [r2, #0]
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb02:	4613      	mov	r3, r2
 800cb04:	009b      	lsls	r3, r3, #2
 800cb06:	4413      	add	r3, r2
 800cb08:	009b      	lsls	r3, r3, #2
 800cb0a:	4a1f      	ldr	r2, [pc, #124]	; (800cb88 <xTaskIncrementTick+0x160>)
 800cb0c:	441a      	add	r2, r3
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	3304      	adds	r3, #4
 800cb12:	4619      	mov	r1, r3
 800cb14:	4610      	mov	r0, r2
 800cb16:	f7fe fdeb 	bl	800b6f0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb1e:	4b1b      	ldr	r3, [pc, #108]	; (800cb8c <xTaskIncrementTick+0x164>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d3b9      	bcc.n	800ca9c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cb2c:	e7b6      	b.n	800ca9c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cb2e:	4b17      	ldr	r3, [pc, #92]	; (800cb8c <xTaskIncrementTick+0x164>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb34:	4914      	ldr	r1, [pc, #80]	; (800cb88 <xTaskIncrementTick+0x160>)
 800cb36:	4613      	mov	r3, r2
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	4413      	add	r3, r2
 800cb3c:	009b      	lsls	r3, r3, #2
 800cb3e:	440b      	add	r3, r1
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2b01      	cmp	r3, #1
 800cb44:	d901      	bls.n	800cb4a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800cb46:	2301      	movs	r3, #1
 800cb48:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cb4a:	4b11      	ldr	r3, [pc, #68]	; (800cb90 <xTaskIncrementTick+0x168>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d007      	beq.n	800cb62 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800cb52:	2301      	movs	r3, #1
 800cb54:	617b      	str	r3, [r7, #20]
 800cb56:	e004      	b.n	800cb62 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800cb58:	4b0e      	ldr	r3, [pc, #56]	; (800cb94 <xTaskIncrementTick+0x16c>)
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	3301      	adds	r3, #1
 800cb5e:	4a0d      	ldr	r2, [pc, #52]	; (800cb94 <xTaskIncrementTick+0x16c>)
 800cb60:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cb62:	697b      	ldr	r3, [r7, #20]
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3718      	adds	r7, #24
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}
 800cb6c:	200003ac 	.word	0x200003ac
 800cb70:	20000388 	.word	0x20000388
 800cb74:	2000033c 	.word	0x2000033c
 800cb78:	20000340 	.word	0x20000340
 800cb7c:	2000039c 	.word	0x2000039c
 800cb80:	200003a4 	.word	0x200003a4
 800cb84:	2000038c 	.word	0x2000038c
 800cb88:	20000288 	.word	0x20000288
 800cb8c:	20000284 	.word	0x20000284
 800cb90:	20000398 	.word	0x20000398
 800cb94:	20000394 	.word	0x20000394

0800cb98 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cb98:	b480      	push	{r7}
 800cb9a:	b087      	sub	sp, #28
 800cb9c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cb9e:	4b27      	ldr	r3, [pc, #156]	; (800cc3c <vTaskSwitchContext+0xa4>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d003      	beq.n	800cbae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cba6:	4b26      	ldr	r3, [pc, #152]	; (800cc40 <vTaskSwitchContext+0xa8>)
 800cba8:	2201      	movs	r2, #1
 800cbaa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cbac:	e03f      	b.n	800cc2e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800cbae:	4b24      	ldr	r3, [pc, #144]	; (800cc40 <vTaskSwitchContext+0xa8>)
 800cbb0:	2200      	movs	r2, #0
 800cbb2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cbb4:	4b23      	ldr	r3, [pc, #140]	; (800cc44 <vTaskSwitchContext+0xac>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	fab3 f383 	clz	r3, r3
 800cbc0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800cbc2:	7afb      	ldrb	r3, [r7, #11]
 800cbc4:	f1c3 031f 	rsb	r3, r3, #31
 800cbc8:	617b      	str	r3, [r7, #20]
 800cbca:	491f      	ldr	r1, [pc, #124]	; (800cc48 <vTaskSwitchContext+0xb0>)
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	4613      	mov	r3, r2
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4413      	add	r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	440b      	add	r3, r1
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d10a      	bne.n	800cbf4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	607b      	str	r3, [r7, #4]
}
 800cbf0:	bf00      	nop
 800cbf2:	e7fe      	b.n	800cbf2 <vTaskSwitchContext+0x5a>
 800cbf4:	697a      	ldr	r2, [r7, #20]
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	4413      	add	r3, r2
 800cbfc:	009b      	lsls	r3, r3, #2
 800cbfe:	4a12      	ldr	r2, [pc, #72]	; (800cc48 <vTaskSwitchContext+0xb0>)
 800cc00:	4413      	add	r3, r2
 800cc02:	613b      	str	r3, [r7, #16]
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	685b      	ldr	r3, [r3, #4]
 800cc08:	685a      	ldr	r2, [r3, #4]
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	605a      	str	r2, [r3, #4]
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	685a      	ldr	r2, [r3, #4]
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	3308      	adds	r3, #8
 800cc16:	429a      	cmp	r2, r3
 800cc18:	d104      	bne.n	800cc24 <vTaskSwitchContext+0x8c>
 800cc1a:	693b      	ldr	r3, [r7, #16]
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	685a      	ldr	r2, [r3, #4]
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	605a      	str	r2, [r3, #4]
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	685b      	ldr	r3, [r3, #4]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	4a08      	ldr	r2, [pc, #32]	; (800cc4c <vTaskSwitchContext+0xb4>)
 800cc2c:	6013      	str	r3, [r2, #0]
}
 800cc2e:	bf00      	nop
 800cc30:	371c      	adds	r7, #28
 800cc32:	46bd      	mov	sp, r7
 800cc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc38:	4770      	bx	lr
 800cc3a:	bf00      	nop
 800cc3c:	200003ac 	.word	0x200003ac
 800cc40:	20000398 	.word	0x20000398
 800cc44:	2000038c 	.word	0x2000038c
 800cc48:	20000288 	.word	0x20000288
 800cc4c:	20000284 	.word	0x20000284

0800cc50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc50:	b580      	push	{r7, lr}
 800cc52:	b084      	sub	sp, #16
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
 800cc58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d10a      	bne.n	800cc76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cc60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc64:	f383 8811 	msr	BASEPRI, r3
 800cc68:	f3bf 8f6f 	isb	sy
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	60fb      	str	r3, [r7, #12]
}
 800cc72:	bf00      	nop
 800cc74:	e7fe      	b.n	800cc74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc76:	4b07      	ldr	r3, [pc, #28]	; (800cc94 <vTaskPlaceOnEventList+0x44>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	3318      	adds	r3, #24
 800cc7c:	4619      	mov	r1, r3
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f7fe fd5a 	bl	800b738 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc84:	2101      	movs	r1, #1
 800cc86:	6838      	ldr	r0, [r7, #0]
 800cc88:	f000 fb7e 	bl	800d388 <prvAddCurrentTaskToDelayedList>
}
 800cc8c:	bf00      	nop
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}
 800cc94:	20000284 	.word	0x20000284

0800cc98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b086      	sub	sp, #24
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	68db      	ldr	r3, [r3, #12]
 800cca4:	68db      	ldr	r3, [r3, #12]
 800cca6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d10a      	bne.n	800ccc4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ccae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccb2:	f383 8811 	msr	BASEPRI, r3
 800ccb6:	f3bf 8f6f 	isb	sy
 800ccba:	f3bf 8f4f 	dsb	sy
 800ccbe:	60fb      	str	r3, [r7, #12]
}
 800ccc0:	bf00      	nop
 800ccc2:	e7fe      	b.n	800ccc2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	3318      	adds	r3, #24
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fe fd6e 	bl	800b7aa <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccce:	4b1d      	ldr	r3, [pc, #116]	; (800cd44 <xTaskRemoveFromEventList+0xac>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d11c      	bne.n	800cd10 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ccd6:	693b      	ldr	r3, [r7, #16]
 800ccd8:	3304      	adds	r3, #4
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7fe fd65 	bl	800b7aa <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cce4:	2201      	movs	r2, #1
 800cce6:	409a      	lsls	r2, r3
 800cce8:	4b17      	ldr	r3, [pc, #92]	; (800cd48 <xTaskRemoveFromEventList+0xb0>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4313      	orrs	r3, r2
 800ccee:	4a16      	ldr	r2, [pc, #88]	; (800cd48 <xTaskRemoveFromEventList+0xb0>)
 800ccf0:	6013      	str	r3, [r2, #0]
 800ccf2:	693b      	ldr	r3, [r7, #16]
 800ccf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccf6:	4613      	mov	r3, r2
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	4413      	add	r3, r2
 800ccfc:	009b      	lsls	r3, r3, #2
 800ccfe:	4a13      	ldr	r2, [pc, #76]	; (800cd4c <xTaskRemoveFromEventList+0xb4>)
 800cd00:	441a      	add	r2, r3
 800cd02:	693b      	ldr	r3, [r7, #16]
 800cd04:	3304      	adds	r3, #4
 800cd06:	4619      	mov	r1, r3
 800cd08:	4610      	mov	r0, r2
 800cd0a:	f7fe fcf1 	bl	800b6f0 <vListInsertEnd>
 800cd0e:	e005      	b.n	800cd1c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	3318      	adds	r3, #24
 800cd14:	4619      	mov	r1, r3
 800cd16:	480e      	ldr	r0, [pc, #56]	; (800cd50 <xTaskRemoveFromEventList+0xb8>)
 800cd18:	f7fe fcea 	bl	800b6f0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd20:	4b0c      	ldr	r3, [pc, #48]	; (800cd54 <xTaskRemoveFromEventList+0xbc>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd26:	429a      	cmp	r2, r3
 800cd28:	d905      	bls.n	800cd36 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd2e:	4b0a      	ldr	r3, [pc, #40]	; (800cd58 <xTaskRemoveFromEventList+0xc0>)
 800cd30:	2201      	movs	r2, #1
 800cd32:	601a      	str	r2, [r3, #0]
 800cd34:	e001      	b.n	800cd3a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800cd36:	2300      	movs	r3, #0
 800cd38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cd3a:	697b      	ldr	r3, [r7, #20]
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3718      	adds	r7, #24
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}
 800cd44:	200003ac 	.word	0x200003ac
 800cd48:	2000038c 	.word	0x2000038c
 800cd4c:	20000288 	.word	0x20000288
 800cd50:	20000344 	.word	0x20000344
 800cd54:	20000284 	.word	0x20000284
 800cd58:	20000398 	.word	0x20000398

0800cd5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b083      	sub	sp, #12
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd64:	4b06      	ldr	r3, [pc, #24]	; (800cd80 <vTaskInternalSetTimeOutState+0x24>)
 800cd66:	681a      	ldr	r2, [r3, #0]
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd6c:	4b05      	ldr	r3, [pc, #20]	; (800cd84 <vTaskInternalSetTimeOutState+0x28>)
 800cd6e:	681a      	ldr	r2, [r3, #0]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	605a      	str	r2, [r3, #4]
}
 800cd74:	bf00      	nop
 800cd76:	370c      	adds	r7, #12
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7e:	4770      	bx	lr
 800cd80:	2000039c 	.word	0x2000039c
 800cd84:	20000388 	.word	0x20000388

0800cd88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b088      	sub	sp, #32
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d10a      	bne.n	800cdae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800cd98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9c:	f383 8811 	msr	BASEPRI, r3
 800cda0:	f3bf 8f6f 	isb	sy
 800cda4:	f3bf 8f4f 	dsb	sy
 800cda8:	613b      	str	r3, [r7, #16]
}
 800cdaa:	bf00      	nop
 800cdac:	e7fe      	b.n	800cdac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d10a      	bne.n	800cdca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cdb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdb8:	f383 8811 	msr	BASEPRI, r3
 800cdbc:	f3bf 8f6f 	isb	sy
 800cdc0:	f3bf 8f4f 	dsb	sy
 800cdc4:	60fb      	str	r3, [r7, #12]
}
 800cdc6:	bf00      	nop
 800cdc8:	e7fe      	b.n	800cdc8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cdca:	f000 fc73 	bl	800d6b4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cdce:	4b1d      	ldr	r3, [pc, #116]	; (800ce44 <xTaskCheckForTimeOut+0xbc>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	685b      	ldr	r3, [r3, #4]
 800cdd8:	69ba      	ldr	r2, [r7, #24]
 800cdda:	1ad3      	subs	r3, r2, r3
 800cddc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cde6:	d102      	bne.n	800cdee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cde8:	2300      	movs	r3, #0
 800cdea:	61fb      	str	r3, [r7, #28]
 800cdec:	e023      	b.n	800ce36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681a      	ldr	r2, [r3, #0]
 800cdf2:	4b15      	ldr	r3, [pc, #84]	; (800ce48 <xTaskCheckForTimeOut+0xc0>)
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	429a      	cmp	r2, r3
 800cdf8:	d007      	beq.n	800ce0a <xTaskCheckForTimeOut+0x82>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	685b      	ldr	r3, [r3, #4]
 800cdfe:	69ba      	ldr	r2, [r7, #24]
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d302      	bcc.n	800ce0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce04:	2301      	movs	r3, #1
 800ce06:	61fb      	str	r3, [r7, #28]
 800ce08:	e015      	b.n	800ce36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce0a:	683b      	ldr	r3, [r7, #0]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	697a      	ldr	r2, [r7, #20]
 800ce10:	429a      	cmp	r2, r3
 800ce12:	d20b      	bcs.n	800ce2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	697b      	ldr	r3, [r7, #20]
 800ce1a:	1ad2      	subs	r2, r2, r3
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ce20:	6878      	ldr	r0, [r7, #4]
 800ce22:	f7ff ff9b 	bl	800cd5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ce26:	2300      	movs	r3, #0
 800ce28:	61fb      	str	r3, [r7, #28]
 800ce2a:	e004      	b.n	800ce36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ce32:	2301      	movs	r3, #1
 800ce34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ce36:	f000 fc6d 	bl	800d714 <vPortExitCritical>

	return xReturn;
 800ce3a:	69fb      	ldr	r3, [r7, #28]
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3720      	adds	r7, #32
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd80      	pop	{r7, pc}
 800ce44:	20000388 	.word	0x20000388
 800ce48:	2000039c 	.word	0x2000039c

0800ce4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ce4c:	b480      	push	{r7}
 800ce4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ce50:	4b03      	ldr	r3, [pc, #12]	; (800ce60 <vTaskMissedYield+0x14>)
 800ce52:	2201      	movs	r2, #1
 800ce54:	601a      	str	r2, [r3, #0]
}
 800ce56:	bf00      	nop
 800ce58:	46bd      	mov	sp, r7
 800ce5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5e:	4770      	bx	lr
 800ce60:	20000398 	.word	0x20000398

0800ce64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce6c:	f000 f852 	bl	800cf14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce70:	4b06      	ldr	r3, [pc, #24]	; (800ce8c <prvIdleTask+0x28>)
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d9f9      	bls.n	800ce6c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ce78:	4b05      	ldr	r3, [pc, #20]	; (800ce90 <prvIdleTask+0x2c>)
 800ce7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce7e:	601a      	str	r2, [r3, #0]
 800ce80:	f3bf 8f4f 	dsb	sy
 800ce84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ce88:	e7f0      	b.n	800ce6c <prvIdleTask+0x8>
 800ce8a:	bf00      	nop
 800ce8c:	20000288 	.word	0x20000288
 800ce90:	e000ed04 	.word	0xe000ed04

0800ce94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b082      	sub	sp, #8
 800ce98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	607b      	str	r3, [r7, #4]
 800ce9e:	e00c      	b.n	800ceba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800cea0:	687a      	ldr	r2, [r7, #4]
 800cea2:	4613      	mov	r3, r2
 800cea4:	009b      	lsls	r3, r3, #2
 800cea6:	4413      	add	r3, r2
 800cea8:	009b      	lsls	r3, r3, #2
 800ceaa:	4a12      	ldr	r2, [pc, #72]	; (800cef4 <prvInitialiseTaskLists+0x60>)
 800ceac:	4413      	add	r3, r2
 800ceae:	4618      	mov	r0, r3
 800ceb0:	f7fe fbf1 	bl	800b696 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	3301      	adds	r3, #1
 800ceb8:	607b      	str	r3, [r7, #4]
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	2b06      	cmp	r3, #6
 800cebe:	d9ef      	bls.n	800cea0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cec0:	480d      	ldr	r0, [pc, #52]	; (800cef8 <prvInitialiseTaskLists+0x64>)
 800cec2:	f7fe fbe8 	bl	800b696 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800cec6:	480d      	ldr	r0, [pc, #52]	; (800cefc <prvInitialiseTaskLists+0x68>)
 800cec8:	f7fe fbe5 	bl	800b696 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800cecc:	480c      	ldr	r0, [pc, #48]	; (800cf00 <prvInitialiseTaskLists+0x6c>)
 800cece:	f7fe fbe2 	bl	800b696 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ced2:	480c      	ldr	r0, [pc, #48]	; (800cf04 <prvInitialiseTaskLists+0x70>)
 800ced4:	f7fe fbdf 	bl	800b696 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ced8:	480b      	ldr	r0, [pc, #44]	; (800cf08 <prvInitialiseTaskLists+0x74>)
 800ceda:	f7fe fbdc 	bl	800b696 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800cede:	4b0b      	ldr	r3, [pc, #44]	; (800cf0c <prvInitialiseTaskLists+0x78>)
 800cee0:	4a05      	ldr	r2, [pc, #20]	; (800cef8 <prvInitialiseTaskLists+0x64>)
 800cee2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cee4:	4b0a      	ldr	r3, [pc, #40]	; (800cf10 <prvInitialiseTaskLists+0x7c>)
 800cee6:	4a05      	ldr	r2, [pc, #20]	; (800cefc <prvInitialiseTaskLists+0x68>)
 800cee8:	601a      	str	r2, [r3, #0]
}
 800ceea:	bf00      	nop
 800ceec:	3708      	adds	r7, #8
 800ceee:	46bd      	mov	sp, r7
 800cef0:	bd80      	pop	{r7, pc}
 800cef2:	bf00      	nop
 800cef4:	20000288 	.word	0x20000288
 800cef8:	20000314 	.word	0x20000314
 800cefc:	20000328 	.word	0x20000328
 800cf00:	20000344 	.word	0x20000344
 800cf04:	20000358 	.word	0x20000358
 800cf08:	20000370 	.word	0x20000370
 800cf0c:	2000033c 	.word	0x2000033c
 800cf10:	20000340 	.word	0x20000340

0800cf14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf14:	b580      	push	{r7, lr}
 800cf16:	b082      	sub	sp, #8
 800cf18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf1a:	e019      	b.n	800cf50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf1c:	f000 fbca 	bl	800d6b4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf20:	4b10      	ldr	r3, [pc, #64]	; (800cf64 <prvCheckTasksWaitingTermination+0x50>)
 800cf22:	68db      	ldr	r3, [r3, #12]
 800cf24:	68db      	ldr	r3, [r3, #12]
 800cf26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	3304      	adds	r3, #4
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7fe fc3c 	bl	800b7aa <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cf32:	4b0d      	ldr	r3, [pc, #52]	; (800cf68 <prvCheckTasksWaitingTermination+0x54>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	3b01      	subs	r3, #1
 800cf38:	4a0b      	ldr	r2, [pc, #44]	; (800cf68 <prvCheckTasksWaitingTermination+0x54>)
 800cf3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cf3c:	4b0b      	ldr	r3, [pc, #44]	; (800cf6c <prvCheckTasksWaitingTermination+0x58>)
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	3b01      	subs	r3, #1
 800cf42:	4a0a      	ldr	r2, [pc, #40]	; (800cf6c <prvCheckTasksWaitingTermination+0x58>)
 800cf44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cf46:	f000 fbe5 	bl	800d714 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 f810 	bl	800cf70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf50:	4b06      	ldr	r3, [pc, #24]	; (800cf6c <prvCheckTasksWaitingTermination+0x58>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d1e1      	bne.n	800cf1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cf58:	bf00      	nop
 800cf5a:	bf00      	nop
 800cf5c:	3708      	adds	r7, #8
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}
 800cf62:	bf00      	nop
 800cf64:	20000358 	.word	0x20000358
 800cf68:	20000384 	.word	0x20000384
 800cf6c:	2000036c 	.word	0x2000036c

0800cf70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b084      	sub	sp, #16
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d108      	bne.n	800cf94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf86:	4618      	mov	r0, r3
 800cf88:	f000 fd82 	bl	800da90 <vPortFree>
				vPortFree( pxTCB );
 800cf8c:	6878      	ldr	r0, [r7, #4]
 800cf8e:	f000 fd7f 	bl	800da90 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cf92:	e018      	b.n	800cfc6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cf9a:	2b01      	cmp	r3, #1
 800cf9c:	d103      	bne.n	800cfa6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	f000 fd76 	bl	800da90 <vPortFree>
	}
 800cfa4:	e00f      	b.n	800cfc6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cfac:	2b02      	cmp	r3, #2
 800cfae:	d00a      	beq.n	800cfc6 <prvDeleteTCB+0x56>
	__asm volatile
 800cfb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb4:	f383 8811 	msr	BASEPRI, r3
 800cfb8:	f3bf 8f6f 	isb	sy
 800cfbc:	f3bf 8f4f 	dsb	sy
 800cfc0:	60fb      	str	r3, [r7, #12]
}
 800cfc2:	bf00      	nop
 800cfc4:	e7fe      	b.n	800cfc4 <prvDeleteTCB+0x54>
	}
 800cfc6:	bf00      	nop
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	bd80      	pop	{r7, pc}
	...

0800cfd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b083      	sub	sp, #12
 800cfd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfd6:	4b0c      	ldr	r3, [pc, #48]	; (800d008 <prvResetNextTaskUnblockTime+0x38>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d104      	bne.n	800cfea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cfe0:	4b0a      	ldr	r3, [pc, #40]	; (800d00c <prvResetNextTaskUnblockTime+0x3c>)
 800cfe2:	f04f 32ff 	mov.w	r2, #4294967295
 800cfe6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cfe8:	e008      	b.n	800cffc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cfea:	4b07      	ldr	r3, [pc, #28]	; (800d008 <prvResetNextTaskUnblockTime+0x38>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	68db      	ldr	r3, [r3, #12]
 800cff0:	68db      	ldr	r3, [r3, #12]
 800cff2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	4a04      	ldr	r2, [pc, #16]	; (800d00c <prvResetNextTaskUnblockTime+0x3c>)
 800cffa:	6013      	str	r3, [r2, #0]
}
 800cffc:	bf00      	nop
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr
 800d008:	2000033c 	.word	0x2000033c
 800d00c:	200003a4 	.word	0x200003a4

0800d010 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d010:	b480      	push	{r7}
 800d012:	b083      	sub	sp, #12
 800d014:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d016:	4b0b      	ldr	r3, [pc, #44]	; (800d044 <xTaskGetSchedulerState+0x34>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d102      	bne.n	800d024 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d01e:	2301      	movs	r3, #1
 800d020:	607b      	str	r3, [r7, #4]
 800d022:	e008      	b.n	800d036 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d024:	4b08      	ldr	r3, [pc, #32]	; (800d048 <xTaskGetSchedulerState+0x38>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d102      	bne.n	800d032 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d02c:	2302      	movs	r3, #2
 800d02e:	607b      	str	r3, [r7, #4]
 800d030:	e001      	b.n	800d036 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d032:	2300      	movs	r3, #0
 800d034:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d036:	687b      	ldr	r3, [r7, #4]
	}
 800d038:	4618      	mov	r0, r3
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr
 800d044:	20000390 	.word	0x20000390
 800d048:	200003ac 	.word	0x200003ac

0800d04c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b084      	sub	sp, #16
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d058:	2300      	movs	r3, #0
 800d05a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d05e      	beq.n	800d120 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d062:	68bb      	ldr	r3, [r7, #8]
 800d064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d066:	4b31      	ldr	r3, [pc, #196]	; (800d12c <xTaskPriorityInherit+0xe0>)
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d06c:	429a      	cmp	r2, r3
 800d06e:	d24e      	bcs.n	800d10e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	699b      	ldr	r3, [r3, #24]
 800d074:	2b00      	cmp	r3, #0
 800d076:	db06      	blt.n	800d086 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d078:	4b2c      	ldr	r3, [pc, #176]	; (800d12c <xTaskPriorityInherit+0xe0>)
 800d07a:	681b      	ldr	r3, [r3, #0]
 800d07c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d07e:	f1c3 0207 	rsb	r2, r3, #7
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	6959      	ldr	r1, [r3, #20]
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d08e:	4613      	mov	r3, r2
 800d090:	009b      	lsls	r3, r3, #2
 800d092:	4413      	add	r3, r2
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	4a26      	ldr	r2, [pc, #152]	; (800d130 <xTaskPriorityInherit+0xe4>)
 800d098:	4413      	add	r3, r2
 800d09a:	4299      	cmp	r1, r3
 800d09c:	d12f      	bne.n	800d0fe <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d09e:	68bb      	ldr	r3, [r7, #8]
 800d0a0:	3304      	adds	r3, #4
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f7fe fb81 	bl	800b7aa <uxListRemove>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d10a      	bne.n	800d0c4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800d0ae:	68bb      	ldr	r3, [r7, #8]
 800d0b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b2:	2201      	movs	r2, #1
 800d0b4:	fa02 f303 	lsl.w	r3, r2, r3
 800d0b8:	43da      	mvns	r2, r3
 800d0ba:	4b1e      	ldr	r3, [pc, #120]	; (800d134 <xTaskPriorityInherit+0xe8>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	4013      	ands	r3, r2
 800d0c0:	4a1c      	ldr	r2, [pc, #112]	; (800d134 <xTaskPriorityInherit+0xe8>)
 800d0c2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0c4:	4b19      	ldr	r3, [pc, #100]	; (800d12c <xTaskPriorityInherit+0xe0>)
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0ca:	68bb      	ldr	r3, [r7, #8]
 800d0cc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d0ce:	68bb      	ldr	r3, [r7, #8]
 800d0d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0d2:	2201      	movs	r2, #1
 800d0d4:	409a      	lsls	r2, r3
 800d0d6:	4b17      	ldr	r3, [pc, #92]	; (800d134 <xTaskPriorityInherit+0xe8>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	4a15      	ldr	r2, [pc, #84]	; (800d134 <xTaskPriorityInherit+0xe8>)
 800d0de:	6013      	str	r3, [r2, #0]
 800d0e0:	68bb      	ldr	r3, [r7, #8]
 800d0e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e4:	4613      	mov	r3, r2
 800d0e6:	009b      	lsls	r3, r3, #2
 800d0e8:	4413      	add	r3, r2
 800d0ea:	009b      	lsls	r3, r3, #2
 800d0ec:	4a10      	ldr	r2, [pc, #64]	; (800d130 <xTaskPriorityInherit+0xe4>)
 800d0ee:	441a      	add	r2, r3
 800d0f0:	68bb      	ldr	r3, [r7, #8]
 800d0f2:	3304      	adds	r3, #4
 800d0f4:	4619      	mov	r1, r3
 800d0f6:	4610      	mov	r0, r2
 800d0f8:	f7fe fafa 	bl	800b6f0 <vListInsertEnd>
 800d0fc:	e004      	b.n	800d108 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0fe:	4b0b      	ldr	r3, [pc, #44]	; (800d12c <xTaskPriorityInherit+0xe0>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d108:	2301      	movs	r3, #1
 800d10a:	60fb      	str	r3, [r7, #12]
 800d10c:	e008      	b.n	800d120 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d112:	4b06      	ldr	r3, [pc, #24]	; (800d12c <xTaskPriorityInherit+0xe0>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d118:	429a      	cmp	r2, r3
 800d11a:	d201      	bcs.n	800d120 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d11c:	2301      	movs	r3, #1
 800d11e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d120:	68fb      	ldr	r3, [r7, #12]
	}
 800d122:	4618      	mov	r0, r3
 800d124:	3710      	adds	r7, #16
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	20000284 	.word	0x20000284
 800d130:	20000288 	.word	0x20000288
 800d134:	2000038c 	.word	0x2000038c

0800d138 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b086      	sub	sp, #24
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d144:	2300      	movs	r3, #0
 800d146:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d06e      	beq.n	800d22c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d14e:	4b3a      	ldr	r3, [pc, #232]	; (800d238 <xTaskPriorityDisinherit+0x100>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	693a      	ldr	r2, [r7, #16]
 800d154:	429a      	cmp	r2, r3
 800d156:	d00a      	beq.n	800d16e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d15c:	f383 8811 	msr	BASEPRI, r3
 800d160:	f3bf 8f6f 	isb	sy
 800d164:	f3bf 8f4f 	dsb	sy
 800d168:	60fb      	str	r3, [r7, #12]
}
 800d16a:	bf00      	nop
 800d16c:	e7fe      	b.n	800d16c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d16e:	693b      	ldr	r3, [r7, #16]
 800d170:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d172:	2b00      	cmp	r3, #0
 800d174:	d10a      	bne.n	800d18c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d17a:	f383 8811 	msr	BASEPRI, r3
 800d17e:	f3bf 8f6f 	isb	sy
 800d182:	f3bf 8f4f 	dsb	sy
 800d186:	60bb      	str	r3, [r7, #8]
}
 800d188:	bf00      	nop
 800d18a:	e7fe      	b.n	800d18a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d190:	1e5a      	subs	r2, r3, #1
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d196:	693b      	ldr	r3, [r7, #16]
 800d198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d19e:	429a      	cmp	r2, r3
 800d1a0:	d044      	beq.n	800d22c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d140      	bne.n	800d22c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	3304      	adds	r3, #4
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	f7fe fafb 	bl	800b7aa <uxListRemove>
 800d1b4:	4603      	mov	r3, r0
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d115      	bne.n	800d1e6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1be:	491f      	ldr	r1, [pc, #124]	; (800d23c <xTaskPriorityDisinherit+0x104>)
 800d1c0:	4613      	mov	r3, r2
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	4413      	add	r3, r2
 800d1c6:	009b      	lsls	r3, r3, #2
 800d1c8:	440b      	add	r3, r1
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d10a      	bne.n	800d1e6 <xTaskPriorityDisinherit+0xae>
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	fa02 f303 	lsl.w	r3, r2, r3
 800d1da:	43da      	mvns	r2, r3
 800d1dc:	4b18      	ldr	r3, [pc, #96]	; (800d240 <xTaskPriorityDisinherit+0x108>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	4013      	ands	r3, r2
 800d1e2:	4a17      	ldr	r2, [pc, #92]	; (800d240 <xTaskPriorityDisinherit+0x108>)
 800d1e4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d1e6:	693b      	ldr	r3, [r7, #16]
 800d1e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d1ea:	693b      	ldr	r3, [r7, #16]
 800d1ec:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1ee:	693b      	ldr	r3, [r7, #16]
 800d1f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f2:	f1c3 0207 	rsb	r2, r3, #7
 800d1f6:	693b      	ldr	r3, [r7, #16]
 800d1f8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1fe:	2201      	movs	r2, #1
 800d200:	409a      	lsls	r2, r3
 800d202:	4b0f      	ldr	r3, [pc, #60]	; (800d240 <xTaskPriorityDisinherit+0x108>)
 800d204:	681b      	ldr	r3, [r3, #0]
 800d206:	4313      	orrs	r3, r2
 800d208:	4a0d      	ldr	r2, [pc, #52]	; (800d240 <xTaskPriorityDisinherit+0x108>)
 800d20a:	6013      	str	r3, [r2, #0]
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d210:	4613      	mov	r3, r2
 800d212:	009b      	lsls	r3, r3, #2
 800d214:	4413      	add	r3, r2
 800d216:	009b      	lsls	r3, r3, #2
 800d218:	4a08      	ldr	r2, [pc, #32]	; (800d23c <xTaskPriorityDisinherit+0x104>)
 800d21a:	441a      	add	r2, r3
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	3304      	adds	r3, #4
 800d220:	4619      	mov	r1, r3
 800d222:	4610      	mov	r0, r2
 800d224:	f7fe fa64 	bl	800b6f0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d228:	2301      	movs	r3, #1
 800d22a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d22c:	697b      	ldr	r3, [r7, #20]
	}
 800d22e:	4618      	mov	r0, r3
 800d230:	3718      	adds	r7, #24
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}
 800d236:	bf00      	nop
 800d238:	20000284 	.word	0x20000284
 800d23c:	20000288 	.word	0x20000288
 800d240:	2000038c 	.word	0x2000038c

0800d244 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d244:	b580      	push	{r7, lr}
 800d246:	b088      	sub	sp, #32
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
 800d24c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d252:	2301      	movs	r3, #1
 800d254:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d077      	beq.n	800d34c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d25c:	69bb      	ldr	r3, [r7, #24]
 800d25e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d260:	2b00      	cmp	r3, #0
 800d262:	d10a      	bne.n	800d27a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d268:	f383 8811 	msr	BASEPRI, r3
 800d26c:	f3bf 8f6f 	isb	sy
 800d270:	f3bf 8f4f 	dsb	sy
 800d274:	60fb      	str	r3, [r7, #12]
}
 800d276:	bf00      	nop
 800d278:	e7fe      	b.n	800d278 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d27a:	69bb      	ldr	r3, [r7, #24]
 800d27c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d27e:	683a      	ldr	r2, [r7, #0]
 800d280:	429a      	cmp	r2, r3
 800d282:	d902      	bls.n	800d28a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d284:	683b      	ldr	r3, [r7, #0]
 800d286:	61fb      	str	r3, [r7, #28]
 800d288:	e002      	b.n	800d290 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d28a:	69bb      	ldr	r3, [r7, #24]
 800d28c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d28e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d290:	69bb      	ldr	r3, [r7, #24]
 800d292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d294:	69fa      	ldr	r2, [r7, #28]
 800d296:	429a      	cmp	r2, r3
 800d298:	d058      	beq.n	800d34c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d29a:	69bb      	ldr	r3, [r7, #24]
 800d29c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d29e:	697a      	ldr	r2, [r7, #20]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d153      	bne.n	800d34c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d2a4:	4b2b      	ldr	r3, [pc, #172]	; (800d354 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	69ba      	ldr	r2, [r7, #24]
 800d2aa:	429a      	cmp	r2, r3
 800d2ac:	d10a      	bne.n	800d2c4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2b2:	f383 8811 	msr	BASEPRI, r3
 800d2b6:	f3bf 8f6f 	isb	sy
 800d2ba:	f3bf 8f4f 	dsb	sy
 800d2be:	60bb      	str	r3, [r7, #8]
}
 800d2c0:	bf00      	nop
 800d2c2:	e7fe      	b.n	800d2c2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d2c4:	69bb      	ldr	r3, [r7, #24]
 800d2c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2c8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d2ca:	69bb      	ldr	r3, [r7, #24]
 800d2cc:	69fa      	ldr	r2, [r7, #28]
 800d2ce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d2d0:	69bb      	ldr	r3, [r7, #24]
 800d2d2:	699b      	ldr	r3, [r3, #24]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	db04      	blt.n	800d2e2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	f1c3 0207 	rsb	r2, r3, #7
 800d2de:	69bb      	ldr	r3, [r7, #24]
 800d2e0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d2e2:	69bb      	ldr	r3, [r7, #24]
 800d2e4:	6959      	ldr	r1, [r3, #20]
 800d2e6:	693a      	ldr	r2, [r7, #16]
 800d2e8:	4613      	mov	r3, r2
 800d2ea:	009b      	lsls	r3, r3, #2
 800d2ec:	4413      	add	r3, r2
 800d2ee:	009b      	lsls	r3, r3, #2
 800d2f0:	4a19      	ldr	r2, [pc, #100]	; (800d358 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800d2f2:	4413      	add	r3, r2
 800d2f4:	4299      	cmp	r1, r3
 800d2f6:	d129      	bne.n	800d34c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d2f8:	69bb      	ldr	r3, [r7, #24]
 800d2fa:	3304      	adds	r3, #4
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f7fe fa54 	bl	800b7aa <uxListRemove>
 800d302:	4603      	mov	r3, r0
 800d304:	2b00      	cmp	r3, #0
 800d306:	d10a      	bne.n	800d31e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800d308:	69bb      	ldr	r3, [r7, #24]
 800d30a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d30c:	2201      	movs	r2, #1
 800d30e:	fa02 f303 	lsl.w	r3, r2, r3
 800d312:	43da      	mvns	r2, r3
 800d314:	4b11      	ldr	r3, [pc, #68]	; (800d35c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4013      	ands	r3, r2
 800d31a:	4a10      	ldr	r2, [pc, #64]	; (800d35c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d31c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d31e:	69bb      	ldr	r3, [r7, #24]
 800d320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d322:	2201      	movs	r2, #1
 800d324:	409a      	lsls	r2, r3
 800d326:	4b0d      	ldr	r3, [pc, #52]	; (800d35c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	4313      	orrs	r3, r2
 800d32c:	4a0b      	ldr	r2, [pc, #44]	; (800d35c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800d32e:	6013      	str	r3, [r2, #0]
 800d330:	69bb      	ldr	r3, [r7, #24]
 800d332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d334:	4613      	mov	r3, r2
 800d336:	009b      	lsls	r3, r3, #2
 800d338:	4413      	add	r3, r2
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	4a06      	ldr	r2, [pc, #24]	; (800d358 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800d33e:	441a      	add	r2, r3
 800d340:	69bb      	ldr	r3, [r7, #24]
 800d342:	3304      	adds	r3, #4
 800d344:	4619      	mov	r1, r3
 800d346:	4610      	mov	r0, r2
 800d348:	f7fe f9d2 	bl	800b6f0 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d34c:	bf00      	nop
 800d34e:	3720      	adds	r7, #32
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}
 800d354:	20000284 	.word	0x20000284
 800d358:	20000288 	.word	0x20000288
 800d35c:	2000038c 	.word	0x2000038c

0800d360 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d360:	b480      	push	{r7}
 800d362:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d364:	4b07      	ldr	r3, [pc, #28]	; (800d384 <pvTaskIncrementMutexHeldCount+0x24>)
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d004      	beq.n	800d376 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d36c:	4b05      	ldr	r3, [pc, #20]	; (800d384 <pvTaskIncrementMutexHeldCount+0x24>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d372:	3201      	adds	r2, #1
 800d374:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d376:	4b03      	ldr	r3, [pc, #12]	; (800d384 <pvTaskIncrementMutexHeldCount+0x24>)
 800d378:	681b      	ldr	r3, [r3, #0]
	}
 800d37a:	4618      	mov	r0, r3
 800d37c:	46bd      	mov	sp, r7
 800d37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d382:	4770      	bx	lr
 800d384:	20000284 	.word	0x20000284

0800d388 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b084      	sub	sp, #16
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d392:	4b29      	ldr	r3, [pc, #164]	; (800d438 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d398:	4b28      	ldr	r3, [pc, #160]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	3304      	adds	r3, #4
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f7fe fa03 	bl	800b7aa <uxListRemove>
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d10b      	bne.n	800d3c2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d3aa:	4b24      	ldr	r3, [pc, #144]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d3b6:	43da      	mvns	r2, r3
 800d3b8:	4b21      	ldr	r3, [pc, #132]	; (800d440 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	4013      	ands	r3, r2
 800d3be:	4a20      	ldr	r2, [pc, #128]	; (800d440 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d3c0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d3c8:	d10a      	bne.n	800d3e0 <prvAddCurrentTaskToDelayedList+0x58>
 800d3ca:	683b      	ldr	r3, [r7, #0]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d007      	beq.n	800d3e0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3d0:	4b1a      	ldr	r3, [pc, #104]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	3304      	adds	r3, #4
 800d3d6:	4619      	mov	r1, r3
 800d3d8:	481a      	ldr	r0, [pc, #104]	; (800d444 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d3da:	f7fe f989 	bl	800b6f0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d3de:	e026      	b.n	800d42e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d3e0:	68fa      	ldr	r2, [r7, #12]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	4413      	add	r3, r2
 800d3e6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d3e8:	4b14      	ldr	r3, [pc, #80]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	68ba      	ldr	r2, [r7, #8]
 800d3ee:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d3f0:	68ba      	ldr	r2, [r7, #8]
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d209      	bcs.n	800d40c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3f8:	4b13      	ldr	r3, [pc, #76]	; (800d448 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d3fa:	681a      	ldr	r2, [r3, #0]
 800d3fc:	4b0f      	ldr	r3, [pc, #60]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	3304      	adds	r3, #4
 800d402:	4619      	mov	r1, r3
 800d404:	4610      	mov	r0, r2
 800d406:	f7fe f997 	bl	800b738 <vListInsert>
}
 800d40a:	e010      	b.n	800d42e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d40c:	4b0f      	ldr	r3, [pc, #60]	; (800d44c <prvAddCurrentTaskToDelayedList+0xc4>)
 800d40e:	681a      	ldr	r2, [r3, #0]
 800d410:	4b0a      	ldr	r3, [pc, #40]	; (800d43c <prvAddCurrentTaskToDelayedList+0xb4>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	3304      	adds	r3, #4
 800d416:	4619      	mov	r1, r3
 800d418:	4610      	mov	r0, r2
 800d41a:	f7fe f98d 	bl	800b738 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d41e:	4b0c      	ldr	r3, [pc, #48]	; (800d450 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	68ba      	ldr	r2, [r7, #8]
 800d424:	429a      	cmp	r2, r3
 800d426:	d202      	bcs.n	800d42e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d428:	4a09      	ldr	r2, [pc, #36]	; (800d450 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d42a:	68bb      	ldr	r3, [r7, #8]
 800d42c:	6013      	str	r3, [r2, #0]
}
 800d42e:	bf00      	nop
 800d430:	3710      	adds	r7, #16
 800d432:	46bd      	mov	sp, r7
 800d434:	bd80      	pop	{r7, pc}
 800d436:	bf00      	nop
 800d438:	20000388 	.word	0x20000388
 800d43c:	20000284 	.word	0x20000284
 800d440:	2000038c 	.word	0x2000038c
 800d444:	20000370 	.word	0x20000370
 800d448:	20000340 	.word	0x20000340
 800d44c:	2000033c 	.word	0x2000033c
 800d450:	200003a4 	.word	0x200003a4

0800d454 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d454:	b480      	push	{r7}
 800d456:	b085      	sub	sp, #20
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	3b04      	subs	r3, #4
 800d464:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d46c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	3b04      	subs	r3, #4
 800d472:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	f023 0201 	bic.w	r2, r3, #1
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	3b04      	subs	r3, #4
 800d482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d484:	4a0c      	ldr	r2, [pc, #48]	; (800d4b8 <pxPortInitialiseStack+0x64>)
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	3b14      	subs	r3, #20
 800d48e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d490:	687a      	ldr	r2, [r7, #4]
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	3b04      	subs	r3, #4
 800d49a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	f06f 0202 	mvn.w	r2, #2
 800d4a2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	3b20      	subs	r3, #32
 800d4a8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d4aa:	68fb      	ldr	r3, [r7, #12]
}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3714      	adds	r7, #20
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr
 800d4b8:	0800d4bd 	.word	0x0800d4bd

0800d4bc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d4bc:	b480      	push	{r7}
 800d4be:	b085      	sub	sp, #20
 800d4c0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d4c6:	4b12      	ldr	r3, [pc, #72]	; (800d510 <prvTaskExitError+0x54>)
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4ce:	d00a      	beq.n	800d4e6 <prvTaskExitError+0x2a>
	__asm volatile
 800d4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4d4:	f383 8811 	msr	BASEPRI, r3
 800d4d8:	f3bf 8f6f 	isb	sy
 800d4dc:	f3bf 8f4f 	dsb	sy
 800d4e0:	60fb      	str	r3, [r7, #12]
}
 800d4e2:	bf00      	nop
 800d4e4:	e7fe      	b.n	800d4e4 <prvTaskExitError+0x28>
	__asm volatile
 800d4e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ea:	f383 8811 	msr	BASEPRI, r3
 800d4ee:	f3bf 8f6f 	isb	sy
 800d4f2:	f3bf 8f4f 	dsb	sy
 800d4f6:	60bb      	str	r3, [r7, #8]
}
 800d4f8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d4fa:	bf00      	nop
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d0fc      	beq.n	800d4fc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	3714      	adds	r7, #20
 800d508:	46bd      	mov	sp, r7
 800d50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50e:	4770      	bx	lr
 800d510:	20000010 	.word	0x20000010
	...

0800d520 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d520:	4b07      	ldr	r3, [pc, #28]	; (800d540 <pxCurrentTCBConst2>)
 800d522:	6819      	ldr	r1, [r3, #0]
 800d524:	6808      	ldr	r0, [r1, #0]
 800d526:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d52a:	f380 8809 	msr	PSP, r0
 800d52e:	f3bf 8f6f 	isb	sy
 800d532:	f04f 0000 	mov.w	r0, #0
 800d536:	f380 8811 	msr	BASEPRI, r0
 800d53a:	4770      	bx	lr
 800d53c:	f3af 8000 	nop.w

0800d540 <pxCurrentTCBConst2>:
 800d540:	20000284 	.word	0x20000284
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d544:	bf00      	nop
 800d546:	bf00      	nop

0800d548 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d548:	4808      	ldr	r0, [pc, #32]	; (800d56c <prvPortStartFirstTask+0x24>)
 800d54a:	6800      	ldr	r0, [r0, #0]
 800d54c:	6800      	ldr	r0, [r0, #0]
 800d54e:	f380 8808 	msr	MSP, r0
 800d552:	f04f 0000 	mov.w	r0, #0
 800d556:	f380 8814 	msr	CONTROL, r0
 800d55a:	b662      	cpsie	i
 800d55c:	b661      	cpsie	f
 800d55e:	f3bf 8f4f 	dsb	sy
 800d562:	f3bf 8f6f 	isb	sy
 800d566:	df00      	svc	0
 800d568:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d56a:	bf00      	nop
 800d56c:	e000ed08 	.word	0xe000ed08

0800d570 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b086      	sub	sp, #24
 800d574:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d576:	4b46      	ldr	r3, [pc, #280]	; (800d690 <xPortStartScheduler+0x120>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a46      	ldr	r2, [pc, #280]	; (800d694 <xPortStartScheduler+0x124>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d10a      	bne.n	800d596 <xPortStartScheduler+0x26>
	__asm volatile
 800d580:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d584:	f383 8811 	msr	BASEPRI, r3
 800d588:	f3bf 8f6f 	isb	sy
 800d58c:	f3bf 8f4f 	dsb	sy
 800d590:	613b      	str	r3, [r7, #16]
}
 800d592:	bf00      	nop
 800d594:	e7fe      	b.n	800d594 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d596:	4b3e      	ldr	r3, [pc, #248]	; (800d690 <xPortStartScheduler+0x120>)
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	4a3f      	ldr	r2, [pc, #252]	; (800d698 <xPortStartScheduler+0x128>)
 800d59c:	4293      	cmp	r3, r2
 800d59e:	d10a      	bne.n	800d5b6 <xPortStartScheduler+0x46>
	__asm volatile
 800d5a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5a4:	f383 8811 	msr	BASEPRI, r3
 800d5a8:	f3bf 8f6f 	isb	sy
 800d5ac:	f3bf 8f4f 	dsb	sy
 800d5b0:	60fb      	str	r3, [r7, #12]
}
 800d5b2:	bf00      	nop
 800d5b4:	e7fe      	b.n	800d5b4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d5b6:	4b39      	ldr	r3, [pc, #228]	; (800d69c <xPortStartScheduler+0x12c>)
 800d5b8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d5ba:	697b      	ldr	r3, [r7, #20]
 800d5bc:	781b      	ldrb	r3, [r3, #0]
 800d5be:	b2db      	uxtb	r3, r3
 800d5c0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	22ff      	movs	r2, #255	; 0xff
 800d5c6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d5c8:	697b      	ldr	r3, [r7, #20]
 800d5ca:	781b      	ldrb	r3, [r3, #0]
 800d5cc:	b2db      	uxtb	r3, r3
 800d5ce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d5d0:	78fb      	ldrb	r3, [r7, #3]
 800d5d2:	b2db      	uxtb	r3, r3
 800d5d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d5d8:	b2da      	uxtb	r2, r3
 800d5da:	4b31      	ldr	r3, [pc, #196]	; (800d6a0 <xPortStartScheduler+0x130>)
 800d5dc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d5de:	4b31      	ldr	r3, [pc, #196]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d5e0:	2207      	movs	r2, #7
 800d5e2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d5e4:	e009      	b.n	800d5fa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d5e6:	4b2f      	ldr	r3, [pc, #188]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	3b01      	subs	r3, #1
 800d5ec:	4a2d      	ldr	r2, [pc, #180]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d5ee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d5f0:	78fb      	ldrb	r3, [r7, #3]
 800d5f2:	b2db      	uxtb	r3, r3
 800d5f4:	005b      	lsls	r3, r3, #1
 800d5f6:	b2db      	uxtb	r3, r3
 800d5f8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d5fa:	78fb      	ldrb	r3, [r7, #3]
 800d5fc:	b2db      	uxtb	r3, r3
 800d5fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d602:	2b80      	cmp	r3, #128	; 0x80
 800d604:	d0ef      	beq.n	800d5e6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d606:	4b27      	ldr	r3, [pc, #156]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d608:	681b      	ldr	r3, [r3, #0]
 800d60a:	f1c3 0307 	rsb	r3, r3, #7
 800d60e:	2b04      	cmp	r3, #4
 800d610:	d00a      	beq.n	800d628 <xPortStartScheduler+0xb8>
	__asm volatile
 800d612:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d616:	f383 8811 	msr	BASEPRI, r3
 800d61a:	f3bf 8f6f 	isb	sy
 800d61e:	f3bf 8f4f 	dsb	sy
 800d622:	60bb      	str	r3, [r7, #8]
}
 800d624:	bf00      	nop
 800d626:	e7fe      	b.n	800d626 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d628:	4b1e      	ldr	r3, [pc, #120]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	021b      	lsls	r3, r3, #8
 800d62e:	4a1d      	ldr	r2, [pc, #116]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d630:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d632:	4b1c      	ldr	r3, [pc, #112]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d63a:	4a1a      	ldr	r2, [pc, #104]	; (800d6a4 <xPortStartScheduler+0x134>)
 800d63c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	b2da      	uxtb	r2, r3
 800d642:	697b      	ldr	r3, [r7, #20]
 800d644:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d646:	4b18      	ldr	r3, [pc, #96]	; (800d6a8 <xPortStartScheduler+0x138>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	4a17      	ldr	r2, [pc, #92]	; (800d6a8 <xPortStartScheduler+0x138>)
 800d64c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d650:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d652:	4b15      	ldr	r3, [pc, #84]	; (800d6a8 <xPortStartScheduler+0x138>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	4a14      	ldr	r2, [pc, #80]	; (800d6a8 <xPortStartScheduler+0x138>)
 800d658:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d65c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d65e:	f000 f8dd 	bl	800d81c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d662:	4b12      	ldr	r3, [pc, #72]	; (800d6ac <xPortStartScheduler+0x13c>)
 800d664:	2200      	movs	r2, #0
 800d666:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d668:	f000 f8fc 	bl	800d864 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d66c:	4b10      	ldr	r3, [pc, #64]	; (800d6b0 <xPortStartScheduler+0x140>)
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	4a0f      	ldr	r2, [pc, #60]	; (800d6b0 <xPortStartScheduler+0x140>)
 800d672:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d676:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d678:	f7ff ff66 	bl	800d548 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d67c:	f7ff fa8c 	bl	800cb98 <vTaskSwitchContext>
	prvTaskExitError();
 800d680:	f7ff ff1c 	bl	800d4bc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d684:	2300      	movs	r3, #0
}
 800d686:	4618      	mov	r0, r3
 800d688:	3718      	adds	r7, #24
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	e000ed00 	.word	0xe000ed00
 800d694:	410fc271 	.word	0x410fc271
 800d698:	410fc270 	.word	0x410fc270
 800d69c:	e000e400 	.word	0xe000e400
 800d6a0:	200003b0 	.word	0x200003b0
 800d6a4:	200003b4 	.word	0x200003b4
 800d6a8:	e000ed20 	.word	0xe000ed20
 800d6ac:	20000010 	.word	0x20000010
 800d6b0:	e000ef34 	.word	0xe000ef34

0800d6b4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b083      	sub	sp, #12
 800d6b8:	af00      	add	r7, sp, #0
	__asm volatile
 800d6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6be:	f383 8811 	msr	BASEPRI, r3
 800d6c2:	f3bf 8f6f 	isb	sy
 800d6c6:	f3bf 8f4f 	dsb	sy
 800d6ca:	607b      	str	r3, [r7, #4]
}
 800d6cc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d6ce:	4b0f      	ldr	r3, [pc, #60]	; (800d70c <vPortEnterCritical+0x58>)
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	3301      	adds	r3, #1
 800d6d4:	4a0d      	ldr	r2, [pc, #52]	; (800d70c <vPortEnterCritical+0x58>)
 800d6d6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d6d8:	4b0c      	ldr	r3, [pc, #48]	; (800d70c <vPortEnterCritical+0x58>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	2b01      	cmp	r3, #1
 800d6de:	d10f      	bne.n	800d700 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d6e0:	4b0b      	ldr	r3, [pc, #44]	; (800d710 <vPortEnterCritical+0x5c>)
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	b2db      	uxtb	r3, r3
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d00a      	beq.n	800d700 <vPortEnterCritical+0x4c>
	__asm volatile
 800d6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ee:	f383 8811 	msr	BASEPRI, r3
 800d6f2:	f3bf 8f6f 	isb	sy
 800d6f6:	f3bf 8f4f 	dsb	sy
 800d6fa:	603b      	str	r3, [r7, #0]
}
 800d6fc:	bf00      	nop
 800d6fe:	e7fe      	b.n	800d6fe <vPortEnterCritical+0x4a>
	}
}
 800d700:	bf00      	nop
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr
 800d70c:	20000010 	.word	0x20000010
 800d710:	e000ed04 	.word	0xe000ed04

0800d714 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d714:	b480      	push	{r7}
 800d716:	b083      	sub	sp, #12
 800d718:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d71a:	4b12      	ldr	r3, [pc, #72]	; (800d764 <vPortExitCritical+0x50>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d10a      	bne.n	800d738 <vPortExitCritical+0x24>
	__asm volatile
 800d722:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d726:	f383 8811 	msr	BASEPRI, r3
 800d72a:	f3bf 8f6f 	isb	sy
 800d72e:	f3bf 8f4f 	dsb	sy
 800d732:	607b      	str	r3, [r7, #4]
}
 800d734:	bf00      	nop
 800d736:	e7fe      	b.n	800d736 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d738:	4b0a      	ldr	r3, [pc, #40]	; (800d764 <vPortExitCritical+0x50>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	3b01      	subs	r3, #1
 800d73e:	4a09      	ldr	r2, [pc, #36]	; (800d764 <vPortExitCritical+0x50>)
 800d740:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d742:	4b08      	ldr	r3, [pc, #32]	; (800d764 <vPortExitCritical+0x50>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d105      	bne.n	800d756 <vPortExitCritical+0x42>
 800d74a:	2300      	movs	r3, #0
 800d74c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	f383 8811 	msr	BASEPRI, r3
}
 800d754:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d756:	bf00      	nop
 800d758:	370c      	adds	r7, #12
 800d75a:	46bd      	mov	sp, r7
 800d75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d760:	4770      	bx	lr
 800d762:	bf00      	nop
 800d764:	20000010 	.word	0x20000010
	...

0800d770 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d770:	f3ef 8009 	mrs	r0, PSP
 800d774:	f3bf 8f6f 	isb	sy
 800d778:	4b15      	ldr	r3, [pc, #84]	; (800d7d0 <pxCurrentTCBConst>)
 800d77a:	681a      	ldr	r2, [r3, #0]
 800d77c:	f01e 0f10 	tst.w	lr, #16
 800d780:	bf08      	it	eq
 800d782:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d786:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d78a:	6010      	str	r0, [r2, #0]
 800d78c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d790:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d794:	f380 8811 	msr	BASEPRI, r0
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	f3bf 8f6f 	isb	sy
 800d7a0:	f7ff f9fa 	bl	800cb98 <vTaskSwitchContext>
 800d7a4:	f04f 0000 	mov.w	r0, #0
 800d7a8:	f380 8811 	msr	BASEPRI, r0
 800d7ac:	bc09      	pop	{r0, r3}
 800d7ae:	6819      	ldr	r1, [r3, #0]
 800d7b0:	6808      	ldr	r0, [r1, #0]
 800d7b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b6:	f01e 0f10 	tst.w	lr, #16
 800d7ba:	bf08      	it	eq
 800d7bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d7c0:	f380 8809 	msr	PSP, r0
 800d7c4:	f3bf 8f6f 	isb	sy
 800d7c8:	4770      	bx	lr
 800d7ca:	bf00      	nop
 800d7cc:	f3af 8000 	nop.w

0800d7d0 <pxCurrentTCBConst>:
 800d7d0:	20000284 	.word	0x20000284
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d7d4:	bf00      	nop
 800d7d6:	bf00      	nop

0800d7d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b082      	sub	sp, #8
 800d7dc:	af00      	add	r7, sp, #0
	__asm volatile
 800d7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7e2:	f383 8811 	msr	BASEPRI, r3
 800d7e6:	f3bf 8f6f 	isb	sy
 800d7ea:	f3bf 8f4f 	dsb	sy
 800d7ee:	607b      	str	r3, [r7, #4]
}
 800d7f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d7f2:	f7ff f919 	bl	800ca28 <xTaskIncrementTick>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d003      	beq.n	800d804 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d7fc:	4b06      	ldr	r3, [pc, #24]	; (800d818 <SysTick_Handler+0x40>)
 800d7fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d802:	601a      	str	r2, [r3, #0]
 800d804:	2300      	movs	r3, #0
 800d806:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	f383 8811 	msr	BASEPRI, r3
}
 800d80e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d810:	bf00      	nop
 800d812:	3708      	adds	r7, #8
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}
 800d818:	e000ed04 	.word	0xe000ed04

0800d81c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d81c:	b480      	push	{r7}
 800d81e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d820:	4b0b      	ldr	r3, [pc, #44]	; (800d850 <vPortSetupTimerInterrupt+0x34>)
 800d822:	2200      	movs	r2, #0
 800d824:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d826:	4b0b      	ldr	r3, [pc, #44]	; (800d854 <vPortSetupTimerInterrupt+0x38>)
 800d828:	2200      	movs	r2, #0
 800d82a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d82c:	4b0a      	ldr	r3, [pc, #40]	; (800d858 <vPortSetupTimerInterrupt+0x3c>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4a0a      	ldr	r2, [pc, #40]	; (800d85c <vPortSetupTimerInterrupt+0x40>)
 800d832:	fba2 2303 	umull	r2, r3, r2, r3
 800d836:	099b      	lsrs	r3, r3, #6
 800d838:	4a09      	ldr	r2, [pc, #36]	; (800d860 <vPortSetupTimerInterrupt+0x44>)
 800d83a:	3b01      	subs	r3, #1
 800d83c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d83e:	4b04      	ldr	r3, [pc, #16]	; (800d850 <vPortSetupTimerInterrupt+0x34>)
 800d840:	2207      	movs	r2, #7
 800d842:	601a      	str	r2, [r3, #0]
}
 800d844:	bf00      	nop
 800d846:	46bd      	mov	sp, r7
 800d848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84c:	4770      	bx	lr
 800d84e:	bf00      	nop
 800d850:	e000e010 	.word	0xe000e010
 800d854:	e000e018 	.word	0xe000e018
 800d858:	20000000 	.word	0x20000000
 800d85c:	10624dd3 	.word	0x10624dd3
 800d860:	e000e014 	.word	0xe000e014

0800d864 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d864:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d874 <vPortEnableVFP+0x10>
 800d868:	6801      	ldr	r1, [r0, #0]
 800d86a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d86e:	6001      	str	r1, [r0, #0]
 800d870:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d872:	bf00      	nop
 800d874:	e000ed88 	.word	0xe000ed88

0800d878 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d878:	b480      	push	{r7}
 800d87a:	b085      	sub	sp, #20
 800d87c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d87e:	f3ef 8305 	mrs	r3, IPSR
 800d882:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2b0f      	cmp	r3, #15
 800d888:	d914      	bls.n	800d8b4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d88a:	4a17      	ldr	r2, [pc, #92]	; (800d8e8 <vPortValidateInterruptPriority+0x70>)
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	4413      	add	r3, r2
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d894:	4b15      	ldr	r3, [pc, #84]	; (800d8ec <vPortValidateInterruptPriority+0x74>)
 800d896:	781b      	ldrb	r3, [r3, #0]
 800d898:	7afa      	ldrb	r2, [r7, #11]
 800d89a:	429a      	cmp	r2, r3
 800d89c:	d20a      	bcs.n	800d8b4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8a2:	f383 8811 	msr	BASEPRI, r3
 800d8a6:	f3bf 8f6f 	isb	sy
 800d8aa:	f3bf 8f4f 	dsb	sy
 800d8ae:	607b      	str	r3, [r7, #4]
}
 800d8b0:	bf00      	nop
 800d8b2:	e7fe      	b.n	800d8b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d8b4:	4b0e      	ldr	r3, [pc, #56]	; (800d8f0 <vPortValidateInterruptPriority+0x78>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d8bc:	4b0d      	ldr	r3, [pc, #52]	; (800d8f4 <vPortValidateInterruptPriority+0x7c>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	429a      	cmp	r2, r3
 800d8c2:	d90a      	bls.n	800d8da <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8c8:	f383 8811 	msr	BASEPRI, r3
 800d8cc:	f3bf 8f6f 	isb	sy
 800d8d0:	f3bf 8f4f 	dsb	sy
 800d8d4:	603b      	str	r3, [r7, #0]
}
 800d8d6:	bf00      	nop
 800d8d8:	e7fe      	b.n	800d8d8 <vPortValidateInterruptPriority+0x60>
	}
 800d8da:	bf00      	nop
 800d8dc:	3714      	adds	r7, #20
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr
 800d8e6:	bf00      	nop
 800d8e8:	e000e3f0 	.word	0xe000e3f0
 800d8ec:	200003b0 	.word	0x200003b0
 800d8f0:	e000ed0c 	.word	0xe000ed0c
 800d8f4:	200003b4 	.word	0x200003b4

0800d8f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b08a      	sub	sp, #40	; 0x28
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d900:	2300      	movs	r3, #0
 800d902:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d904:	f7fe ffe6 	bl	800c8d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d908:	4b5b      	ldr	r3, [pc, #364]	; (800da78 <pvPortMalloc+0x180>)
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d101      	bne.n	800d914 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d910:	f000 f920 	bl	800db54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d914:	4b59      	ldr	r3, [pc, #356]	; (800da7c <pvPortMalloc+0x184>)
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	4013      	ands	r3, r2
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	f040 8093 	bne.w	800da48 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d01d      	beq.n	800d964 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d928:	2208      	movs	r2, #8
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	4413      	add	r3, r2
 800d92e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	f003 0307 	and.w	r3, r3, #7
 800d936:	2b00      	cmp	r3, #0
 800d938:	d014      	beq.n	800d964 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	f023 0307 	bic.w	r3, r3, #7
 800d940:	3308      	adds	r3, #8
 800d942:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	f003 0307 	and.w	r3, r3, #7
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d00a      	beq.n	800d964 <pvPortMalloc+0x6c>
	__asm volatile
 800d94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d952:	f383 8811 	msr	BASEPRI, r3
 800d956:	f3bf 8f6f 	isb	sy
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	617b      	str	r3, [r7, #20]
}
 800d960:	bf00      	nop
 800d962:	e7fe      	b.n	800d962 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d06e      	beq.n	800da48 <pvPortMalloc+0x150>
 800d96a:	4b45      	ldr	r3, [pc, #276]	; (800da80 <pvPortMalloc+0x188>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	687a      	ldr	r2, [r7, #4]
 800d970:	429a      	cmp	r2, r3
 800d972:	d869      	bhi.n	800da48 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d974:	4b43      	ldr	r3, [pc, #268]	; (800da84 <pvPortMalloc+0x18c>)
 800d976:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d978:	4b42      	ldr	r3, [pc, #264]	; (800da84 <pvPortMalloc+0x18c>)
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d97e:	e004      	b.n	800d98a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d982:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d98a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d98c:	685b      	ldr	r3, [r3, #4]
 800d98e:	687a      	ldr	r2, [r7, #4]
 800d990:	429a      	cmp	r2, r3
 800d992:	d903      	bls.n	800d99c <pvPortMalloc+0xa4>
 800d994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1f1      	bne.n	800d980 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d99c:	4b36      	ldr	r3, [pc, #216]	; (800da78 <pvPortMalloc+0x180>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d9a2:	429a      	cmp	r2, r3
 800d9a4:	d050      	beq.n	800da48 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d9a6:	6a3b      	ldr	r3, [r7, #32]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	2208      	movs	r2, #8
 800d9ac:	4413      	add	r3, r2
 800d9ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9b2:	681a      	ldr	r2, [r3, #0]
 800d9b4:	6a3b      	ldr	r3, [r7, #32]
 800d9b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d9b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ba:	685a      	ldr	r2, [r3, #4]
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	1ad2      	subs	r2, r2, r3
 800d9c0:	2308      	movs	r3, #8
 800d9c2:	005b      	lsls	r3, r3, #1
 800d9c4:	429a      	cmp	r2, r3
 800d9c6:	d91f      	bls.n	800da08 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d9c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d9d0:	69bb      	ldr	r3, [r7, #24]
 800d9d2:	f003 0307 	and.w	r3, r3, #7
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d00a      	beq.n	800d9f0 <pvPortMalloc+0xf8>
	__asm volatile
 800d9da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9de:	f383 8811 	msr	BASEPRI, r3
 800d9e2:	f3bf 8f6f 	isb	sy
 800d9e6:	f3bf 8f4f 	dsb	sy
 800d9ea:	613b      	str	r3, [r7, #16]
}
 800d9ec:	bf00      	nop
 800d9ee:	e7fe      	b.n	800d9ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9f2:	685a      	ldr	r2, [r3, #4]
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	1ad2      	subs	r2, r2, r3
 800d9f8:	69bb      	ldr	r3, [r7, #24]
 800d9fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d9fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9fe:	687a      	ldr	r2, [r7, #4]
 800da00:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800da02:	69b8      	ldr	r0, [r7, #24]
 800da04:	f000 f908 	bl	800dc18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800da08:	4b1d      	ldr	r3, [pc, #116]	; (800da80 <pvPortMalloc+0x188>)
 800da0a:	681a      	ldr	r2, [r3, #0]
 800da0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da0e:	685b      	ldr	r3, [r3, #4]
 800da10:	1ad3      	subs	r3, r2, r3
 800da12:	4a1b      	ldr	r2, [pc, #108]	; (800da80 <pvPortMalloc+0x188>)
 800da14:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800da16:	4b1a      	ldr	r3, [pc, #104]	; (800da80 <pvPortMalloc+0x188>)
 800da18:	681a      	ldr	r2, [r3, #0]
 800da1a:	4b1b      	ldr	r3, [pc, #108]	; (800da88 <pvPortMalloc+0x190>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	429a      	cmp	r2, r3
 800da20:	d203      	bcs.n	800da2a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800da22:	4b17      	ldr	r3, [pc, #92]	; (800da80 <pvPortMalloc+0x188>)
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	4a18      	ldr	r2, [pc, #96]	; (800da88 <pvPortMalloc+0x190>)
 800da28:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800da2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da2c:	685a      	ldr	r2, [r3, #4]
 800da2e:	4b13      	ldr	r3, [pc, #76]	; (800da7c <pvPortMalloc+0x184>)
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	431a      	orrs	r2, r3
 800da34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da36:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800da38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da3a:	2200      	movs	r2, #0
 800da3c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800da3e:	4b13      	ldr	r3, [pc, #76]	; (800da8c <pvPortMalloc+0x194>)
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	3301      	adds	r3, #1
 800da44:	4a11      	ldr	r2, [pc, #68]	; (800da8c <pvPortMalloc+0x194>)
 800da46:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800da48:	f7fe ff52 	bl	800c8f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800da4c:	69fb      	ldr	r3, [r7, #28]
 800da4e:	f003 0307 	and.w	r3, r3, #7
 800da52:	2b00      	cmp	r3, #0
 800da54:	d00a      	beq.n	800da6c <pvPortMalloc+0x174>
	__asm volatile
 800da56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da5a:	f383 8811 	msr	BASEPRI, r3
 800da5e:	f3bf 8f6f 	isb	sy
 800da62:	f3bf 8f4f 	dsb	sy
 800da66:	60fb      	str	r3, [r7, #12]
}
 800da68:	bf00      	nop
 800da6a:	e7fe      	b.n	800da6a <pvPortMalloc+0x172>
	return pvReturn;
 800da6c:	69fb      	ldr	r3, [r7, #28]
}
 800da6e:	4618      	mov	r0, r3
 800da70:	3728      	adds	r7, #40	; 0x28
 800da72:	46bd      	mov	sp, r7
 800da74:	bd80      	pop	{r7, pc}
 800da76:	bf00      	nop
 800da78:	20003fc0 	.word	0x20003fc0
 800da7c:	20003fd4 	.word	0x20003fd4
 800da80:	20003fc4 	.word	0x20003fc4
 800da84:	20003fb8 	.word	0x20003fb8
 800da88:	20003fc8 	.word	0x20003fc8
 800da8c:	20003fcc 	.word	0x20003fcc

0800da90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b086      	sub	sp, #24
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d04d      	beq.n	800db3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800daa2:	2308      	movs	r3, #8
 800daa4:	425b      	negs	r3, r3
 800daa6:	697a      	ldr	r2, [r7, #20]
 800daa8:	4413      	add	r3, r2
 800daaa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	685a      	ldr	r2, [r3, #4]
 800dab4:	4b24      	ldr	r3, [pc, #144]	; (800db48 <vPortFree+0xb8>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	4013      	ands	r3, r2
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d10a      	bne.n	800dad4 <vPortFree+0x44>
	__asm volatile
 800dabe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dac2:	f383 8811 	msr	BASEPRI, r3
 800dac6:	f3bf 8f6f 	isb	sy
 800daca:	f3bf 8f4f 	dsb	sy
 800dace:	60fb      	str	r3, [r7, #12]
}
 800dad0:	bf00      	nop
 800dad2:	e7fe      	b.n	800dad2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00a      	beq.n	800daf2 <vPortFree+0x62>
	__asm volatile
 800dadc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dae0:	f383 8811 	msr	BASEPRI, r3
 800dae4:	f3bf 8f6f 	isb	sy
 800dae8:	f3bf 8f4f 	dsb	sy
 800daec:	60bb      	str	r3, [r7, #8]
}
 800daee:	bf00      	nop
 800daf0:	e7fe      	b.n	800daf0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800daf2:	693b      	ldr	r3, [r7, #16]
 800daf4:	685a      	ldr	r2, [r3, #4]
 800daf6:	4b14      	ldr	r3, [pc, #80]	; (800db48 <vPortFree+0xb8>)
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	4013      	ands	r3, r2
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d01e      	beq.n	800db3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	2b00      	cmp	r3, #0
 800db06:	d11a      	bne.n	800db3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800db08:	693b      	ldr	r3, [r7, #16]
 800db0a:	685a      	ldr	r2, [r3, #4]
 800db0c:	4b0e      	ldr	r3, [pc, #56]	; (800db48 <vPortFree+0xb8>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	43db      	mvns	r3, r3
 800db12:	401a      	ands	r2, r3
 800db14:	693b      	ldr	r3, [r7, #16]
 800db16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800db18:	f7fe fedc 	bl	800c8d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800db1c:	693b      	ldr	r3, [r7, #16]
 800db1e:	685a      	ldr	r2, [r3, #4]
 800db20:	4b0a      	ldr	r3, [pc, #40]	; (800db4c <vPortFree+0xbc>)
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	4413      	add	r3, r2
 800db26:	4a09      	ldr	r2, [pc, #36]	; (800db4c <vPortFree+0xbc>)
 800db28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800db2a:	6938      	ldr	r0, [r7, #16]
 800db2c:	f000 f874 	bl	800dc18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800db30:	4b07      	ldr	r3, [pc, #28]	; (800db50 <vPortFree+0xc0>)
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	3301      	adds	r3, #1
 800db36:	4a06      	ldr	r2, [pc, #24]	; (800db50 <vPortFree+0xc0>)
 800db38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800db3a:	f7fe fed9 	bl	800c8f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800db3e:	bf00      	nop
 800db40:	3718      	adds	r7, #24
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}
 800db46:	bf00      	nop
 800db48:	20003fd4 	.word	0x20003fd4
 800db4c:	20003fc4 	.word	0x20003fc4
 800db50:	20003fd0 	.word	0x20003fd0

0800db54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800db54:	b480      	push	{r7}
 800db56:	b085      	sub	sp, #20
 800db58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800db5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800db5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800db60:	4b27      	ldr	r3, [pc, #156]	; (800dc00 <prvHeapInit+0xac>)
 800db62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f003 0307 	and.w	r3, r3, #7
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d00c      	beq.n	800db88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	3307      	adds	r3, #7
 800db72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	f023 0307 	bic.w	r3, r3, #7
 800db7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800db7c:	68ba      	ldr	r2, [r7, #8]
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	1ad3      	subs	r3, r2, r3
 800db82:	4a1f      	ldr	r2, [pc, #124]	; (800dc00 <prvHeapInit+0xac>)
 800db84:	4413      	add	r3, r2
 800db86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800db8c:	4a1d      	ldr	r2, [pc, #116]	; (800dc04 <prvHeapInit+0xb0>)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800db92:	4b1c      	ldr	r3, [pc, #112]	; (800dc04 <prvHeapInit+0xb0>)
 800db94:	2200      	movs	r2, #0
 800db96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	68ba      	ldr	r2, [r7, #8]
 800db9c:	4413      	add	r3, r2
 800db9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dba0:	2208      	movs	r2, #8
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	1a9b      	subs	r3, r3, r2
 800dba6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	f023 0307 	bic.w	r3, r3, #7
 800dbae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	4a15      	ldr	r2, [pc, #84]	; (800dc08 <prvHeapInit+0xb4>)
 800dbb4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800dbb6:	4b14      	ldr	r3, [pc, #80]	; (800dc08 <prvHeapInit+0xb4>)
 800dbb8:	681b      	ldr	r3, [r3, #0]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800dbbe:	4b12      	ldr	r3, [pc, #72]	; (800dc08 <prvHeapInit+0xb4>)
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	2200      	movs	r2, #0
 800dbc4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800dbca:	683b      	ldr	r3, [r7, #0]
 800dbcc:	68fa      	ldr	r2, [r7, #12]
 800dbce:	1ad2      	subs	r2, r2, r3
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800dbd4:	4b0c      	ldr	r3, [pc, #48]	; (800dc08 <prvHeapInit+0xb4>)
 800dbd6:	681a      	ldr	r2, [r3, #0]
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dbdc:	683b      	ldr	r3, [r7, #0]
 800dbde:	685b      	ldr	r3, [r3, #4]
 800dbe0:	4a0a      	ldr	r2, [pc, #40]	; (800dc0c <prvHeapInit+0xb8>)
 800dbe2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800dbe4:	683b      	ldr	r3, [r7, #0]
 800dbe6:	685b      	ldr	r3, [r3, #4]
 800dbe8:	4a09      	ldr	r2, [pc, #36]	; (800dc10 <prvHeapInit+0xbc>)
 800dbea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800dbec:	4b09      	ldr	r3, [pc, #36]	; (800dc14 <prvHeapInit+0xc0>)
 800dbee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800dbf2:	601a      	str	r2, [r3, #0]
}
 800dbf4:	bf00      	nop
 800dbf6:	3714      	adds	r7, #20
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbfe:	4770      	bx	lr
 800dc00:	200003b8 	.word	0x200003b8
 800dc04:	20003fb8 	.word	0x20003fb8
 800dc08:	20003fc0 	.word	0x20003fc0
 800dc0c:	20003fc8 	.word	0x20003fc8
 800dc10:	20003fc4 	.word	0x20003fc4
 800dc14:	20003fd4 	.word	0x20003fd4

0800dc18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b085      	sub	sp, #20
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800dc20:	4b28      	ldr	r3, [pc, #160]	; (800dcc4 <prvInsertBlockIntoFreeList+0xac>)
 800dc22:	60fb      	str	r3, [r7, #12]
 800dc24:	e002      	b.n	800dc2c <prvInsertBlockIntoFreeList+0x14>
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	60fb      	str	r3, [r7, #12]
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	687a      	ldr	r2, [r7, #4]
 800dc32:	429a      	cmp	r2, r3
 800dc34:	d8f7      	bhi.n	800dc26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	685b      	ldr	r3, [r3, #4]
 800dc3e:	68ba      	ldr	r2, [r7, #8]
 800dc40:	4413      	add	r3, r2
 800dc42:	687a      	ldr	r2, [r7, #4]
 800dc44:	429a      	cmp	r2, r3
 800dc46:	d108      	bne.n	800dc5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	685a      	ldr	r2, [r3, #4]
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	685b      	ldr	r3, [r3, #4]
 800dc50:	441a      	add	r2, r3
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	685b      	ldr	r3, [r3, #4]
 800dc62:	68ba      	ldr	r2, [r7, #8]
 800dc64:	441a      	add	r2, r3
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d118      	bne.n	800dca0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	681a      	ldr	r2, [r3, #0]
 800dc72:	4b15      	ldr	r3, [pc, #84]	; (800dcc8 <prvInsertBlockIntoFreeList+0xb0>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	429a      	cmp	r2, r3
 800dc78:	d00d      	beq.n	800dc96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	685a      	ldr	r2, [r3, #4]
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	685b      	ldr	r3, [r3, #4]
 800dc84:	441a      	add	r2, r3
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800dc8a:	68fb      	ldr	r3, [r7, #12]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	681a      	ldr	r2, [r3, #0]
 800dc90:	687b      	ldr	r3, [r7, #4]
 800dc92:	601a      	str	r2, [r3, #0]
 800dc94:	e008      	b.n	800dca8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dc96:	4b0c      	ldr	r3, [pc, #48]	; (800dcc8 <prvInsertBlockIntoFreeList+0xb0>)
 800dc98:	681a      	ldr	r2, [r3, #0]
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	601a      	str	r2, [r3, #0]
 800dc9e:	e003      	b.n	800dca8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	681a      	ldr	r2, [r3, #0]
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800dca8:	68fa      	ldr	r2, [r7, #12]
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	429a      	cmp	r2, r3
 800dcae:	d002      	beq.n	800dcb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	687a      	ldr	r2, [r7, #4]
 800dcb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800dcb6:	bf00      	nop
 800dcb8:	3714      	adds	r7, #20
 800dcba:	46bd      	mov	sp, r7
 800dcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc0:	4770      	bx	lr
 800dcc2:	bf00      	nop
 800dcc4:	20003fb8 	.word	0x20003fb8
 800dcc8:	20003fc0 	.word	0x20003fc0

0800dccc <__libc_init_array>:
 800dccc:	b570      	push	{r4, r5, r6, lr}
 800dcce:	4d0d      	ldr	r5, [pc, #52]	; (800dd04 <__libc_init_array+0x38>)
 800dcd0:	4c0d      	ldr	r4, [pc, #52]	; (800dd08 <__libc_init_array+0x3c>)
 800dcd2:	1b64      	subs	r4, r4, r5
 800dcd4:	10a4      	asrs	r4, r4, #2
 800dcd6:	2600      	movs	r6, #0
 800dcd8:	42a6      	cmp	r6, r4
 800dcda:	d109      	bne.n	800dcf0 <__libc_init_array+0x24>
 800dcdc:	4d0b      	ldr	r5, [pc, #44]	; (800dd0c <__libc_init_array+0x40>)
 800dcde:	4c0c      	ldr	r4, [pc, #48]	; (800dd10 <__libc_init_array+0x44>)
 800dce0:	f000 f82e 	bl	800dd40 <_init>
 800dce4:	1b64      	subs	r4, r4, r5
 800dce6:	10a4      	asrs	r4, r4, #2
 800dce8:	2600      	movs	r6, #0
 800dcea:	42a6      	cmp	r6, r4
 800dcec:	d105      	bne.n	800dcfa <__libc_init_array+0x2e>
 800dcee:	bd70      	pop	{r4, r5, r6, pc}
 800dcf0:	f855 3b04 	ldr.w	r3, [r5], #4
 800dcf4:	4798      	blx	r3
 800dcf6:	3601      	adds	r6, #1
 800dcf8:	e7ee      	b.n	800dcd8 <__libc_init_array+0xc>
 800dcfa:	f855 3b04 	ldr.w	r3, [r5], #4
 800dcfe:	4798      	blx	r3
 800dd00:	3601      	adds	r6, #1
 800dd02:	e7f2      	b.n	800dcea <__libc_init_array+0x1e>
 800dd04:	0800de54 	.word	0x0800de54
 800dd08:	0800de54 	.word	0x0800de54
 800dd0c:	0800de54 	.word	0x0800de54
 800dd10:	0800de58 	.word	0x0800de58

0800dd14 <memcpy>:
 800dd14:	440a      	add	r2, r1
 800dd16:	4291      	cmp	r1, r2
 800dd18:	f100 33ff 	add.w	r3, r0, #4294967295
 800dd1c:	d100      	bne.n	800dd20 <memcpy+0xc>
 800dd1e:	4770      	bx	lr
 800dd20:	b510      	push	{r4, lr}
 800dd22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd26:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd2a:	4291      	cmp	r1, r2
 800dd2c:	d1f9      	bne.n	800dd22 <memcpy+0xe>
 800dd2e:	bd10      	pop	{r4, pc}

0800dd30 <memset>:
 800dd30:	4402      	add	r2, r0
 800dd32:	4603      	mov	r3, r0
 800dd34:	4293      	cmp	r3, r2
 800dd36:	d100      	bne.n	800dd3a <memset+0xa>
 800dd38:	4770      	bx	lr
 800dd3a:	f803 1b01 	strb.w	r1, [r3], #1
 800dd3e:	e7f9      	b.n	800dd34 <memset+0x4>

0800dd40 <_init>:
 800dd40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd42:	bf00      	nop
 800dd44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd46:	bc08      	pop	{r3}
 800dd48:	469e      	mov	lr, r3
 800dd4a:	4770      	bx	lr

0800dd4c <_fini>:
 800dd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd4e:	bf00      	nop
 800dd50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dd52:	bc08      	pop	{r3}
 800dd54:	469e      	mov	lr, r3
 800dd56:	4770      	bx	lr
