// Seed: 2054933988
module module_0 ();
  id_1 :
  assert property (@(posedge id_1) 1)
  else $display(id_1);
  wire id_3;
  id_4(
      .id_0(id_2)
  );
  tri0 id_5 = id_5;
  tri0 id_6;
  assign id_2 = 1;
  id_7 :
  assert property (@(posedge id_5) 1)
  else $display(id_6, id_7, 1'b0, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  `define pp_6 0
  final begin
    id_4 <= 1;
  end
  assign `pp_6[1] = 1 ? `pp_6 : 1;
  module_0();
endmodule
