{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715446909402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715446909408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 20:01:49 2024 " "Processing started: Sat May 11 20:01:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715446909408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446909408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446909408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715446909817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/lab65_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/lab65_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios " "Found entity 1: Lab65_nios" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab65_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab65_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_irq_mapper " "Found entity 1: Lab65_nios_irq_mapper" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_irq_mapper.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0 " "Found entity 1: Lab65_nios_mm_interconnect_0" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab65_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab65_nios_mm_interconnect_0_rsp_mux_001" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915993 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_rsp_mux " "Found entity 1: Lab65_nios_mm_interconnect_0_rsp_mux" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_rsp_demux " "Found entity 1: Lab65_nios_mm_interconnect_0_rsp_demux" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Lab65_nios_mm_interconnect_0_cmd_mux_001" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_cmd_mux " "Found entity 1: Lab65_nios_mm_interconnect_0_cmd_mux" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab65_nios_mm_interconnect_0_cmd_demux_001" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_cmd_demux " "Found entity 1: Lab65_nios_mm_interconnect_0_cmd_demux" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446915999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446915999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab65_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab65_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab65_nios_mm_interconnect_0_router_003_default_decode" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916000 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_mm_interconnect_0_router_003 " "Found entity 2: Lab65_nios_mm_interconnect_0_router_003" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab65_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab65_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab65_nios_mm_interconnect_0_router_002_default_decode" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916002 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_mm_interconnect_0_router_002 " "Found entity 2: Lab65_nios_mm_interconnect_0_router_002" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab65_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab65_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab65_nios_mm_interconnect_0_router_001_default_decode" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916003 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_mm_interconnect_0_router_001 " "Found entity 2: Lab65_nios_mm_interconnect_0_router_001" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab65_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab65_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab65_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715446916004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_mm_interconnect_0_router_default_decode " "Found entity 1: Lab65_nios_mm_interconnect_0_router_default_decode" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_mm_interconnect_0_router " "Found entity 2: Lab65_nios_mm_interconnect_0_router" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab65_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect " "Found entity 1: Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_timer " "Found entity 1: Lab65_nios_timer" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_timer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_onchip_mem " "Found entity 1: Lab65_nios_onchip_mem" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys " "Found entity 1: Lab65_nios_nios2_qsys" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_cpu_register_bank_a_module " "Found entity 1: Lab65_nios_nios2_qsys_cpu_register_bank_a_module" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_nios2_qsys_cpu_register_bank_b_module " "Found entity 2: Lab65_nios_nios2_qsys_cpu_register_bank_b_module" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab65_nios_nios2_qsys_cpu_nios2_oci_debug " "Found entity 3: Lab65_nios_nios2_qsys_cpu_nios2_oci_debug" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab65_nios_nios2_qsys_cpu_nios2_oci_break " "Found entity 4: Lab65_nios_nios2_qsys_cpu_nios2_oci_break" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 5: Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 6: Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 7: Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "8 Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 8: Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "9 Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 9: Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "10 Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "12 Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "13 Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 13: Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "14 Lab65_nios_nios2_qsys_cpu_nios2_oci_pib " "Found entity 14: Lab65_nios_nios2_qsys_cpu_nios2_oci_pib" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "15 Lab65_nios_nios2_qsys_cpu_nios2_oci_im " "Found entity 15: Lab65_nios_nios2_qsys_cpu_nios2_oci_im" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "16 Lab65_nios_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 16: Lab65_nios_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "17 Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 17: Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "18 Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 18: Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "19 Lab65_nios_nios2_qsys_cpu_nios2_ocimem " "Found entity 19: Lab65_nios_nios2_qsys_cpu_nios2_ocimem" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "20 Lab65_nios_nios2_qsys_cpu_nios2_oci " "Found entity 20: Lab65_nios_nios2_qsys_cpu_nios2_oci" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""} { "Info" "ISGN_ENTITY_NAME" "21 Lab65_nios_nios2_qsys_cpu " "Found entity 21: Lab65_nios_nios2_qsys_cpu" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: Lab65_nios_nios2_qsys_cpu_debug_slave_tck" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_nios2_qsys_cpu_test_bench " "Found entity 1: Lab65_nios_nios2_qsys_cpu_test_bench" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_test_bench.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_led " "Found entity 1: Lab65_nios_led" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_led.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_jtag_uart_sim_scfifo_w " "Found entity 1: Lab65_nios_jtag_uart_sim_scfifo_w" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab65_nios_jtag_uart_scfifo_w " "Found entity 2: Lab65_nios_jtag_uart_scfifo_w" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916042 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab65_nios_jtag_uart_sim_scfifo_r " "Found entity 3: Lab65_nios_jtag_uart_sim_scfifo_r" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916042 ""} { "Info" "ISGN_ENTITY_NAME" "4 Lab65_nios_jtag_uart_scfifo_r " "Found entity 4: Lab65_nios_jtag_uart_scfifo_r" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916042 ""} { "Info" "ISGN_ENTITY_NAME" "5 Lab65_nios_jtag_uart " "Found entity 5: Lab65_nios_jtag_uart" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/lab65_nios_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/lab65_nios_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab65_nios_Data_a " "Found entity 1: Lab65_nios_Data_a" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_Data_a.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_Data_a.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab65_nios/synthesis/submodules/ci_power.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab65_nios/synthesis/submodules/ci_power.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CI_Power " "Found entity 1: CI_Power" {  } { { "Lab65_nios/synthesis/submodules/CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "Lab6.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci_power.sv 1 1 " "Found 1 design units, including 1 entities, in source file ci_power.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CI_Power " "Found entity 1: CI_Power" {  } { { "CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/CI_Power.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6 " "Elaborating entity \"Lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715446916098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios Lab65_nios:u0 " "Elaborating entity \"Lab65_nios\" for hierarchy \"Lab65_nios:u0\"" {  } { { "Lab6.sv" "u0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab6.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_Power Lab65_nios:u0\|CI_Power:ci_pwr " "Elaborating entity \"CI_Power\" for hierarchy \"Lab65_nios:u0\|CI_Power:ci_pwr\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "ci_pwr" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_Data_a Lab65_nios:u0\|Lab65_nios_Data_a:data_a " "Elaborating entity \"Lab65_nios_Data_a\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_Data_a:data_a\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "data_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_jtag_uart Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart " "Elaborating entity \"Lab65_nios_jtag_uart\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "jtag_uart" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_jtag_uart_scfifo_w Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w " "Elaborating entity \"Lab65_nios_jtag_uart_scfifo_w\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "the_Lab65_nios_jtag_uart_scfifo_w" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "wfifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446916269 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446916269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[63\]" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916304 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\] Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[63\]\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916469 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_btc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_btc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_btc " "Found entity 1: mux_btc" {  } { { "db/mux_btc.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/mux_btc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_btc Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_btc:auto_generated " "Elaborating entity \"mux_btc\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_btc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916566 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5bf " "Found entity 1: cntr_5bf" {  } { { "db/cntr_5bf.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/cntr_5bf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5bf Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_5bf:auto_generated " "Elaborating entity \"cntr_5bf\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_5bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bfg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bfg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bfg " "Found entity 1: cmpr_bfg" {  } { { "db/cmpr_bfg.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/cmpr_bfg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446916668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446916668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_bfg Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_bfg:auto_generated " "Elaborating entity \"cmpr_bfg\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_bfg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_w:the_Lab65_nios_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_jtag_uart_scfifo_r Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_r:the_Lab65_nios_jtag_uart_scfifo_r " "Elaborating entity \"Lab65_nios_jtag_uart_scfifo_r\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|Lab65_nios_jtag_uart_scfifo_r:the_Lab65_nios_jtag_uart_scfifo_r\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "the_Lab65_nios_jtag_uart_scfifo_r" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "Lab65_nios_jtag_uart_alt_jtag_atlantic" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446916993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917018 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446917018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_jtag_uart:jtag_uart\|alt_jtag_atlantic:Lab65_nios_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_led Lab65_nios:u0\|Lab65_nios_led:led " "Elaborating entity \"Lab65_nios_led\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_led:led\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "led" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys " "Elaborating entity \"Lab65_nios_nios2_qsys\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "nios2_qsys" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys.v" "cpu" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_test_bench Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_test_bench:the_Lab65_nios_nios2_qsys_cpu_test_bench " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_test_bench\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_test_bench:the_Lab65_nios_nios2_qsys_cpu_test_bench\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_test_bench" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_register_bank_a_module Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "Lab65_nios_nios2_qsys_cpu_register_bank_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917596 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446917596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446917626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446917626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_a_module:Lab65_nios_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_register_bank_b_module Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_b_module:Lab65_nios_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_register_bank_b_module:Lab65_nios_nios2_qsys_cpu_register_bank_b\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "Lab65_nios_nios2_qsys_cpu_register_bank_b" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 4635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_debug Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_debug:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917696 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446917696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_break Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_break:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_break" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_xbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dbrk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace\|Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab65_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_dtrace\|Lab65_nios_nios2_qsys_cpu_nios2_oci_td_mode:Lab65_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "Lab65_nios_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo\|Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_pib Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_pib:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_pib" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_oci_im Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_oci_im:the_Lab65_nios_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_oci_im" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg:the_Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_avalon_reg" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_nios2_ocimem Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "Lab65_nios_nios2_qsys_cpu_ociram_sp_ram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446917896 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446917896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446917926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446917926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_nios2_ocimem:the_Lab65_nios_nios2_qsys_cpu_nios2_ocimem\|Lab65_nios_nios2_qsys_cpu_ociram_sp_ram_module:Lab65_nios_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_debug_slave_tck Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab65_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab65_nios_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab65_nios_nios2_qsys_cpu_debug_slave_tck:the_Lab65_nios_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "the_Lab65_nios_nios2_qsys_cpu_debug_slave_tck" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk:the_Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "the_Lab65_nios_nios2_qsys_cpu_debug_slave_sysclk" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446917974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "Lab65_nios_nios2_qsys_cpu_debug_slave_phy" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918012 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446918012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys:nios2_qsys\|Lab65_nios_nios2_qsys_cpu:cpu\|Lab65_nios_nios2_qsys_cpu_nios2_oci:the_Lab65_nios_nios2_qsys_cpu_nios2_oci\|Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper:the_Lab65_nios_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Lab65_nios_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_onchip_mem Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem " "Elaborating entity \"Lab65_nios_onchip_mem\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "onchip_mem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446918069 ""}  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446918069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qf1 " "Found entity 1: altsyncram_6qf1" {  } { { "db/altsyncram_6qf1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/altsyncram_6qf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446918099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446918099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qf1 Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated " "Elaborating entity \"altsyncram_6qf1\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918100 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/onchip_mem.hex -- setting all initial values to 0" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_onchip_mem.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1715446918102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_timer Lab65_nios:u0\|Lab65_nios_timer:timer " "Elaborating entity \"Lab65_nios_timer\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_timer:timer\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "timer" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Lab65_nios:u0\|altera_customins_master_translator:nios2_qsys_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Lab65_nios:u0\|altera_customins_master_translator:nios2_qsys_custom_instruction_master_translator\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "nios2_qsys_custom_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918162 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715446918164 "|Lab6|Lab65_nios:u0|altera_customins_master_translator:nios2_qsys_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect Lab65_nios:u0\|Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect:nios2_qsys_custom_instruction_master_comb_xconnect " "Elaborating entity \"Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_nios2_qsys_custom_instruction_master_comb_xconnect:nios2_qsys_custom_instruction_master_comb_xconnect\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "nios2_qsys_custom_instruction_master_comb_xconnect" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Lab65_nios:u0\|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Lab65_nios:u0\|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_comb_slave_translator0\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "nios2_qsys_custom_instruction_master_comb_slave_translator0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715446918179 "|Lab6|Lab65_nios:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715446918180 "|Lab6|Lab65_nios:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715446918180 "|Lab6|Lab65_nios:u0|altera_customins_slave_translator:nios2_qsys_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab65_nios_mm_interconnect_0\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "led_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 1354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router:router " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router:router\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_default_decode Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router:router\|Lab65_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router:router\|Lab65_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_001 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_001\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_001_default_decode Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_001:router_001\|Lab65_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_001:router_001\|Lab65_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_002 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_002\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_002_default_decode Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_002:router_002\|Lab65_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_002:router_002\|Lab65_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_003 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_003\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "router_003" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_router_003_default_decode Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_003:router_003\|Lab65_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab65_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_router_003:router_003\|Lab65_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_cmd_demux Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab65_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_cmd_demux_001 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_cmd_mux Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab65_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_cmd_mux_001 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_rsp_demux Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab65_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_rsp_mux Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab65_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_rsp_mux_001 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_avalon_st_adapter Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab65_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_mm_interconnect_0:mm_interconnect_0\|Lab65_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab65_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab65_nios_irq_mapper Lab65_nios:u0\|Lab65_nios_irq_mapper:irq_mapper " "Elaborating entity \"Lab65_nios_irq_mapper\" for hierarchy \"Lab65_nios:u0\|Lab65_nios_irq_mapper:irq_mapper\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "irq_mapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab65_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab65_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "Lab65_nios/synthesis/Lab65_nios.v" "rst_controller" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab65_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab65_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab65_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab65_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab65_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab65_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446918670 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715446919455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.11.21:02:02 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl " "2024.05.11.21:02:02 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446922112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446923809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446923913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446925919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446925967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926089 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1715446926765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7bb2859b/alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446926901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446926951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446926953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446926985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446926985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446927038 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446927038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446927038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446927078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446927078 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Lab65_nios:u0\|CI_Power:ci_pwr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Lab65_nios:u0\|CI_Power:ci_pwr\|Mult0\"" {  } { { "Lab65_nios/synthesis/submodules/CI_Power.sv" "Mult0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715446929909 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715446929909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\"" {  } { { "Lab65_nios/synthesis/submodules/CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446929996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0 " "Instantiated megafunction \"Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715446929996 ""}  } { { "Lab65_nios/synthesis/submodules/CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715446929996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715446930030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446930030 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Lab65_nios/synthesis/submodules/CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 7 -1 0 } } { "Lab65_nios/synthesis/Lab65_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 111 0 0 } } { "Lab6.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab6.sv" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715446930081 "|Lab6|Lab65_nios:u0|CI_Power:ci_pwr|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Lab65_nios:u0\|CI_Power:ci_pwr\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Lab65_nios/synthesis/submodules/CI_Power.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/CI_Power.sv" 7 -1 0 } } { "Lab65_nios/synthesis/Lab65_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/Lab65_nios.v" 111 0 0 } } { "Lab6.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab6.sv" 14 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715446930081 "|Lab6|Lab65_nios:u0|CI_Power:ci_pwr|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715446930081 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715446930081 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715446930390 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715446930474 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715446930474 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2907 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 3938 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 3545 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_jtag_uart.v" 398 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_nios2_qsys_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Lab65_nios/synthesis/submodules/Lab65_nios_timer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/Lab65_nios_timer.v" 167 -1 0 } } { "Lab65_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/Lab65_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715446930488 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715446930488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446931407 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715446933498 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1715446933575 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1715446933575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446933663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/output_files/Lab6.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/course project/Part 2/Lab_NIOSII_6/Lab6/output_files/Lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446934070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715446936009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715446936009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4046 " "Implemented 4046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715446936320 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715446936320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3889 " "Implemented 3889 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715446936320 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715446936320 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715446936320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715446936320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715446936361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 20:02:16 2024 " "Processing ended: Sat May 11 20:02:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715446936361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715446936361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715446936361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715446936361 ""}
