// Seed: 1180328019
module module_0 (
    output logic id_0,
    output logic id_1
);
  logic id_2 = |{1, id_2};
  logic id_3;
  wor   id_4;
  assign id_0 = 1'h0;
  logic id_5 = 1;
  logic id_6;
  assign id_4[1] = "";
endmodule
