INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/light_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module light_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/pipline_cpu/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
