{
  "Top": "ms_mergesort",
  "RtlTop": "ms_mergesort",
  "RtlPrefix": "",
  "RtlSubPrefix": "ms_mergesort_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1761",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"a": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "a_address0",
          "name": "a_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_ce0",
          "name": "a_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_we0",
          "name": "a_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_d0",
          "name": "a_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "a_q0",
          "name": "a_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_latency=0",
      "config_export -vivado_impl_strategy=Flow_Quick",
      "config_export -vivado_synth_strategy=Flow_RuntimeOptimized",
      "config_export -flow=impl",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_expression_balance ms_mergesort -off",
      "set_directive_inline merge",
      "set_directive_pipeline ms_mergesort\/mergesort_label1 -off",
      "set_directive_pipeline ms_mergesort\/mergesort_label2 -style stp",
      "set_directive_unroll merge\/merge_label1 -factor 2",
      "set_directive_pipeline merge\/merge_label1 -off",
      "set_directive_unroll merge\/merge_label2 -factor 2",
      "set_directive_pipeline merge\/merge_label2 -off",
      "set_directive_pipeline merge\/merge_label3 -style stp",
      "set_directive_bind_storage ms_mergesort -impl bram -latency -1 -type ram_1p a",
      "set_directive_array_partition merge -type cyclic -factor 2 temp",
      "set_directive_array_reshape merge -type block -factor 2 temp",
      "set_directive_bind_storage merge -impl bram -latency -1 -type ram_1p temp",
      "set_directive_bind_op ms_mergesort\/mergesort_label1 -impl fabric -latency -1 -op add i",
      "set_directive_bind_op ms_mergesort\/mergesort_label2 -impl fabric -latency -1 -op add i",
      "set_directive_bind_op ms_mergesort\/mergesort_label2 -impl dsp -latency -1 -op add m",
      "set_directive_bind_op merge\/merge_label1 -impl dsp -latency -1 -op add i",
      "set_directive_bind_op merge\/merge_label2 -impl dsp -latency -1 -op add j",
      "set_directive_bind_op merge\/merge_label3 -impl fabric -latency -1 -op add k",
      "set_directive_top ms_mergesort -name ms_mergesort",
      "set_directive_top ms_mergesort -name ms_mergesort"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ms_mergesort"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ms_mergesort",
    "Version": "1.0",
    "DisplayName": "Ms_mergesort",
    "Revision": "2114240829",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ms_mergesort_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/local_support.c",
      "..\/..\/sort.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/ms_mergesort_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ms_mergesort_ms_mergesort_Pipeline_merge_label3.vhd",
      "impl\/vhdl\/ms_mergesort_ms_mergesort_Pipeline_merge_label31.vhd",
      "impl\/vhdl\/ms_mergesort_mux_21_32_1_1.vhd",
      "impl\/vhdl\/ms_mergesort_temp_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/ms_mergesort.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ms_mergesort_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ms_mergesort_ms_mergesort_Pipeline_merge_label3.v",
      "impl\/verilog\/ms_mergesort_ms_mergesort_Pipeline_merge_label31.v",
      "impl\/verilog\/ms_mergesort_mux_21_32_1_1.v",
      "impl\/verilog\/ms_mergesort_temp_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/ms_mergesort.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ms_mergesort.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"a_address0": "DATA"},
      "ports": ["a_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"a_d0": "DATA"},
      "ports": ["a_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "a_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"a_q0": "DATA"},
      "ports": ["a_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "a"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_address0": {
      "dir": "out",
      "width": "11"
    },
    "a_ce0": {
      "dir": "out",
      "width": "1"
    },
    "a_we0": {
      "dir": "out",
      "width": "1"
    },
    "a_d0": {
      "dir": "out",
      "width": "32"
    },
    "a_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ms_mergesort",
      "Instances": [
        {
          "ModuleName": "ms_mergesort_Pipeline_merge_label31",
          "InstanceName": "grp_ms_mergesort_Pipeline_merge_label31_fu_295"
        },
        {
          "ModuleName": "ms_mergesort_Pipeline_merge_label3",
          "InstanceName": "grp_ms_mergesort_Pipeline_merge_label3_fu_306"
        }
      ]
    },
    "Info": {
      "ms_mergesort_Pipeline_merge_label31": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ms_mergesort_Pipeline_merge_label3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ms_mergesort": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ms_mergesort_Pipeline_merge_label31": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.464"
        },
        "Loops": [{
            "Name": "merge_label3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "327",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "1069",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ms_mergesort_Pipeline_merge_label3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.464"
        },
        "Loops": [{
            "Name": "merge_label3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "327",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "1069",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ms_mergesort": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.422"
        },
        "Loops": [{
            "Name": "mergesort_label1",
            "TripCount": "11",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "mergesort_label2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "merge_label1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "merge_label2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "merge_label1",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "merge_label2",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "~0",
          "FF": "1941",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "4810",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-01 05:09:21 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
