Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 14 00:30:30 2020
| Host         : 51NH7Y2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WRAPPER_timing_summary_routed.rpt -pb WRAPPER_timing_summary_routed.pb -rpx WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : WRAPPER
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: _rst (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[0]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[2]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: count_reg[3]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
 1953109.875         0.000                      0                   55         0.140         0.000                      0                   55    976561.313         0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                 Period(ns)      Frequency(MHz)
-----        ------------                 ----------      --------------
sys_clk_pin  {0.000 976561.976}           1953125.000     0.001           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin    1953109.875         0.000                      0                   32         0.140         0.000                      0                   32    976561.313         0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock                WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------                -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin         1953111.625         0.000                      0                   23         0.787         0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  1953109.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack   976561.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1953109.875ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 5.368ns (35.674%)  route 9.679ns (64.326%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.210    17.137    count__0[2]
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.152    17.289 r  row_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.822    18.111    row_reg[3]_LDC_i_2_n_0
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     1.087    19.198 f  row_reg[3]_LDC/Q
                         net (fo=1, routed)           0.948    20.146    row_reg[3]_LDC_n_0
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.124    20.270 r  row3_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.200    20.471    row3_OBUF
    SLICE_X42Y46         FDPE                                         r  row_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y46         FDPE                                         r  row_reg[3]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y46         FDPE (Setup_fdpe_C_D)       -0.031 1953130.375    row_reg[3]_P
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -20.471    
  -------------------------------------------------------------------
                         slack                              1953109.875    

Slack (MET) :             1953110.125ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.847ns  (logic 5.368ns (36.156%)  route 9.479ns (63.844%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.210    17.137    count__0[2]
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.152    17.289 r  row_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.822    18.111    row_reg[3]_LDC_i_2_n_0
    SLICE_X43Y45         LDCE (SetClr_ldce_CLR_Q)     1.087    19.198 f  row_reg[3]_LDC/Q
                         net (fo=1, routed)           0.948    20.146    row_reg[3]_LDC_n_0
    SLICE_X43Y46         LUT3 (Prop_lut3_I1_O)        0.124    20.270 r  row3_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000    20.270    row3_OBUF
    SLICE_X43Y46         FDCE                                         r  row_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  row_reg[3]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y46         FDCE (Setup_fdce_C_D)        0.029 1953130.375    row_reg[3]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -20.270    
  -------------------------------------------------------------------
                         slack                              1953110.125    

Slack (MET) :             1953110.375ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.658ns  (logic 5.368ns (36.623%)  route 9.290ns (63.377%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.365    17.292    count__0[2]
    SLICE_X42Y44         LUT5 (Prop_lut5_I3_O)        0.150    17.442 r  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.538    17.980    row_reg[5]_LDC_i_2_n_0
    SLICE_X41Y44         LDCE (SetClr_ldce_CLR_Q)     1.089    19.069 f  row_reg[5]_LDC/Q
                         net (fo=1, routed)           0.296    19.365    row_reg[5]_LDC_n_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I1_O)        0.124    19.489 r  row5_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.592    20.081    row5_OBUF
    SLICE_X43Y44         FDPE                                         r  row_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y44         FDPE                                         r  row_reg[5]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y44         FDPE (Setup_fdpe_C_D)       -0.067 1953130.250    row_reg[5]_P
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -20.081    
  -------------------------------------------------------------------
                         slack                              1953110.375    

Slack (MET) :             1953110.375ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.554ns  (logic 5.368ns (36.883%)  route 9.186ns (63.117%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.782    16.709    count__0[2]
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.117    16.826 r  row_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.543    17.369    row_reg[6]_LDC_i_2_n_0
    SLICE_X42Y34         LDCE (SetClr_ldce_CLR_Q)     1.122    18.491 f  row_reg[6]_LDC/Q
                         net (fo=1, routed)           0.810    19.301    row_reg[6]_LDC_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124    19.425 r  row6_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.553    19.978    row6_OBUF
    SLICE_X41Y34         FDPE                                         r  row_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953130.000    clk_IBUF_BUFG
    SLICE_X41Y34         FDPE                                         r  row_reg[6]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X41Y34         FDPE (Setup_fdpe_C_D)       -0.067 1953130.250    row_reg[6]_P
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.978    
  -------------------------------------------------------------------
                         slack                              1953110.375    

Slack (MET) :             1953110.375ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.588ns  (logic 5.374ns (36.837%)  route 9.214ns (63.163%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.166    17.093    count__0[2]
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.153    17.246 r  row_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.539    17.785    row_reg[7]_LDC_i_2_n_0
    SLICE_X40Y34         LDCE (SetClr_ldce_CLR_Q)     1.092    18.877 f  row_reg[7]_LDC/Q
                         net (fo=1, routed)           0.809    19.686    row_reg[7]_LDC_n_0
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.124    19.810 r  row7_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.202    20.012    row7_OBUF
    SLICE_X38Y34         FDCE                                         r  row_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.572 1953130.000    clk_IBUF_BUFG
    SLICE_X38Y34         FDCE                                         r  row_reg[7]_C/C
                         clock pessimism              0.391 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X38Y34         FDCE (Setup_fdce_C_D)       -0.031 1953130.375    row_reg[7]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -20.012    
  -------------------------------------------------------------------
                         slack                              1953110.375    

Slack (MET) :             1953110.500ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 5.379ns (37.256%)  route 9.059ns (62.744%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          0.859    16.786    count__0[2]
    SLICE_X42Y35         LUT5 (Prop_lut5_I3_O)        0.148    16.934 r  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.589    17.523    row_reg[0]_LDC_i_2_n_0
    SLICE_X42Y35         LDCE (SetClr_ldce_CLR_Q)     1.102    18.625 f  row_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519    19.144    row_reg[0]_LDC_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.268 r  row0_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.593    19.861    row0_OBUF
    SLICE_X43Y35         FDCE                                         r  row_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  row_reg[0]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y35         FDCE (Setup_fdce_C_D)       -0.067 1953130.250    row_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.861    
  -------------------------------------------------------------------
                         slack                              1953110.500    

Slack (MET) :             1953110.500ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 5.379ns (37.256%)  route 9.059ns (62.744%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          0.859    16.786    count__0[2]
    SLICE_X42Y35         LUT5 (Prop_lut5_I3_O)        0.148    16.934 r  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.589    17.523    row_reg[0]_LDC_i_2_n_0
    SLICE_X42Y35         LDCE (SetClr_ldce_CLR_Q)     1.102    18.625 f  row_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519    19.144    row_reg[0]_LDC_n_0
    SLICE_X42Y35         LUT3 (Prop_lut3_I1_O)        0.124    19.268 r  row0_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.593    19.861    row0_OBUF
    SLICE_X42Y36         FDPE                                         r  row_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y36         FDPE                                         r  row_reg[0]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y36         FDPE (Setup_fdpe_C_D)       -0.031 1953130.375    row_reg[0]_P
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.861    
  -------------------------------------------------------------------
                         slack                              1953110.500    

Slack (MET) :             1953110.500ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.474ns  (logic 5.381ns (37.177%)  route 9.093ns (62.823%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.225    17.152    count__0[2]
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    17.302 r  row_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.595    17.898    row_reg[4]_LDC_i_2_n_0
    SLICE_X42Y45         LDCE (SetClr_ldce_CLR_Q)     1.102    19.000 f  row_reg[4]_LDC/Q
                         net (fo=1, routed)           0.567    19.567    row_reg[4]_LDC_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I1_O)        0.124    19.691 r  row4_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.206    19.897    row4_OBUF
    SLICE_X40Y45         FDCE                                         r  row_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row_reg[4]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)       -0.067 1953130.250    row_reg[4]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.897    
  -------------------------------------------------------------------
                         slack                              1953110.500    

Slack (MET) :             1953110.500ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.468ns  (logic 5.368ns (37.102%)  route 9.100ns (62.898%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.365    17.292    count__0[2]
    SLICE_X42Y44         LUT5 (Prop_lut5_I3_O)        0.150    17.442 r  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.538    17.980    row_reg[5]_LDC_i_2_n_0
    SLICE_X41Y44         LDCE (SetClr_ldce_CLR_Q)     1.089    19.069 f  row_reg[5]_LDC/Q
                         net (fo=1, routed)           0.296    19.365    row_reg[5]_LDC_n_0
    SLICE_X42Y44         LUT3 (Prop_lut3_I1_O)        0.124    19.489 r  row5_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.402    19.892    row5_OBUF
    SLICE_X42Y44         FDCE                                         r  row_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  row_reg[5]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y44         FDCE (Setup_fdce_C_D)       -0.031 1953130.375    row_reg[5]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.892    
  -------------------------------------------------------------------
                         slack                              1953110.500    

Slack (MET) :             1953110.500ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 5.368ns (37.066%)  route 9.114ns (62.934%))
  Logic Levels:           13  (LDCE=4 LUT3=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.782    16.709    count__0[2]
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.117    16.826 r  row_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.543    17.369    row_reg[6]_LDC_i_2_n_0
    SLICE_X42Y34         LDCE (SetClr_ldce_CLR_Q)     1.122    18.491 f  row_reg[6]_LDC/Q
                         net (fo=1, routed)           0.810    19.301    row_reg[6]_LDC_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I1_O)        0.124    19.425 r  row6_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.481    19.906    row6_OBUF
    SLICE_X43Y34         FDCE                                         r  row_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.573 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y34         FDCE                                         r  row_reg[6]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y34         FDCE (Setup_fdce_C_D)       -0.067 1953130.250    row_reg[6]_C
  -------------------------------------------------------------------
                         required time                      1953130.375    
                         arrival time                         -19.906    
  -------------------------------------------------------------------
                         slack                              1953110.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 row_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  row_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  row_reg[2]_C/Q
                         net (fo=1, routed)           0.087     1.735    row_reg[2]_C_n_0
    SLICE_X42Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.780 r  row2_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     1.780    row2_OBUF
    SLICE_X42Y47         FDPE                                         r  row_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.023    clk_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  row_reg[2]_P/C
                         clock pessimism             -0.503     1.520    
    SLICE_X42Y47         FDPE (Hold_fdpe_C_D)         0.120     1.640    row_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 row_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  row_reg[4]_C/Q
                         net (fo=1, routed)           0.086     1.732    row_reg[4]_C_n_0
    SLICE_X41Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  row4_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.000     1.777    row4_OBUF
    SLICE_X41Y45         FDPE                                         r  row_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y45         FDPE                                         r  row_reg[4]_P/C
                         clock pessimism             -0.503     1.519    
    SLICE_X41Y45         FDPE (Hold_fdpe_C_D)         0.091     1.610    row_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_reg[2]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[2]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  data_reg[2]_C/Q
                         net (fo=2, routed)           0.068     1.732    data2_OBUF
    SLICE_X42Y17         FDCE                                         r  data_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[2]_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.063     1.563    data_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 data_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  data_reg[3]_C/Q
                         net (fo=2, routed)           0.068     1.732    data3_OBUF
    SLICE_X42Y17         FDCE                                         r  data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[3]_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.063     1.563    data_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[4]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  data_reg[4]_C/Q
                         net (fo=2, routed)           0.068     1.738    data4_OBUF
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X42Y6          FDCE                                         r  data_reg[4]_C/C
                         clock pessimism             -0.516     1.506    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.059     1.565    data_reg[4]_C
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[6]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  data_reg[6]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  data_reg[6]_C/Q
                         net (fo=2, routed)           0.068     1.734    data6_OBUF
    SLICE_X42Y15         FDCE                                         r  data_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  data_reg[6]_C/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDCE (Hold_fdce_C_D)         0.059     1.561    data_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 data_reg[5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  data_reg[5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDCE (Prop_fdce_C_Q)         0.164     1.669 r  data_reg[5]_C/Q
                         net (fo=2, routed)           0.068     1.737    data5_OBUF
    SLICE_X42Y8          FDCE                                         r  data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X42Y8          FDCE                                         r  data_reg[5]_C/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y8          FDCE (Hold_fdce_C_D)         0.059     1.564    data_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 data_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.164ns (70.006%)  route 0.070ns (29.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  data_reg[0]_C/Q
                         net (fo=2, routed)           0.070     1.734    data0_OBUF
    SLICE_X42Y17         FDCE                                         r  data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[0]_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.059     1.559    data_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.502    clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  data_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDCE (Prop_fdce_C_Q)         0.164     1.666 r  data_reg[7]_C/Q
                         net (fo=2, routed)           0.068     1.734    data7_OBUF
    SLICE_X42Y15         FDCE                                         r  data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X42Y15         FDCE                                         r  data_reg[7]_C/C
                         clock pessimism             -0.514     1.502    
    SLICE_X42Y15         FDCE (Hold_fdce_C_D)         0.052     1.554    data_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            data_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDCE (Prop_fdce_C_Q)         0.164     1.664 r  data_reg[1]_C/Q
                         net (fo=2, routed)           0.068     1.732    data1_OBUF
    SLICE_X42Y17         FDCE                                         r  data_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     2.014    clk_IBUF_BUFG
    SLICE_X42Y17         FDCE                                         r  data_reg[1]_C/C
                         clock pessimism             -0.514     1.500    
    SLICE_X42Y17         FDCE (Hold_fdce_C_D)         0.052     1.552    data_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 976562.000 }
Period(ns):         1953125.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1953125.000  1953122.788  BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X42Y42    count_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X43Y41    count_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X43Y38    count_reg[1]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X42Y37    count_reg[1]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X42Y39    count_reg[2]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X41Y39    count_reg[2]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X41Y40    count_reg[3]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X42Y40    count_reg[3]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         1953125.000  1953123.952  SLICE_X42Y17    data_reg[0]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y42    count_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y42    count_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X43Y41    count_reg[0]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X43Y41    count_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X43Y38    count_reg[1]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X43Y38    count_reg[1]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y37    count_reg[1]_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y37    count_reg[1]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y39    count_reg[2]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         976562.966   976562.442   SLICE_X42Y39    count_reg[2]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y42    count_reg[0]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.860   976561.336   SLICE_X43Y41    count_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X43Y38    count_reg[1]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y37    count_reg[1]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y39    count_reg[2]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.860   976561.336   SLICE_X41Y39    count_reg[2]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X41Y40    count_reg[3]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y40    count_reg[3]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y17    data_reg[0]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         976561.860   976561.336   SLICE_X42Y17    data_reg[1]_C/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack  1953111.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1953111.625ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[0]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.838ns  (logic 4.151ns (32.334%)  route 8.687ns (67.666%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.597    17.524    count__0[2]
    SLICE_X42Y41         LUT5 (Prop_lut5_I2_O)        0.146    17.670 f  count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.591    18.261    count_reg[0]_LDC_i_1_n_0
    SLICE_X43Y41         FDPE                                         f  count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.578 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y41         FDPE (Recov_fdpe_C_PRE)     -0.563 1953129.750    count_reg[0]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -18.261    
  -------------------------------------------------------------------
                         slack                              1953111.625    

Slack (MET) :             1953111.625ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.842ns  (logic 4.129ns (32.151%)  route 8.713ns (67.849%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.365    17.292    count__0[2]
    SLICE_X42Y44         LUT5 (Prop_lut5_I3_O)        0.124    17.416 f  row_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.849    18.266    row_reg[2]_LDC_i_1_n_0
    SLICE_X42Y47         FDPE                                         f  row_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.580 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  row_reg[2]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y47         FDPE (Recov_fdpe_C_PRE)     -0.361 1953130.000    row_reg[2]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -18.266    
  -------------------------------------------------------------------
                         slack                              1953111.625    

Slack (MET) :             1953111.750ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.795ns  (logic 4.129ns (32.270%)  route 8.666ns (67.730%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.225    17.152    count__0[2]
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.124    17.276 f  row_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.942    18.218    row_reg[4]_LDC_i_1_n_0
    SLICE_X41Y45         FDPE                                         f  row_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X41Y45         FDPE                                         r  row_reg[4]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X41Y45         FDPE (Recov_fdpe_C_PRE)     -0.359 1953130.000    row_reg[4]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -18.218    
  -------------------------------------------------------------------
                         slack                              1953111.750    

Slack (MET) :             1953111.875ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[4]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.399ns  (logic 4.155ns (33.509%)  route 8.244ns (66.491%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.225    17.152    count__0[2]
    SLICE_X42Y45         LUT5 (Prop_lut5_I3_O)        0.150    17.302 f  row_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.520    17.823    row_reg[4]_LDC_i_2_n_0
    SLICE_X40Y45         FDCE                                         f  row_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X40Y45         FDCE                                         r  row_reg[4]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X40Y45         FDCE (Recov_fdce_C_CLR)     -0.609 1953129.750    row_reg[4]_C
  -------------------------------------------------------------------
                         required time                      1953129.625    
                         arrival time                         -17.823    
  -------------------------------------------------------------------
                         slack                              1953111.875    

Slack (MET) :             1953111.875ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 4.155ns (32.939%)  route 8.459ns (67.061%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.365    17.292    count__0[2]
    SLICE_X42Y44         LUT5 (Prop_lut5_I3_O)        0.150    17.442 f  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.595    18.038    row_reg[5]_LDC_i_2_n_0
    SLICE_X42Y44         FDCE                                         f  row_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  row_reg[5]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y44         FDCE (Recov_fdce_C_CLR)     -0.523 1953129.875    row_reg[5]_C
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -18.038    
  -------------------------------------------------------------------
                         slack                              1953111.875    

Slack (MET) :             1953111.875ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[7]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.638ns  (logic 4.129ns (32.671%)  route 8.509ns (67.329%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.166    17.093    count__0[2]
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.124    17.217 f  row_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.845    18.061    row_reg[7]_LDC_i_1_n_0
    SLICE_X39Y34         FDPE                                         f  row_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.572 1953130.000    clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  row_reg[7]_P/C
                         clock pessimism              0.391 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X39Y34         FDPE (Recov_fdpe_C_PRE)     -0.359 1953130.000    row_reg[7]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                              1953111.875    

Slack (MET) :             1953112.000ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 4.157ns (33.999%)  route 8.070ns (66.001%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 f  count[2]_C_i_1/O
                         net (fo=24, routed)          1.210    17.137    count__0[2]
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.152    17.289 f  row_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.361    17.650    row_reg[3]_LDC_i_2_n_0
    SLICE_X43Y46         FDCE                                         f  row_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  row_reg[3]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y46         FDCE (Recov_fdce_C_CLR)     -0.607 1953129.750    row_reg[3]_C
  -------------------------------------------------------------------
                         required time                      1953129.625    
                         arrival time                         -17.650    
  -------------------------------------------------------------------
                         slack                              1953112.000    

Slack (MET) :             1953112.000ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.515ns  (logic 4.129ns (32.992%)  route 8.386ns (67.008%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          1.210    17.137    count__0[2]
    SLICE_X43Y45         LUT5 (Prop_lut5_I3_O)        0.124    17.261 f  row_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.677    17.939    row_reg[3]_LDC_i_1_n_0
    SLICE_X42Y46         FDPE                                         f  row_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.579 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y46         FDPE                                         r  row_reg[3]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y46         FDPE (Recov_fdpe_C_PRE)     -0.361 1953130.000    row_reg[3]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -17.939    
  -------------------------------------------------------------------
                         slack                              1953112.000    

Slack (MET) :             1953112.125ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[0]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 4.153ns (34.324%)  route 7.946ns (65.676%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.859    16.786    count__0[2]
    SLICE_X42Y35         LUT5 (Prop_lut5_I3_O)        0.148    16.934 f  row_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.589    17.523    row_reg[0]_LDC_i_2_n_0
    SLICE_X43Y35         FDCE                                         f  row_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.574 1953130.000    clk_IBUF_BUFG
    SLICE_X43Y35         FDCE                                         r  row_reg[0]_C/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X43Y35         FDCE (Recov_fdce_C_CLR)     -0.609 1953129.750    row_reg[0]_C
  -------------------------------------------------------------------
                         required time                      1953129.625    
                         arrival time                         -17.523    
  -------------------------------------------------------------------
                         slack                              1953112.125    

Slack (MET) :             1953112.250ns  (required time - arrival time)
  Source:                 count_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[3]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1953125.000ns  (sys_clk_pin rise@1953125.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.258ns  (logic 4.129ns (33.684%)  route 8.129ns (66.316%))
  Logic Levels:           11  (LDCE=3 LUT3=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 1953130.000 - 1953125.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.755     5.423    clk_IBUF_BUFG
    SLICE_X41Y40         FDCE                                         r  count_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.456     5.879 r  count_reg[3]_C/Q
                         net (fo=1, routed)           0.586     6.465    count_reg[3]_C_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.124     6.589 r  count[3]_C_i_1/O
                         net (fo=22, routed)          1.141     7.731    count__0[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  count_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.643     8.497    count_reg[0]_LDC_i_2_n_0
    SLICE_X42Y41         LDCE (SetClr_ldce_CLR_Q)     0.898     9.395 f  count_reg[0]_LDC/Q
                         net (fo=1, routed)           0.519     9.914    count_reg[0]_LDC_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.038 r  count[0]_C_i_1/O
                         net (fo=26, routed)          1.010    11.049    count__0[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.173 r  count_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.640    11.813    count_reg[1]_LDC_i_2_n_0
    SLICE_X42Y38         LDCE (SetClr_ldce_CLR_Q)     0.898    12.711 f  count_reg[1]_LDC/Q
                         net (fo=1, routed)           0.519    13.230    count_reg[1]_LDC_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.124    13.354 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.586    13.940    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.124    14.064 r  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.579    14.643    count_reg[2]_LDC_i_2_n_0
    SLICE_X43Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    15.528 f  count_reg[2]_LDC/Q
                         net (fo=1, routed)           0.275    15.803    count_reg[2]_LDC_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I1_O)        0.124    15.927 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.750    16.677    count__0[2]
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124    16.801 f  count_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.880    17.681    count_reg[3]_LDC_i_1_n_0
    SLICE_X42Y40         FDPE                                         f  count_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                  1953125.000 1953125.000 r  
    L16                                               0.000 1953125.000 r  clk (IN)
                         net (fo=0)                   0.000 1953125.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421 1953126.375 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880 1953128.250    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1953128.375 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.577 1953130.000    clk_IBUF_BUFG
    SLICE_X42Y40         FDPE                                         r  count_reg[3]_P/C
                         clock pessimism              0.429 1953130.375    
                         clock uncertainty           -0.035 1953130.375    
    SLICE_X42Y40         FDPE (Recov_fdpe_C_PRE)     -0.361 1953130.000    count_reg[3]_P
  -------------------------------------------------------------------
                         required time                      1953129.875    
                         arrival time                         -17.681    
  -------------------------------------------------------------------
                         slack                              1953112.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.231ns (31.371%)  route 0.505ns (68.629%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.091     1.736    count_reg[1]_C_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.214     1.995    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.045     2.040 f  count_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.200     2.240    count_reg[2]_LDC_i_2_n_0
    SLICE_X42Y39         FDCE                                         f  count_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X42Y39         FDCE                                         r  count_reg[2]_C/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    count_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[0]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.232ns (33.480%)  route 0.461ns (66.520%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.176     1.958    count__0[0]
    SLICE_X42Y41         LUT5 (Prop_lut5_I0_O)        0.046     2.004 f  count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.194     2.198    count_reg[0]_LDC_i_1_n_0
    SLICE_X43Y41         FDPE                                         f  count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y41         FDPE (Remov_fdpe_C_PRE)     -0.161     1.344    count_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.234ns (32.564%)  route 0.485ns (67.436%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.091     1.736    count_reg[1]_C_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.214     1.995    count__0[1]
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.048     2.043 f  count_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.179     2.222    count_reg[2]_LDC_i_1_n_0
    SLICE_X41Y39         FDPE                                         f  count_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     2.020    clk_IBUF_BUFG
    SLICE_X41Y39         FDPE                                         r  count_reg[2]_P/C
                         clock pessimism             -0.500     1.520    
    SLICE_X41Y39         FDPE (Remov_fdpe_C_PRE)     -0.157     1.363    count_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[5]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.234ns (29.712%)  route 0.554ns (70.288%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.264     2.046    count__0[0]
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.048     2.094 f  row_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.198     2.292    row_reg[5]_LDC_i_2_n_0
    SLICE_X42Y44         FDCE                                         f  row_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X42Y44         FDCE                                         r  row_reg[5]_C/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y44         FDCE (Remov_fdce_C_CLR)     -0.133     1.389    row_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.234ns (29.805%)  route 0.551ns (70.195%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.323     2.105    count__0[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.048     2.153 f  row_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.137     2.290    row_reg[3]_LDC_i_2_n_0
    SLICE_X43Y46         FDCE                                         f  row_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  row_reg[3]_C/C
                         clock pessimism             -0.500     1.522    
    SLICE_X43Y46         FDCE (Remov_fdce_C_CLR)     -0.154     1.368    row_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.231ns (26.170%)  route 0.652ns (73.830%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 f  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 f  count[0]_C_i_1/O
                         net (fo=26, routed)          0.323     2.105    count__0[0]
    SLICE_X43Y45         LUT5 (Prop_lut5_I1_O)        0.045     2.150 f  row_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.237     2.387    row_reg[3]_LDC_i_1_n_0
    SLICE_X42Y46         FDPE                                         f  row_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X42Y46         FDPE                                         r  row_reg[3]_P/C
                         clock pessimism             -0.500     1.522    
    SLICE_X42Y46         FDPE (Remov_fdpe_C_PRE)     -0.071     1.451    row_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 count_reg[1]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            count_reg[1]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.230ns (28.111%)  route 0.588ns (71.889%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.504    clk_IBUF_BUFG
    SLICE_X43Y38         FDCE                                         r  count_reg[1]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  count_reg[1]_C/Q
                         net (fo=1, routed)           0.091     1.736    count_reg[1]_C_n_0
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  count[1]_C_i_1/O
                         net (fo=26, routed)          0.305     2.086    count__0[1]
    SLICE_X42Y38         LUT3 (Prop_lut3_I1_O)        0.044     2.130 f  count_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.192     2.322    count_reg[1]_LDC_i_1_n_0
    SLICE_X42Y37         FDPE                                         f  count_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X42Y37         FDPE                                         r  count_reg[1]_P/C
                         clock pessimism             -0.500     1.518    
    SLICE_X42Y37         FDPE (Remov_fdpe_C_PRE)     -0.137     1.381    count_reg[1]_P
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.943ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[2]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.231ns (26.567%)  route 0.638ns (73.433%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 f  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 f  count[0]_C_i_1/O
                         net (fo=26, routed)          0.259     2.041    count__0[0]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.086 f  row_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.288     2.374    row_reg[2]_LDC_i_2_n_0
    SLICE_X43Y47         FDCE                                         f  row_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.023    clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  row_reg[2]_C/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    row_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 count_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[6]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.231ns (26.658%)  route 0.636ns (73.342%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.504    clk_IBUF_BUFG
    SLICE_X41Y39         FDPE                                         r  count_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  count_reg[2]_P/Q
                         net (fo=1, routed)           0.186     1.831    count_reg[2]_P_n_0
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.876 r  count[2]_C_i_1/O
                         net (fo=24, routed)          0.332     2.208    count__0[2]
    SLICE_X42Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.253 f  row_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.118     2.370    row_reg[6]_LDC_i_1_n_0
    SLICE_X41Y34         FDPE                                         f  row_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    clk_IBUF_BUFG
    SLICE_X41Y34         FDPE                                         r  row_reg[6]_P/C
                         clock pessimism             -0.500     1.516    
    SLICE_X41Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.421    row_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.972ns  (arrival time - required time)
  Source:                 count_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Destination:            row_reg[2]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@976562.000ns period=1953125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.231ns (25.146%)  route 0.688ns (74.854%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDPE                                         r  count_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.646 r  count_reg[0]_P/Q
                         net (fo=1, routed)           0.091     1.737    count_reg[0]_P_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.782 r  count[0]_C_i_1/O
                         net (fo=26, routed)          0.264     2.046    count__0[0]
    SLICE_X42Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.091 f  row_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.332     2.423    row_reg[2]_LDC_i_1_n_0
    SLICE_X42Y47         FDPE                                         f  row_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     2.023    clk_IBUF_BUFG
    SLICE_X42Y47         FDPE                                         r  row_reg[2]_P/C
                         clock pessimism             -0.500     1.523    
    SLICE_X42Y47         FDPE (Remov_fdpe_C_PRE)     -0.071     1.452    row_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.972    





