#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sat May 20 19:23:26 2023
# Process ID: 9956
# Log file: /home/ise/VM/uart_rx/planAhead_run_1/planAhead.log
# Journal file: /home/ise/VM/uart_rx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/ise/VM/uart_rx/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  Reset]]
set_property iostandard SDIO [get_ports [list Reset]]
set_property iostandard SDIO [get_ports [list Rx]]
set_property iostandard SDIO [get_ports [list SysClk]]
startgroup
set_property package_pin P45 [get_ports Reset]
endgroup
startgroup
set_property package_pin P97 [get_ports Rx]
endgroup
startgroup
set_property package_pin P123 [get_ports SysClk]
endgroup
startgroup
set_property package_pin P67 [get_ports {Led[7]}]
endgroup
startgroup
set_property package_pin P74 [get_ports {Led[6]}]
endgroup
startgroup
set_property package_pin P75 [get_ports {Led[5]}]
endgroup
set_property package_pin "" [get_ports [list  {Led[4]}]]
startgroup
set_property package_pin P75 [get_ports {Led[5]}]
endgroup
startgroup
set_property package_pin P78 [get_ports {Led[4]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {Led[3]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {Led[2]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {Led[1]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {Led[0]}]
endgroup
set_property iostandard SDIO [get_ports [list {Led[7]} {Led[6]} {Led[5]} {Led[4]} {Led[3]} {Led[2]} {Led[1]} {Led[0]}]]
save_constraints
