// Seed: 417798085
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always if (1) id_3 = id_1;
  wire id_4;
  assign id_3[1===1] = 1;
  module_0 modCall_1 ();
  id_5(
      .id_0(id_3),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_4.id_2),
      .id_4(1),
      .id_5(id_3),
      .id_6((1)),
      .id_7(1),
      .id_8(1),
      .id_9(),
      .id_10(id_4),
      .id_11(),
      .id_12(id_4),
      .id_13(id_1),
      .id_14(1'b0),
      .id_15(id_3),
      .id_16(1'h0 & 1),
      .id_17(1)
  );
endmodule
