

================================================================
== Synthesis Summary Report of 'add'
================================================================
+ General Information: 
    * Date:           Fri Jan  1 16:02:39 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
    * Project:        mk_pynq-2_test
    * Solution:       mk_pynq-z2_test (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ add   |     -|  -2.75|        0|   0.000|         -|        1|     -|        no|     -|   -|  150 (~0%)|  271 (~0%)|    -|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+

