/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [6:0] _01_;
  reg [5:0] _02_;
  wire [14:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [15:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [12:0] celloutsig_0_91z;
  wire [3:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_15z ? celloutsig_1_15z : celloutsig_1_13z[2];
  assign celloutsig_0_4z = ~(in_data[83] & celloutsig_0_1z);
  assign celloutsig_1_1z = ~(in_data[107] & celloutsig_1_0z[2]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z | celloutsig_1_10z[12]);
  assign celloutsig_1_17z = ~(celloutsig_1_13z[0] | celloutsig_1_4z);
  assign celloutsig_1_8z = ~celloutsig_1_3z[10];
  assign celloutsig_0_6z = ~((celloutsig_0_2z | celloutsig_0_1z) & celloutsig_0_4z);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | in_data[34]) & celloutsig_0_1z);
  assign celloutsig_1_18z = celloutsig_1_17z | ~(celloutsig_1_9z);
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= in_data[91:86];
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 15'h0000;
    else _00_ <= celloutsig_1_3z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 7'h00;
    else _01_ <= in_data[116:110];
  assign celloutsig_0_7z = { in_data[7:4], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z, _02_, celloutsig_0_6z } === in_data[20:7];
  assign celloutsig_0_1z = _02_[5:2] === _02_[4:1];
  assign celloutsig_0_90z = celloutsig_0_18z[9:5] > { celloutsig_0_24z[10:7], celloutsig_0_4z };
  assign celloutsig_1_15z = in_data[170:164] <= { celloutsig_1_13z[3:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } && { in_data[94:92], celloutsig_0_1z };
  assign celloutsig_1_4z = ! in_data[149:134];
  assign celloutsig_0_16z = ! { celloutsig_0_10z[2:1], celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[93:86], celloutsig_0_4z, celloutsig_0_5z, _02_ } < { celloutsig_0_9z[1:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_15z = in_data[93:67] < { celloutsig_0_10z[14:12], celloutsig_0_12z[15:14], celloutsig_0_12z[15], celloutsig_0_12z[12:0], _02_, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[133:126], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[186:173] };
  assign celloutsig_0_13z = { celloutsig_0_12z[9:5], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, celloutsig_0_10z[13:8], in_data[0] };
  assign celloutsig_0_17z = { celloutsig_0_12z[15:14], celloutsig_0_12z[15], celloutsig_0_12z[12:4] } % { 1'h1, celloutsig_0_10z[6:1], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_18z[14:6], celloutsig_0_21z };
  assign celloutsig_1_10z = _01_[0] ? { in_data[188:185], celloutsig_1_8z, celloutsig_1_1z, _01_[6:1], 1'h1, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z } : { celloutsig_1_3z[12:4], celloutsig_1_0z, _01_[6:1], 1'h0, celloutsig_1_4z };
  assign celloutsig_0_91z = - { celloutsig_0_24z[8:0], celloutsig_0_21z };
  assign celloutsig_0_18z = - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[135:129], celloutsig_1_1z } !== in_data[105:98];
  assign celloutsig_1_9z = _00_[9:1] !== _00_[13:5];
  assign celloutsig_0_8z = { _02_[3:2], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } !== in_data[13:7];
  assign celloutsig_0_9z = ~ { _02_[1:0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_7z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[184:182] };
  assign celloutsig_1_0z = in_data[107:105] >> in_data[118:116];
  assign celloutsig_0_10z = { _02_[1:0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } >> { _02_[2], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, _02_, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_13z = { in_data[183:181], celloutsig_1_11z } >>> { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_12z[14], celloutsig_0_12z[15], celloutsig_0_12z[12:5], celloutsig_0_7z } >>> { celloutsig_0_13z[4:0], _02_ };
  assign celloutsig_0_21z = celloutsig_0_13z[5:2] >>> { celloutsig_0_12z[15], celloutsig_0_12z[12:10] };
  assign celloutsig_0_3z = ~((_02_[5] & _02_[4]) | (_02_[2] & celloutsig_0_2z));
  assign { celloutsig_0_12z[14], celloutsig_0_12z[15], celloutsig_0_12z[12:0] } = ~ celloutsig_0_10z;
  assign celloutsig_0_12z[13] = celloutsig_0_12z[15];
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
