Research project for OSU CSE 788.I11.
Building a DIVA Core and Checker system in VHDL, and deploying to FPGA.