

================================================================
== Vivado HLS Report for 'kernel7'
================================================================
* Date:           Sat May  8 18:22:19 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel7
* Solution:       test
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.717 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4105|     4105| 41.050 us | 41.050 us |  4105|  4105|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     4103|     4103|        12|          4|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      78|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      2|     293|     280|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     143|    -|
|Register         |        -|      -|     193|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      2|     486|     501|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |kernel7_faddfsub_bkb_U1  |kernel7_faddfsub_bkb  |        0|      2|  227|  214|    0|
    |kernel7_fcmp_32nscud_U2  |kernel7_fcmp_32nscud  |        0|      0|   66|   66|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      2|  293|  280|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_128_p2            |     +    |      0|  0|  18|          11|           1|
    |and_ln14_fu_175_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln14_1_fu_163_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln14_fu_157_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_fu_122_p2     |   icmp   |      0|  0|  13|          11|          12|
    |or_ln14_fu_169_p2      |    or    |      0|  0|   6|           1|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   6|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  78|          56|          20|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_92_p4    |   9|          2|   11|         22|
    |ap_sig_allocacmp_sum_1_load_1  |   9|          2|   32|         64|
    |grp_fu_99_opcode               |  15|          3|    2|          6|
    |grp_fu_99_p0                   |  15|          3|   32|         96|
    |grp_fu_99_p1                   |  15|          3|   32|         96|
    |grp_load_fu_108_p1             |  15|          3|   32|         96|
    |i_0_reg_88                     |   9|          2|   11|         22|
    |sum_1_fu_54                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 143|         29|  186|        475|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_load_reg_221           |  32|   0|   32|          0|
    |and_ln14_reg_243         |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |b_load_reg_226           |  32|   0|   32|          0|
    |diff_reg_231             |  32|   0|   32|          0|
    |i_0_reg_88               |  11|   0|   11|          0|
    |i_reg_206                |  11|   0|   11|          0|
    |icmp_ln7_reg_202         |   1|   0|    1|          0|
    |possible_reg_247         |  32|   0|   32|          0|
    |sum_1_fu_54              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 193|   0|  193|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    kernel7   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    kernel7   | return value |
|a_address0  | out |   10|  ap_memory |       a      |     array    |
|a_ce0       | out |    1|  ap_memory |       a      |     array    |
|a_q0        |  in |   32|  ap_memory |       a      |     array    |
|b_address0  | out |   10|  ap_memory |       b      |     array    |
|b_ce0       | out |    1|  ap_memory |       b      |     array    |
|b_q0        |  in |   32|  ap_memory |       b      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_1 = alloca float"   --->   Operation 15 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %a) nounwind, !map !7"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x float]* %b) nounwind, !map !13"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !17"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel7_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum = alloca float, align 4" [kernel7.cpp:5]   --->   Operation 20 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.06ns)   --->   "store float 0.000000e+00, float* %sum, align 4" [kernel7.cpp:5]   --->   Operation 21 'store' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "store float 0.000000e+00, float* %sum_1" [kernel7.cpp:7]   --->   Operation 22 'store' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.06ns)   --->   "br label %1" [kernel7.cpp:7]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %loop_end ]"   --->   Operation 24 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.32ns)   --->   "%icmp_ln7 = icmp eq i11 %i_0, -1024" [kernel7.cpp:7]   --->   Operation 25 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel7.cpp:7]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %loop_begin" [kernel7.cpp:7]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i11 %i_0 to i64" [kernel7.cpp:9]   --->   Operation 29 'zext' 'zext_ln9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %zext_ln9" [kernel7.cpp:9]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel7.cpp:9]   --->   Operation 31 'load' 'a_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %zext_ln9" [kernel7.cpp:9]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel7.cpp:9]   --->   Operation 33 'load' 'b_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 34 [1/2] (2.66ns)   --->   "%a_load = load float* %a_addr, align 4" [kernel7.cpp:9]   --->   Operation 34 'load' 'a_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 35 [1/2] (2.66ns)   --->   "%b_load = load float* %b_addr, align 4" [kernel7.cpp:9]   --->   Operation 35 'load' 'b_load' <Predicate = (!icmp_ln7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 7.71>
ST_4 : Operation 36 [4/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:9]   --->   Operation 36 'fsub' 'diff' <Predicate = (!icmp_ln7)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.71>
ST_5 : Operation 37 [3/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:9]   --->   Operation 37 'fsub' 'diff' <Predicate = (!icmp_ln7)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.71>
ST_6 : Operation 38 [2/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:9]   --->   Operation 38 'fsub' 'diff' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.71>
ST_7 : Operation 39 [1/4] (7.71ns)   --->   "%diff = fsub float %a_load, %b_load" [kernel7.cpp:9]   --->   Operation 39 'fsub' 'diff' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 40 [2/2] (3.34ns)   --->   "%tmp_2 = fcmp ogt float %diff, 0.000000e+00" [kernel7.cpp:14]   --->   Operation 40 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%sum_1_load_1 = load float* %sum_1" [kernel7.cpp:12]   --->   Operation 41 'load' 'sum_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [4/4] (7.71ns)   --->   "%possible = fadd float %sum_1_load_1, %diff" [kernel7.cpp:12]   --->   Operation 42 'fadd' 'possible' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast float %diff to i32" [kernel7.cpp:14]   --->   Operation 43 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln14, i32 23, i32 30)" [kernel7.cpp:14]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i32 %bitcast_ln14 to i23" [kernel7.cpp:14]   --->   Operation 45 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (1.22ns)   --->   "%icmp_ln14 = icmp ne i8 %tmp, -1" [kernel7.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (1.51ns)   --->   "%icmp_ln14_1 = icmp eq i23 %trunc_ln14, 0" [kernel7.cpp:14]   --->   Operation 47 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln14)   --->   "%or_ln14 = or i1 %icmp_ln14_1, %icmp_ln14" [kernel7.cpp:14]   --->   Operation 48 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 49 [1/2] (3.34ns)   --->   "%tmp_2 = fcmp ogt float %diff, 0.000000e+00" [kernel7.cpp:14]   --->   Operation 49 'fcmp' 'tmp_2' <Predicate = true> <Delay = 3.34> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln14 = and i1 %or_ln14, %tmp_2" [kernel7.cpp:14]   --->   Operation 50 'and' 'and_ln14' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %and_ln14, label %2, label %loop_end" [kernel7.cpp:14]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 52 [3/4] (7.71ns)   --->   "%possible = fadd float %sum_1_load_1, %diff" [kernel7.cpp:12]   --->   Operation 52 'fadd' 'possible' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 53 [2/4] (7.71ns)   --->   "%possible = fadd float %sum_1_load_1, %diff" [kernel7.cpp:12]   --->   Operation 53 'fadd' 'possible' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 54 [1/4] (7.71ns)   --->   "%possible = fadd float %sum_1_load_1, %diff" [kernel7.cpp:12]   --->   Operation 54 'fadd' 'possible' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.06>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel7.cpp:8]   --->   Operation 55 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel7.cpp:8]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel7.cpp:9]   --->   Operation 57 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (1.06ns)   --->   "store float %possible, float* %sum, align 4" [kernel7.cpp:16]   --->   Operation 58 'store' <Predicate = (and_ln14)> <Delay = 1.06>
ST_13 : Operation 59 [1/1] (1.06ns)   --->   "store float %possible, float* %sum_1" [kernel7.cpp:17]   --->   Operation 59 'store' <Predicate = (and_ln14)> <Delay = 1.06>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "br label %loop_end" [kernel7.cpp:17]   --->   Operation 60 'br' <Predicate = (and_ln14)> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_1) nounwind" [kernel7.cpp:20]   --->   Operation 61 'specregionend' 'empty_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [kernel7.cpp:7]   --->   Operation 62 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%sum_1_load = load float* %sum_1" [kernel7.cpp:43]   --->   Operation 63 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "ret float %sum_1_load" [kernel7.cpp:43]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_1             (alloca           ) [ 011111111111111]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
sum               (alloca           ) [ 011111111111110]
store_ln5         (store            ) [ 000000000000000]
store_ln7         (store            ) [ 000000000000000]
br_ln7            (br               ) [ 011111111111110]
i_0               (phi              ) [ 001000000000000]
icmp_ln7          (icmp             ) [ 001111111111110]
empty             (speclooptripcount) [ 000000000000000]
i                 (add              ) [ 011111111111110]
br_ln7            (br               ) [ 000000000000000]
zext_ln9          (zext             ) [ 000000000000000]
a_addr            (getelementptr    ) [ 000100000000000]
b_addr            (getelementptr    ) [ 000100000000000]
a_load            (load             ) [ 001111110000000]
b_load            (load             ) [ 001111110000000]
diff              (fsub             ) [ 001111001111100]
sum_1_load_1      (load             ) [ 001110000011100]
bitcast_ln14      (bitcast          ) [ 000000000000000]
tmp               (partselect       ) [ 000000000000000]
trunc_ln14        (trunc            ) [ 000000000000000]
icmp_ln14         (icmp             ) [ 000000000000000]
icmp_ln14_1       (icmp             ) [ 000000000000000]
or_ln14           (or               ) [ 000000000000000]
tmp_2             (fcmp             ) [ 000000000000000]
and_ln14          (and              ) [ 001111000011110]
br_ln14           (br               ) [ 000000000000000]
possible          (fadd             ) [ 000001000000010]
specloopname_ln8  (specloopname     ) [ 000000000000000]
tmp_1             (specregionbegin  ) [ 000000000000000]
specpipeline_ln9  (specpipeline     ) [ 000000000000000]
store_ln16        (store            ) [ 000000000000000]
store_ln17        (store            ) [ 000000000000000]
br_ln17           (br               ) [ 000000000000000]
empty_5           (specregionend    ) [ 000000000000000]
br_ln7            (br               ) [ 011111111111110]
sum_1_load        (load             ) [ 000000000000000]
ret_ln43          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel7_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="sum_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sum_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="1"/>
<pin id="90" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="11" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="1"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="diff/4 possible/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_load_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_load_1/9 sum_1_load/14 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln5_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln7_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln9_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="bitcast_ln14_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln14/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="0" index="3" bw="6" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln14_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln14_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln14_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="23" slack="0"/>
<pin id="165" dir="0" index="1" bw="23" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/9 "/>
</bind>
</comp>

<comp id="169" class="1004" name="or_ln14_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="and_ln14_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln16_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="12"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/13 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln17_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="12"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/13 "/>
</bind>
</comp>

<comp id="189" class="1005" name="sum_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="sum_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln7_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="211" class="1005" name="a_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="1"/>
<pin id="213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="b_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="a_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="226" class="1005" name="b_load_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="231" class="1005" name="diff_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="238" class="1005" name="sum_1_load_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1_load_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="and_ln14_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="4"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln14 "/>
</bind>
</comp>

<comp id="247" class="1005" name="possible_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="possible "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="108" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="92" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="92" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="92" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="140" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="143" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="157" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="103" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="192"><net_src comp="54" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="199"><net_src comp="58" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="205"><net_src comp="122" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="128" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="214"><net_src comp="62" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="219"><net_src comp="75" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="224"><net_src comp="69" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="229"><net_src comp="82" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="234"><net_src comp="99" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="241"><net_src comp="108" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="246"><net_src comp="175" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="99" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="185" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel7 : a | {2 3 }
	Port: kernel7 : b | {2 3 }
  - Chain level:
	State 1
		store_ln5 : 1
		store_ln7 : 1
	State 2
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		zext_ln9 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		possible : 1
		tmp : 1
		trunc_ln14 : 1
		icmp_ln14 : 2
		icmp_ln14_1 : 2
		or_ln14 : 3
		and_ln14 : 3
		br_ln14 : 3
	State 10
	State 11
	State 12
	State 13
		empty_5 : 1
	State 14
		ret_ln43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |      grp_fu_99     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_103     |    0    |    66   |    66   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln7_fu_122  |    0    |    0    |    13   |
|   icmp   |  icmp_ln14_fu_157  |    0    |    0    |    11   |
|          | icmp_ln14_1_fu_163 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    add   |      i_fu_128      |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln14_fu_169   |    0    |    0    |    6    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln14_fu_175  |    0    |    0    |    6    |
|----------|--------------------|---------|---------|---------|
|   zext   |   zext_ln9_fu_134  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_143     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln14_fu_153 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    2    |   293   |   352   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_211   |   10   |
|   a_load_reg_221   |   32   |
|  and_ln14_reg_243  |    1   |
|   b_addr_reg_216   |   10   |
|   b_load_reg_226   |   32   |
|    diff_reg_231    |   32   |
|     i_0_reg_88     |   11   |
|      i_reg_206     |   11   |
|  icmp_ln7_reg_202  |    1   |
|  possible_reg_247  |   32   |
|sum_1_load_1_reg_238|   32   |
|    sum_1_reg_189   |   32   |
|     sum_reg_196    |   32   |
+--------------------+--------+
|        Total       |   268  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_99    |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_99    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   200  ||  4.3125 ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   293  |   352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   42   |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   561  |   394  |
+-----------+--------+--------+--------+--------+
