vendor_name = ModelSim
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.cmp
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.qip
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.vhd
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram_init.mif
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram_tb.vhd
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/bramfifo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/altsyncram_67l1.tdf
design_name = bram
instance = comp, \clock~I\, clock, bram, 1
instance = comp, \clock~clkctrl\, clock~clkctrl, bram, 1
instance = comp, \~GND\, ~GND, bram, 1
instance = comp, \address[0]~I\, address[0], bram, 1
instance = comp, \address[1]~I\, address[1], bram, 1
instance = comp, \address[2]~I\, address[2], bram, 1
instance = comp, \address[3]~I\, address[3], bram, 1
instance = comp, \address[4]~I\, address[4], bram, 1
instance = comp, \address[5]~I\, address[5], bram, 1
instance = comp, \address[6]~I\, address[6], bram, 1
instance = comp, \address[7]~I\, address[7], bram, 1
instance = comp, \address[8]~I\, address[8], bram, 1
instance = comp, \address[9]~I\, address[9], bram, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a0\, altsyncram_component|auto_generated|ram_block1a0, bram, 1
instance = comp, \altsyncram_component|auto_generated|ram_block1a4\, altsyncram_component|auto_generated|ram_block1a4, bram, 1
instance = comp, \q[0]~I\, q[0], bram, 1
instance = comp, \q[1]~I\, q[1], bram, 1
instance = comp, \q[2]~I\, q[2], bram, 1
instance = comp, \q[3]~I\, q[3], bram, 1
instance = comp, \q[4]~I\, q[4], bram, 1
instance = comp, \q[5]~I\, q[5], bram, 1
instance = comp, \q[6]~I\, q[6], bram, 1
instance = comp, \q[7]~I\, q[7], bram, 1
