

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Fri May  5 12:42:26 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vector_add
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       8|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     0|      44|      96|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      46|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      55|     150|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+----+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------+-----------------+---------+----+----+----+-----+
    |control_s_axi_U     |control_s_axi    |        0|   0|  44|  56|    0|
    |mul_8s_8s_8_1_1_U1  |mul_8s_8s_8_1_1  |        0|   0|   0|  40|    0|
    +--------------------+-----------------+---------+----+----+----+-----+
    |Total               |                 |        0|   0|  44|  96|    0|
    +--------------------+-----------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op16_read_state1  |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_52_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_44_p3         |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                |        or|   0|  0|   2|           1|           1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|   8|           4|           2|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_phi_mux_acc_V_loc_0_phi_fu_83_p6  |  14|          3|    8|         24|
    |w_TDATA_blk_n                        |   9|          2|    1|          2|
    |x_TDATA_blk_n                        |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  46|         10|   11|         31|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  2|   0|    2|          0|
    |y_1_data_reg  |  8|   0|    8|          0|
    |y_1_vld_reg   |  1|   0|    1|          0|
    +--------------+---+----+-----+-----------+
    |Total         | 11|   0|   11|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_none|    vector_add|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|    vector_add|  return value|
|x_TDATA                |   in|    8|          axis|             x|       pointer|
|x_TVALID               |   in|    1|          axis|             x|       pointer|
|x_TREADY               |  out|    1|          axis|             x|       pointer|
|w_TDATA                |   in|    8|          axis|             w|       pointer|
|w_TVALID               |   in|    1|          axis|             w|       pointer|
|w_TREADY               |  out|    1|          axis|             w|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

