#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  6 23:18:38 2024
# Process ID: 16216
# Current directory: D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9024 D:\09_My_Document\01_Competition_about\fpga\FPGACT137X\my_code\100_sim2\100_sim2.xpr
# Log file: D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/vivado.log
# Journal file: D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/01_Sdk/vivado/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.xpr
INFO: [Project 1-313] Project file moved from 'D:/09_My_Document/FPGACT137X/my_code/100_sim2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/01_Sdk/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 794.656 ; gain = 165.277
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Dec  6 23:19:00 2024] Launched synth_1...
Run output will be captured here: D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.runs/synth_1/runme.log
[Fri Dec  6 23:19:00 2024] Launched impl_1...
Run output will be captured here: D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.runs/impl_1/runme.log
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
ERROR: [Labtools 27-2223] Unable to connect to hw_server with URL "TCP:localhost:3121".
Resolution: 1. Check the host name, port number and network connectivity.
2. Check to ensure the hw_server is running on the target.
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/883210A5A5322
set_property PROGRAM.FILE {D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
current_hw_device [get_hw_devices xc7s6_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7s6_0] -mem_dev [lindex [get_cfgmem_parts {w25q128bv-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s6_0]
set_property PROGRAM.FILE {D:/09_My_Document/01_Competition_about/fpga/FPGACT137X/my_code/100_sim2/100_sim2.runs/impl_1/main.bit} [get_hw_devices xc7s6_0]
program_hw_devices [get_hw_devices xc7s6_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s6_0] 0]
INFO: [Labtools 27-1434] Device xc7s6 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 23:21:32 2024...
