// Seed: 2957520378
module module_0 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd51
) (
    input supply1 id_0,
    input uwire id_1,
    output tri1 _id_2
    , id_8,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  logic [id_2 : -1 'h0] id_9;
  ;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3
);
  always force id_3 = 1'b0;
  parameter id_5 = 1;
endmodule
module module_3 (
    output tri1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5,
    inout supply1 id_6,
    input wand id_7,
    input tri1 id_8
    , id_10
);
  wire id_11;
  nor primCall (id_6, id_11, id_7, id_10, id_2, id_3, id_5);
  module_2 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
