--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fullTop.twx fullTop.ncd -o fullTop.twr fullTop.pcf -ucf
atlys.ucf

Design file:              fullTop.ncd
Physical constraint file: fullTop.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pbl         |    4.566(R)|      SLOW  |   -2.051(R)|      FAST  |CLK_I_BUFGP       |   0.000|
pbr         |    3.892(R)|      SLOW  |   -1.908(R)|      FAST  |CLK_I_BUFGP       |   0.000|
rst         |    4.371(R)|      SLOW  |   -0.982(R)|      FAST  |CLK_I_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK_I to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
leds_out<0> |        11.160(R)|      SLOW  |         6.078(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<1> |        10.995(R)|      SLOW  |         5.969(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<2> |        10.963(R)|      SLOW  |         6.042(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<3> |        11.316(R)|      SLOW  |         6.197(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<4> |        11.805(R)|      SLOW  |         6.110(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<5> |        14.451(R)|      SLOW  |         7.800(R)|      FAST  |CLK_I_BUFGP       |   0.000|
leds_out<6> |        13.232(R)|      SLOW  |         7.086(R)|      FAST  |CLK_I_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    2.697|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 01 21:30:25 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 206 MB



