0.7
2020.2
Jun 10 2021
20:04:57
D:/Source/Vivado Projects/20211221/Example/Example.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Source/Vivado Projects/20211221/Example/fpgaol_uart.srcs/sim_1/new/tb.v,1616858808,verilog,,,,tb,,,,,,,,
D:/Source/Vivado Projects/20211221/Example/fpgaol_uart.srcs/sources_1/ip/fifo_32x8bit_0/sim/fifo_32x8bit_0.v,1616675686,verilog,,D:/Source/Vivado Projects/20211221/Example/src/rx.v,,fifo_32x8bit_0,,,,,,,,
D:/Source/Vivado Projects/20211221/Example/src/rx.v,1585017146,verilog,,D:/Source/Vivado Projects/20211221/Example/src/top.v,,rx,,,,,,,,
D:/Source/Vivado Projects/20211221/Example/src/top.v,1640056174,verilog,,D:/Source/Vivado Projects/20211221/Example/src/tx.v,,top,,,,,,,,
D:/Source/Vivado Projects/20211221/Example/src/tx.v,1585017184,verilog,,D:/Source/Vivado Projects/20211221/Example/fpgaol_uart.srcs/sim_1/new/tb.v,,tx,,,,,,,,
