[#xtheadmempair-insns-lwd,reftext=Load two signed 32-bit values]
==== th.lwd

Synopsis::
Load two signed 32-bit values from memory into two GPRs.

Mnemonic::
th.lwd _rd1_, _rd2_, (_rs1_), _imm2_, 3

Encoding::
[wavedrom, , svg]
....
{reg:[
    { bits:  7, name: 0xb, attr: ['custom-0, 32 bit'] },
    { bits:  5, name: 'rd1' },
    { bits:  3, name: 0x4, attr: ['Mem-Load'] },
    { bits:  5, name: 'rs1' },
    { bits:  5, name: 'rd2' },
    { bits:  2, name: 'imm2' },
    { bits:  5, name: 0x1c },
]}
....

Description::
This instruction loads two signed 32-bit values into the two GP registers _rd1_ and _rd2_
from the address _rs1_ + (zero_extend(_imm2_) << 3).

The values of _rd1_, _rd2_ and _rs1_ must not be the same.

Operation::
[source,sail]
--
addr := rs1 + (zero_extend(imm2) << 3)
reg[rd1] := sign_extend(mem[addr+3:addr])
reg[rd2] := sign_extend(mem[addr+7:addr+3])
--

Permission::
This instruction can be executed in all privilege levels.

Exceptions::
This instruction triggers the same exceptions that two corresponding `LW` instructions would trigger.

Included in::
[%header]
|===
|Extension

|XTheadMemPair (<<#xtheadmempair>>)
|===

