#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 15 01:57:52 2022
# Process ID: 10776
# Current directory: C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/synth_1
# Command line: vivado.exe -log miriscv_test_soc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source miriscv_test_soc.tcl
# Log file: C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/synth_1/miriscv_test_soc.vds
# Journal file: C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source miriscv_test_soc.tcl -notrace
Command: synth_design -top miriscv_test_soc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 717.359 ; gain = 178.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miriscv_test_soc' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_test_soc.sv:3]
INFO: [Synth 8-6157] synthesizing module 'miriscv_core' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_core.sv:13]
	Parameter RVFI bound to: 1'b0 
	Parameter f bound to: 3'b000 
	Parameter d bound to: 3'b001 
	Parameter e bound to: 3'b010 
	Parameter m bound to: 3'b011 
	Parameter w bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'miriscv_fetch_stage' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_fetch_stage.sv:11]
	Parameter RVFI bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'miriscv_fetch_unit' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_fetch_unit.sv:11]
	Parameter BYTE_ADDR_W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'miriscv_fetch_unit' (1#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_fetch_unit.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_fetch_stage' (2#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_fetch_stage.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_decode_stage' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:11]
	Parameter RVFI bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'miriscv_decoder' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:165]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:174]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:186]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:191]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:199]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_decoder' (3#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decoder.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_gpr' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_gpr.sv:12]
	Parameter NUM_WORDS bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rf_reg_tmp_reg[0] was removed.  [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_gpr.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_gpr' (4#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_gpr.sv:12]
INFO: [Synth 8-6157] synthesizing module 'miriscv_signextend' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
	Parameter IN_WIDTH bound to: 12 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'miriscv_signextend' (5#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_signextend__parameterized0' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
	Parameter IN_WIDTH bound to: 13 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'miriscv_signextend__parameterized0' (5#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_signextend__parameterized1' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
	Parameter IN_WIDTH bound to: 21 - type: integer 
	Parameter OUT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'miriscv_signextend__parameterized1' (5#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_signextend.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:246]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:274]
INFO: [Synth 8-6157] synthesizing module 'miriscv_alu' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_alu.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_alu' (6#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_alu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_mdu' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_mdu.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_mdu.sv:44]
INFO: [Synth 8-6157] synthesizing module 'miriscv_div' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_div.sv:11]
	Parameter DIV_IMPLEMENTATION bound to: GENERIC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'miriscv_div' (7#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_div.sv:11]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_mdu.sv:151]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_mdu' (8#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_mdu.sv:11]
INFO: [Synth 8-6157] synthesizing module 'miriscv_lsu' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_lsu.sv:11]
	Parameter BYTE_ADDR_W bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_lsu.sv:85]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_lsu.sv:121]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_lsu.sv:140]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_lsu' (9#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_lsu.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_decode_stage' (10#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_core' (11#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_core.sv:13]
WARNING: [Synth 8-7023] instance 'core' of module 'miriscv_core' has 35 connections declared, but only 14 given [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_test_soc.sv:88]
INFO: [Synth 8-6157] synthesizing module 'miriscv_ram' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_ram.sv:3]
	Parameter RAM_SIZE bound to: 65536 - type: integer 
	Parameter IRAM_INIT_FILE bound to: testsoc_text.dat - type: string 
	Parameter DRAM_INIT_FILE bound to: testsoc_data.dat - type: string 
INFO: [Synth 8-3876] $readmem data file 'testsoc_text.dat' is read successfully [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_ram.sv:46]
INFO: [Synth 8-3876] $readmem data file 'testsoc_data.dat' is read successfully [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_ram.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_ram' (12#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_ram.sv:3]
INFO: [Synth 8-638] synthesizing module 'apb_uart' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:66]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_SIN' of component 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:396]
INFO: [Synth 8-638] synthesizing module 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'slib_input_sync' (13#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:37]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_CTS' of component 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:397]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_DSR' of component 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:398]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_DCD' of component 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:399]
INFO: [Synth 8-3491] module 'slib_input_sync' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_sync.vhd:28' bound to instance 'UART_IS_RI' of component 'slib_input_sync' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:400]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_CTS' of component 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:403]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter' (14#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_DSR' of component 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:404]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_DCD' of component 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:405]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:28' bound to instance 'UART_IF_RI' of component 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:406]
INFO: [Synth 8-3491] module 'uart_interrupt' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_interrupt.vhd:33' bound to instance 'UART_IIC' of component 'uart_interrupt' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:444]
INFO: [Synth 8-638] synthesizing module 'uart_interrupt' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_interrupt.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'uart_interrupt' (15#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_interrupt.vhd:49]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_IIC_THRE_ED' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:457]
INFO: [Synth 8-638] synthesizing module 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'slib_edge_detect' (16#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:38]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_PEDET' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:657]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_FEDET' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:658]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_BIDET' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:659]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_CTS' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:683]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DSR' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:684]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_RI' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:685]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_ED_DCD' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:686]
INFO: [Synth 8-3491] module 'uart_baudgen' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_baudgen.vhd:29' bound to instance 'UART_BG16' of component 'uart_baudgen' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:747]
INFO: [Synth 8-638] synthesizing module 'uart_baudgen' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_baudgen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'uart_baudgen' (17#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_baudgen.vhd:40]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'slib_clock_div' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_clock_div.vhd:29' bound to instance 'UART_BG2' of component 'slib_clock_div' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:754]
INFO: [Synth 8-638] synthesizing module 'slib_clock_div' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_clock_div.vhd:41]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_clock_div' (18#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_clock_div.vhd:41]
INFO: [Synth 8-3491] module 'slib_edge_detect' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_edge_detect.vhd:28' bound to instance 'UART_RCLK' of component 'slib_edge_detect' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:760]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:29' bound to instance 'UART_TXFF' of component 'slib_fifo' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:767]
INFO: [Synth 8-638] synthesizing module 'slib_fifo' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo' (19#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'slib_fifo' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:29' bound to instance 'UART_RXFF' of component 'slib_fifo' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:786]
INFO: [Synth 8-638] synthesizing module 'slib_fifo__parameterized1' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:48]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_fifo__parameterized1' (19#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:48]
INFO: [Synth 8-3491] module 'uart_transmitter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_transmitter.vhd:29' bound to instance 'UART_TX' of component 'uart_transmitter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:822]
INFO: [Synth 8-638] synthesizing module 'uart_transmitter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_transmitter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'uart_transmitter' (20#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_transmitter.vhd:48]
INFO: [Synth 8-3491] module 'uart_receiver' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:29' bound to instance 'UART_RX' of component 'uart_receiver' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:840]
INFO: [Synth 8-638] synthesizing module 'uart_receiver' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:49]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_counter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_counter.vhd:29' bound to instance 'RX_BRC' of component 'slib_counter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:122]
INFO: [Synth 8-638] synthesizing module 'slib_counter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_counter' (21#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_counter.vhd:46]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'slib_mv_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_mv_filter.vhd:29' bound to instance 'RX_MVF' of component 'slib_mv_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:137]
INFO: [Synth 8-638] synthesizing module 'slib_mv_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_mv_filter.vhd:44]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_mv_filter' (22#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_mv_filter.vhd:44]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'slib_input_filter' declared at 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:28' bound to instance 'RX_IFSB' of component 'slib_input_filter' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:150]
INFO: [Synth 8-638] synthesizing module 'slib_input_filter__parameterized2' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:41]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slib_input_filter__parameterized2' (22#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_input_filter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'uart_receiver' (23#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/uart_receiver.vhd:49]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:880]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:919]
INFO: [Synth 8-226] default block is never used [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:1006]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:516]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iIER_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:429]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'iMCR_reg' in module 'apb_uart' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:577]
INFO: [Synth 8-256] done synthesizing module 'apb_uart' (24#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:66]
WARNING: [Synth 8-7023] instance 'apb_uart_i' of module 'apb_uart' has 21 connections declared, but only 13 given [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_test_soc.sv:139]
INFO: [Synth 8-6157] synthesizing module 'apb_timer' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/apb_timer.sv:12]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter TIMER_CNT bound to: 2 - type: integer 
	Parameter REGS_MAX_ADR bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/timer.sv:13]
	Parameter APB_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter REGS_MAX_IDX bound to: 2 - type: integer 
	Parameter REG_TIMER bound to: 2'b00 
	Parameter REG_TIMER_CTRL bound to: 2'b01 
	Parameter REG_CMP bound to: 2'b10 
	Parameter PRESCALER_STARTBIT bound to: 3 - type: integer 
	Parameter PRESCALER_STOPBIT bound to: 5 - type: integer 
	Parameter ENABLE_BIT bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/timer.sv:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/timer.sv:117]
INFO: [Synth 8-6155] done synthesizing module 'timer' (25#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/timer.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'apb_timer' (26#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_timer/apb_timer.sv:12]
WARNING: [Synth 8-7023] instance 'apb_timer_i' of module 'apb_timer' has 11 connections declared, but only 9 given [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_test_soc.sv:157]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_test_soc' (27#1) [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/miriscv_test_soc.sv:3]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[4]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design timer has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port RXCLEAR
WARNING: [Synth 8-3331] design uart_receiver has unconnected port STB
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port CLEAR
WARNING: [Synth 8-3331] design uart_interrupt has unconnected port LSR[0]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[20]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[19]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[18]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[17]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[16]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[15]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[14]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[13]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[12]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[11]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[10]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[9]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[8]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port arstn_i
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[31]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[30]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[29]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[28]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[27]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[26]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[25]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[24]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[23]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[22]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[21]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[20]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[19]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[18]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[17]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[16]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[1]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_addr_i[0]
WARNING: [Synth 8-3331] design miriscv_lsu has unconnected port clk_i
WARNING: [Synth 8-3331] design miriscv_lsu has unconnected port arstn_i
WARNING: [Synth 8-3331] design miriscv_lsu has unconnected port lsu_keep_i
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[24]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[23]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[22]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[21]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[20]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[19]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[18]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[17]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[16]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[15]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[11]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[10]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[9]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[8]
WARNING: [Synth 8-3331] design miriscv_decoder has unconnected port decode_instr_i[7]
WARNING: [Synth 8-3331] design miriscv_decode_stage has unconnected port f_valid_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 815.680 ; gain = 276.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 815.680 ; gain = 276.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 815.680 ; gain = 276.629
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/xdc/miriscv_test_soc.xdc]
Finished Parsing XDC File [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/xdc/miriscv_test_soc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 947.582 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 947.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 947.582 ; gain = 408.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 947.582 ; gain = 408.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 947.582 ; gain = 408.531
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_ex_op1_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ill_opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_alu.sv:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_div.sv:309]
INFO: [Synth 8-802] inferred FSM for state register 'd_state_reg' in module 'miriscv_div'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_mdu.sv:102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/rtl/miriscv_decode_stage.sv:394]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:119]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_fifo.vhd:119]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/slib_counter.vhd:60]
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JFM/Desktop/Jeen_Nekkit6-master/testsoc/apb_uart/apb_uart.vhd:645]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DIV_IDLE |                              000 |                              000
               DIV_FIRST |                              001 |                              001
                DIV_COMP |                              010 |                              010
                DIV_LAST |                              011 |                              011
         DIV_SIGN_CHANGE |                              100 |                              100
              DIV_FINISH |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'd_state_reg' using encoding 'sequential' in module 'miriscv_div'
WARNING: [Synth 8-6841] Block RAM (dmem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000000000001 |                             0000
                   start |                    0000000000010 |                             0001
                    bit0 |                    0000000000100 |                             0010
                    bit1 |                    0000000001000 |                             0011
                    bit2 |                    0000000010000 |                             0100
                    bit3 |                    0000000100000 |                             0101
                    bit4 |                    0000001000000 |                             0110
                    bit5 |                    0000010000000 |                             0111
                    bit6 |                    0000100000000 |                             1000
                    bit7 |                    0001000000000 |                             1001
                     par |                    0010000000000 |                             1010
                    stop |                    0100000000000 |                             1011
                   stop2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   start |                           000010 |                              001
                    data |                           000100 |                              010
                     par |                           001000 |                              011
                    stop |                           010000 |                              100
                   mwait |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 txstart |                               01 |                               01
                   txrun |                               10 |                               10
                   txend |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 947.582 ; gain = 408.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 45    
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 66    
	                8 Bit    Registers := 73    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 59    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 35    
	   5 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 12    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 13    
	   6 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 249   
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 12    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module miriscv_test_soc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module miriscv_fetch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module miriscv_fetch_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module miriscv_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module miriscv_gpr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module miriscv_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module miriscv_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
Module miriscv_mdu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module miriscv_lsu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module miriscv_decode_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
Module miriscv_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
Module slib_input_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module slib_input_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_interrupt 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
Module slib_edge_detect 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module uart_baudgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module slib_clock_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module slib_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module slib_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
Module uart_transmitter 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 1     
Module slib_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module slib_mv_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module slib_input_filter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   9 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module apb_uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module apb_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mult_result_full, operation Mode is: A*B.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: Generating DSP mult_result_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: Generating DSP mult_result_full, operation Mode is: A*B.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: Generating DSP mult_result_full, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
DSP Report: operator mult_result_full is absorbed into DSP mult_result_full.
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[11]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[10]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[9]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[8]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[7]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[6]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[5]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[1]
WARNING: [Synth 8-3331] design apb_timer has unconnected port PADDR[0]
WARNING: [Synth 8-3331] design uart_receiver has unconnected port RXCLEAR
WARNING: [Synth 8-3331] design uart_receiver has unconnected port STB
WARNING: [Synth 8-3331] design uart_transmitter has unconnected port CLEAR
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[31]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[30]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[29]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[28]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[27]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[26]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[25]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[24]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[23]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[22]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[21]
WARNING: [Synth 8-3331] design apb_uart has unconnected port PWDATA[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6841] Block RAM (ram/dmem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\core/decode /mdu/\div_unit/rem_result_reg[0] )
INFO: [Synth 8-3886] merging instance 'core/fetch/f_instr_o_reg[1]' (FDPE) to 'core/fetch/f_instr_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'core/fetch/f_next_pc_o_reg[0]' (FDCE) to 'core/fetch/f_current_pc_o_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:20 . Memory (MB): peak = 947.582 ; gain = 408.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|miriscv_ram | instr_rdata_o_reg | 16384x31      | Block RAM      | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|miriscv_ram: | dmem_reg   | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|miriscv_mdu | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|miriscv_mdu | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|miriscv_mdu | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|miriscv_mdu | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_6/ram/dmem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/ram/instr_rdata_o_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:02:33 . Memory (MB): peak = 1004.434 ; gain = 465.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:46 . Memory (MB): peak = 1053.332 ; gain = 514.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|miriscv_ram: | dmem_reg   | 16 K x 32(READ_FIRST)  | W |   | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_2_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_2_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/dmem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram/instr_rdata_o_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:02:59 . Memory (MB): peak = 1143.207 ; gain = 604.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:01 ; elapsed = 00:03:01 . Memory (MB): peak = 1149.871 ; gain = 610.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:03:01 . Memory (MB): peak = 1149.871 ; gain = 610.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1149.871 ; gain = 610.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1149.871 ; gain = 610.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1149.879 ; gain = 610.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1149.879 ; gain = 610.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   173|
|3     |DSP48E1     |     4|
|4     |LUT1        |   170|
|5     |LUT2        |   436|
|6     |LUT3        |   207|
|7     |LUT4        |   469|
|8     |LUT5        |   334|
|9     |LUT6        |  1931|
|10    |MUXF7       |   260|
|11    |MUXF8       |    81|
|12    |RAMB18E1    |     1|
|13    |RAMB36E1    |     1|
|14    |RAMB36E1_1  |     1|
|15    |RAMB36E1_10 |     1|
|16    |RAMB36E1_11 |     1|
|17    |RAMB36E1_12 |     1|
|18    |RAMB36E1_13 |     1|
|19    |RAMB36E1_14 |     1|
|20    |RAMB36E1_15 |     1|
|21    |RAMB36E1_16 |     1|
|22    |RAMB36E1_17 |     1|
|23    |RAMB36E1_18 |     1|
|24    |RAMB36E1_19 |     1|
|25    |RAMB36E1_2  |     1|
|26    |RAMB36E1_20 |     1|
|27    |RAMB36E1_21 |     1|
|28    |RAMB36E1_22 |     1|
|29    |RAMB36E1_23 |     1|
|30    |RAMB36E1_24 |     1|
|31    |RAMB36E1_25 |     1|
|32    |RAMB36E1_26 |     1|
|33    |RAMB36E1_27 |     1|
|34    |RAMB36E1_28 |     1|
|35    |RAMB36E1_29 |     1|
|36    |RAMB36E1_3  |     1|
|37    |RAMB36E1_30 |     1|
|38    |RAMB36E1_4  |     1|
|39    |RAMB36E1_5  |     1|
|40    |RAMB36E1_6  |     1|
|41    |RAMB36E1_7  |     1|
|42    |RAMB36E1_8  |     1|
|43    |RAMB36E1_9  |     1|
|44    |FDCE        |  2860|
|45    |FDPE        |     9|
|46    |FDRE        |   171|
|47    |IBUF        |    35|
|48    |OBUF        |     1|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------------+------+
|      |Instance                   |Module                            |Cells |
+------+---------------------------+----------------------------------+------+
|1     |top                        |                                  |  7174|
|2     |  apb_timer_i              |apb_timer                         |   619|
|3     |    \TIMER_GEN[0].timer_i  |timer                             |   294|
|4     |    \TIMER_GEN[1].timer_i  |timer_13                          |   325|
|5     |  apb_uart_i               |apb_uart                          |  2334|
|6     |    UART_BG16              |uart_baudgen                      |    46|
|7     |    UART_BG2               |slib_clock_div                    |     9|
|8     |    UART_BIDET             |slib_edge_detect                  |     1|
|9     |    UART_ED_CTS            |slib_edge_detect_0                |     1|
|10    |    UART_ED_DCD            |slib_edge_detect_1                |     1|
|11    |    UART_ED_DSR            |slib_edge_detect_2                |     1|
|12    |    UART_ED_RI             |slib_edge_detect_3                |     1|
|13    |    UART_FEDET             |slib_edge_detect_4                |     1|
|14    |    UART_IF_CTS            |slib_input_filter                 |    11|
|15    |    UART_IF_DCD            |slib_input_filter_5               |     9|
|16    |    UART_IF_DSR            |slib_input_filter_6               |    10|
|17    |    UART_IF_RI             |slib_input_filter_7               |     8|
|18    |    UART_IIC               |uart_interrupt                    |     9|
|19    |    UART_IIC_THRE_ED       |slib_edge_detect_8                |     2|
|20    |    UART_IS_DCD            |slib_input_sync                   |     2|
|21    |    UART_IS_RI             |slib_input_sync_9                 |     2|
|22    |    UART_IS_SIN            |slib_input_sync_10                |     2|
|23    |    UART_PEDET             |slib_edge_detect_11               |     1|
|24    |    UART_RCLK              |slib_edge_detect_12               |     1|
|25    |    UART_RX                |uart_receiver                     |   103|
|26    |      RX_BRC               |slib_counter                      |    26|
|27    |      RX_IFSB              |slib_input_filter__parameterized2 |    13|
|28    |      RX_MVF               |slib_mv_filter                    |    24|
|29    |    UART_RXFF              |slib_fifo__parameterized1         |  1131|
|30    |    UART_TX                |uart_transmitter                  |    36|
|31    |    UART_TXFF              |slib_fifo                         |   817|
|32    |  core                     |miriscv_core                      |  4150|
|33    |    decode                 |miriscv_decode_stage              |  2524|
|34    |      gpr                  |miriscv_gpr                       |  1867|
|35    |      mdu                  |miriscv_mdu                       |   623|
|36    |        div_unit           |miriscv_div                       |   559|
|37    |    fetch                  |miriscv_fetch_stage               |  1624|
|38    |      fetch_unit           |miriscv_fetch_unit                |   307|
|39    |  ram                      |miriscv_ram                       |    33|
+------+---------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 1149.879 ; gain = 610.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:50 ; elapsed = 00:03:00 . Memory (MB): peak = 1149.879 ; gain = 478.926
Synthesis Optimization Complete : Time (s): cpu = 00:03:02 ; elapsed = 00:03:03 . Memory (MB): peak = 1149.879 ; gain = 610.828
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 550 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1149.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:08 ; elapsed = 00:03:10 . Memory (MB): peak = 1149.879 ; gain = 858.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1149.879 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JFM/Desktop/Jeen_Nekkit6-master/miriscv_testsoc/miriscv_testsoc.runs/synth_1/miriscv_test_soc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miriscv_test_soc_utilization_synth.rpt -pb miriscv_test_soc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 15 02:01:05 2022...
