
F030R8 LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009790  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d74  08009850  08009850  00019850  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c5c4  0800c5c4  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800c5c4  0800c5c4  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c5c4  0800c5c4  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c5c4  0800c5c4  0001c5c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c5c8  0800c5c8  0001c5c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c5cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  200001ec  0800c7b8  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004d4  0800c7b8  000204d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000aa15  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001fc7  00000000  00000000  0002ac6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  0002cc38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000733  00000000  00000000  0002d5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001167b  00000000  00000000  0002dcf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc11  00000000  00000000  0003f36e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00061521  00000000  00000000  0004cf7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000033f4  00000000  00000000  000ae4a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000b1894  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001ec 	.word	0x200001ec
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009838 	.word	0x08009838

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f0 	.word	0x200001f0
 8000104:	08009838 	.word	0x08009838

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff99 	bl	8001374 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fee9 	bl	8001224 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff8b 	bl	8001374 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff81 	bl	8001374 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 ff11 	bl	80012a8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ff07 	bl	80012a8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_d2uiz>:
 80004a8:	b570      	push	{r4, r5, r6, lr}
 80004aa:	2200      	movs	r2, #0
 80004ac:	4b0c      	ldr	r3, [pc, #48]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004ae:	0004      	movs	r4, r0
 80004b0:	000d      	movs	r5, r1
 80004b2:	f7ff ffef 	bl	8000494 <__aeabi_dcmpge>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d104      	bne.n	80004c4 <__aeabi_d2uiz+0x1c>
 80004ba:	0020      	movs	r0, r4
 80004bc:	0029      	movs	r1, r5
 80004be:	f001 fe1f 	bl	8002100 <__aeabi_d2iz>
 80004c2:	bd70      	pop	{r4, r5, r6, pc}
 80004c4:	4b06      	ldr	r3, [pc, #24]	; (80004e0 <__aeabi_d2uiz+0x38>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	0020      	movs	r0, r4
 80004ca:	0029      	movs	r1, r5
 80004cc:	f001 fa78 	bl	80019c0 <__aeabi_dsub>
 80004d0:	f001 fe16 	bl	8002100 <__aeabi_d2iz>
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	061b      	lsls	r3, r3, #24
 80004d8:	469c      	mov	ip, r3
 80004da:	4460      	add	r0, ip
 80004dc:	e7f1      	b.n	80004c2 <__aeabi_d2uiz+0x1a>
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	41e00000 	.word	0x41e00000

080004e4 <__aeabi_d2lz>:
 80004e4:	b570      	push	{r4, r5, r6, lr}
 80004e6:	0005      	movs	r5, r0
 80004e8:	000c      	movs	r4, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	2300      	movs	r3, #0
 80004ee:	0028      	movs	r0, r5
 80004f0:	0021      	movs	r1, r4
 80004f2:	f7ff ffb1 	bl	8000458 <__aeabi_dcmplt>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	d108      	bne.n	800050c <__aeabi_d2lz+0x28>
 80004fa:	0028      	movs	r0, r5
 80004fc:	0021      	movs	r1, r4
 80004fe:	f000 f80f 	bl	8000520 <__aeabi_d2ulz>
 8000502:	0002      	movs	r2, r0
 8000504:	000b      	movs	r3, r1
 8000506:	0010      	movs	r0, r2
 8000508:	0019      	movs	r1, r3
 800050a:	bd70      	pop	{r4, r5, r6, pc}
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	061b      	lsls	r3, r3, #24
 8000510:	18e1      	adds	r1, r4, r3
 8000512:	0028      	movs	r0, r5
 8000514:	f000 f804 	bl	8000520 <__aeabi_d2ulz>
 8000518:	2300      	movs	r3, #0
 800051a:	4242      	negs	r2, r0
 800051c:	418b      	sbcs	r3, r1
 800051e:	e7f2      	b.n	8000506 <__aeabi_d2lz+0x22>

08000520 <__aeabi_d2ulz>:
 8000520:	b570      	push	{r4, r5, r6, lr}
 8000522:	2200      	movs	r2, #0
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <__aeabi_d2ulz+0x34>)
 8000526:	000d      	movs	r5, r1
 8000528:	0004      	movs	r4, r0
 800052a:	f000 ff87 	bl	800143c <__aeabi_dmul>
 800052e:	f7ff ffbb 	bl	80004a8 <__aeabi_d2uiz>
 8000532:	0006      	movs	r6, r0
 8000534:	f001 fe4a 	bl	80021cc <__aeabi_ui2d>
 8000538:	2200      	movs	r2, #0
 800053a:	4b07      	ldr	r3, [pc, #28]	; (8000558 <__aeabi_d2ulz+0x38>)
 800053c:	f000 ff7e 	bl	800143c <__aeabi_dmul>
 8000540:	0002      	movs	r2, r0
 8000542:	000b      	movs	r3, r1
 8000544:	0020      	movs	r0, r4
 8000546:	0029      	movs	r1, r5
 8000548:	f001 fa3a 	bl	80019c0 <__aeabi_dsub>
 800054c:	f7ff ffac 	bl	80004a8 <__aeabi_d2uiz>
 8000550:	0031      	movs	r1, r6
 8000552:	bd70      	pop	{r4, r5, r6, pc}
 8000554:	3df00000 	.word	0x3df00000
 8000558:	41f00000 	.word	0x41f00000

0800055c <__aeabi_l2d>:
 800055c:	b570      	push	{r4, r5, r6, lr}
 800055e:	0006      	movs	r6, r0
 8000560:	0008      	movs	r0, r1
 8000562:	f001 fe03 	bl	800216c <__aeabi_i2d>
 8000566:	2200      	movs	r2, #0
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <__aeabi_l2d+0x28>)
 800056a:	f000 ff67 	bl	800143c <__aeabi_dmul>
 800056e:	000d      	movs	r5, r1
 8000570:	0004      	movs	r4, r0
 8000572:	0030      	movs	r0, r6
 8000574:	f001 fe2a 	bl	80021cc <__aeabi_ui2d>
 8000578:	002b      	movs	r3, r5
 800057a:	0022      	movs	r2, r4
 800057c:	f000 f804 	bl	8000588 <__aeabi_dadd>
 8000580:	bd70      	pop	{r4, r5, r6, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	41f00000 	.word	0x41f00000

08000588 <__aeabi_dadd>:
 8000588:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058a:	464f      	mov	r7, r9
 800058c:	4646      	mov	r6, r8
 800058e:	46d6      	mov	lr, sl
 8000590:	0004      	movs	r4, r0
 8000592:	b5c0      	push	{r6, r7, lr}
 8000594:	001f      	movs	r7, r3
 8000596:	030b      	lsls	r3, r1, #12
 8000598:	0010      	movs	r0, r2
 800059a:	004e      	lsls	r6, r1, #1
 800059c:	0a5b      	lsrs	r3, r3, #9
 800059e:	0fcd      	lsrs	r5, r1, #31
 80005a0:	0f61      	lsrs	r1, r4, #29
 80005a2:	007a      	lsls	r2, r7, #1
 80005a4:	4319      	orrs	r1, r3
 80005a6:	00e3      	lsls	r3, r4, #3
 80005a8:	033c      	lsls	r4, r7, #12
 80005aa:	0fff      	lsrs	r7, r7, #31
 80005ac:	46bc      	mov	ip, r7
 80005ae:	0a64      	lsrs	r4, r4, #9
 80005b0:	0f47      	lsrs	r7, r0, #29
 80005b2:	4327      	orrs	r7, r4
 80005b4:	0d76      	lsrs	r6, r6, #21
 80005b6:	0d52      	lsrs	r2, r2, #21
 80005b8:	00c0      	lsls	r0, r0, #3
 80005ba:	46b9      	mov	r9, r7
 80005bc:	4680      	mov	r8, r0
 80005be:	1ab7      	subs	r7, r6, r2
 80005c0:	4565      	cmp	r5, ip
 80005c2:	d100      	bne.n	80005c6 <__aeabi_dadd+0x3e>
 80005c4:	e09b      	b.n	80006fe <__aeabi_dadd+0x176>
 80005c6:	2f00      	cmp	r7, #0
 80005c8:	dc00      	bgt.n	80005cc <__aeabi_dadd+0x44>
 80005ca:	e084      	b.n	80006d6 <__aeabi_dadd+0x14e>
 80005cc:	2a00      	cmp	r2, #0
 80005ce:	d100      	bne.n	80005d2 <__aeabi_dadd+0x4a>
 80005d0:	e0be      	b.n	8000750 <__aeabi_dadd+0x1c8>
 80005d2:	4ac8      	ldr	r2, [pc, #800]	; (80008f4 <__aeabi_dadd+0x36c>)
 80005d4:	4296      	cmp	r6, r2
 80005d6:	d100      	bne.n	80005da <__aeabi_dadd+0x52>
 80005d8:	e124      	b.n	8000824 <__aeabi_dadd+0x29c>
 80005da:	2280      	movs	r2, #128	; 0x80
 80005dc:	464c      	mov	r4, r9
 80005de:	0412      	lsls	r2, r2, #16
 80005e0:	4314      	orrs	r4, r2
 80005e2:	46a1      	mov	r9, r4
 80005e4:	2f38      	cmp	r7, #56	; 0x38
 80005e6:	dd00      	ble.n	80005ea <__aeabi_dadd+0x62>
 80005e8:	e167      	b.n	80008ba <__aeabi_dadd+0x332>
 80005ea:	2f1f      	cmp	r7, #31
 80005ec:	dd00      	ble.n	80005f0 <__aeabi_dadd+0x68>
 80005ee:	e1d6      	b.n	800099e <__aeabi_dadd+0x416>
 80005f0:	2220      	movs	r2, #32
 80005f2:	464c      	mov	r4, r9
 80005f4:	1bd2      	subs	r2, r2, r7
 80005f6:	4094      	lsls	r4, r2
 80005f8:	46a2      	mov	sl, r4
 80005fa:	4644      	mov	r4, r8
 80005fc:	40fc      	lsrs	r4, r7
 80005fe:	0020      	movs	r0, r4
 8000600:	4654      	mov	r4, sl
 8000602:	4304      	orrs	r4, r0
 8000604:	4640      	mov	r0, r8
 8000606:	4090      	lsls	r0, r2
 8000608:	1e42      	subs	r2, r0, #1
 800060a:	4190      	sbcs	r0, r2
 800060c:	464a      	mov	r2, r9
 800060e:	40fa      	lsrs	r2, r7
 8000610:	4304      	orrs	r4, r0
 8000612:	1a89      	subs	r1, r1, r2
 8000614:	1b1c      	subs	r4, r3, r4
 8000616:	42a3      	cmp	r3, r4
 8000618:	4192      	sbcs	r2, r2
 800061a:	4252      	negs	r2, r2
 800061c:	1a8b      	subs	r3, r1, r2
 800061e:	469a      	mov	sl, r3
 8000620:	4653      	mov	r3, sl
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	d400      	bmi.n	8000628 <__aeabi_dadd+0xa0>
 8000626:	e0d4      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000628:	4653      	mov	r3, sl
 800062a:	025a      	lsls	r2, r3, #9
 800062c:	0a53      	lsrs	r3, r2, #9
 800062e:	469a      	mov	sl, r3
 8000630:	4653      	mov	r3, sl
 8000632:	2b00      	cmp	r3, #0
 8000634:	d100      	bne.n	8000638 <__aeabi_dadd+0xb0>
 8000636:	e104      	b.n	8000842 <__aeabi_dadd+0x2ba>
 8000638:	4650      	mov	r0, sl
 800063a:	f001 febb 	bl	80023b4 <__clzsi2>
 800063e:	0003      	movs	r3, r0
 8000640:	3b08      	subs	r3, #8
 8000642:	2220      	movs	r2, #32
 8000644:	0020      	movs	r0, r4
 8000646:	1ad2      	subs	r2, r2, r3
 8000648:	4651      	mov	r1, sl
 800064a:	40d0      	lsrs	r0, r2
 800064c:	4099      	lsls	r1, r3
 800064e:	0002      	movs	r2, r0
 8000650:	409c      	lsls	r4, r3
 8000652:	430a      	orrs	r2, r1
 8000654:	42b3      	cmp	r3, r6
 8000656:	da00      	bge.n	800065a <__aeabi_dadd+0xd2>
 8000658:	e102      	b.n	8000860 <__aeabi_dadd+0x2d8>
 800065a:	1b9b      	subs	r3, r3, r6
 800065c:	1c59      	adds	r1, r3, #1
 800065e:	291f      	cmp	r1, #31
 8000660:	dd00      	ble.n	8000664 <__aeabi_dadd+0xdc>
 8000662:	e0a7      	b.n	80007b4 <__aeabi_dadd+0x22c>
 8000664:	2320      	movs	r3, #32
 8000666:	0010      	movs	r0, r2
 8000668:	0026      	movs	r6, r4
 800066a:	1a5b      	subs	r3, r3, r1
 800066c:	409c      	lsls	r4, r3
 800066e:	4098      	lsls	r0, r3
 8000670:	40ce      	lsrs	r6, r1
 8000672:	40ca      	lsrs	r2, r1
 8000674:	1e63      	subs	r3, r4, #1
 8000676:	419c      	sbcs	r4, r3
 8000678:	4330      	orrs	r0, r6
 800067a:	4692      	mov	sl, r2
 800067c:	2600      	movs	r6, #0
 800067e:	4304      	orrs	r4, r0
 8000680:	0763      	lsls	r3, r4, #29
 8000682:	d009      	beq.n	8000698 <__aeabi_dadd+0x110>
 8000684:	230f      	movs	r3, #15
 8000686:	4023      	ands	r3, r4
 8000688:	2b04      	cmp	r3, #4
 800068a:	d005      	beq.n	8000698 <__aeabi_dadd+0x110>
 800068c:	1d23      	adds	r3, r4, #4
 800068e:	42a3      	cmp	r3, r4
 8000690:	41a4      	sbcs	r4, r4
 8000692:	4264      	negs	r4, r4
 8000694:	44a2      	add	sl, r4
 8000696:	001c      	movs	r4, r3
 8000698:	4653      	mov	r3, sl
 800069a:	021b      	lsls	r3, r3, #8
 800069c:	d400      	bmi.n	80006a0 <__aeabi_dadd+0x118>
 800069e:	e09b      	b.n	80007d8 <__aeabi_dadd+0x250>
 80006a0:	4b94      	ldr	r3, [pc, #592]	; (80008f4 <__aeabi_dadd+0x36c>)
 80006a2:	3601      	adds	r6, #1
 80006a4:	429e      	cmp	r6, r3
 80006a6:	d100      	bne.n	80006aa <__aeabi_dadd+0x122>
 80006a8:	e0b8      	b.n	800081c <__aeabi_dadd+0x294>
 80006aa:	4653      	mov	r3, sl
 80006ac:	4992      	ldr	r1, [pc, #584]	; (80008f8 <__aeabi_dadd+0x370>)
 80006ae:	08e4      	lsrs	r4, r4, #3
 80006b0:	400b      	ands	r3, r1
 80006b2:	0019      	movs	r1, r3
 80006b4:	075b      	lsls	r3, r3, #29
 80006b6:	4323      	orrs	r3, r4
 80006b8:	0572      	lsls	r2, r6, #21
 80006ba:	024c      	lsls	r4, r1, #9
 80006bc:	0b24      	lsrs	r4, r4, #12
 80006be:	0d52      	lsrs	r2, r2, #21
 80006c0:	0512      	lsls	r2, r2, #20
 80006c2:	07ed      	lsls	r5, r5, #31
 80006c4:	4322      	orrs	r2, r4
 80006c6:	432a      	orrs	r2, r5
 80006c8:	0018      	movs	r0, r3
 80006ca:	0011      	movs	r1, r2
 80006cc:	bce0      	pop	{r5, r6, r7}
 80006ce:	46ba      	mov	sl, r7
 80006d0:	46b1      	mov	r9, r6
 80006d2:	46a8      	mov	r8, r5
 80006d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d6:	2f00      	cmp	r7, #0
 80006d8:	d048      	beq.n	800076c <__aeabi_dadd+0x1e4>
 80006da:	1b97      	subs	r7, r2, r6
 80006dc:	2e00      	cmp	r6, #0
 80006de:	d000      	beq.n	80006e2 <__aeabi_dadd+0x15a>
 80006e0:	e10e      	b.n	8000900 <__aeabi_dadd+0x378>
 80006e2:	000c      	movs	r4, r1
 80006e4:	431c      	orrs	r4, r3
 80006e6:	d100      	bne.n	80006ea <__aeabi_dadd+0x162>
 80006e8:	e1b7      	b.n	8000a5a <__aeabi_dadd+0x4d2>
 80006ea:	1e7c      	subs	r4, r7, #1
 80006ec:	2f01      	cmp	r7, #1
 80006ee:	d100      	bne.n	80006f2 <__aeabi_dadd+0x16a>
 80006f0:	e226      	b.n	8000b40 <__aeabi_dadd+0x5b8>
 80006f2:	4d80      	ldr	r5, [pc, #512]	; (80008f4 <__aeabi_dadd+0x36c>)
 80006f4:	42af      	cmp	r7, r5
 80006f6:	d100      	bne.n	80006fa <__aeabi_dadd+0x172>
 80006f8:	e1d5      	b.n	8000aa6 <__aeabi_dadd+0x51e>
 80006fa:	0027      	movs	r7, r4
 80006fc:	e107      	b.n	800090e <__aeabi_dadd+0x386>
 80006fe:	2f00      	cmp	r7, #0
 8000700:	dc00      	bgt.n	8000704 <__aeabi_dadd+0x17c>
 8000702:	e0b2      	b.n	800086a <__aeabi_dadd+0x2e2>
 8000704:	2a00      	cmp	r2, #0
 8000706:	d047      	beq.n	8000798 <__aeabi_dadd+0x210>
 8000708:	4a7a      	ldr	r2, [pc, #488]	; (80008f4 <__aeabi_dadd+0x36c>)
 800070a:	4296      	cmp	r6, r2
 800070c:	d100      	bne.n	8000710 <__aeabi_dadd+0x188>
 800070e:	e089      	b.n	8000824 <__aeabi_dadd+0x29c>
 8000710:	2280      	movs	r2, #128	; 0x80
 8000712:	464c      	mov	r4, r9
 8000714:	0412      	lsls	r2, r2, #16
 8000716:	4314      	orrs	r4, r2
 8000718:	46a1      	mov	r9, r4
 800071a:	2f38      	cmp	r7, #56	; 0x38
 800071c:	dc6b      	bgt.n	80007f6 <__aeabi_dadd+0x26e>
 800071e:	2f1f      	cmp	r7, #31
 8000720:	dc00      	bgt.n	8000724 <__aeabi_dadd+0x19c>
 8000722:	e16e      	b.n	8000a02 <__aeabi_dadd+0x47a>
 8000724:	003a      	movs	r2, r7
 8000726:	4648      	mov	r0, r9
 8000728:	3a20      	subs	r2, #32
 800072a:	40d0      	lsrs	r0, r2
 800072c:	4684      	mov	ip, r0
 800072e:	2f20      	cmp	r7, #32
 8000730:	d007      	beq.n	8000742 <__aeabi_dadd+0x1ba>
 8000732:	2240      	movs	r2, #64	; 0x40
 8000734:	4648      	mov	r0, r9
 8000736:	1bd2      	subs	r2, r2, r7
 8000738:	4090      	lsls	r0, r2
 800073a:	0002      	movs	r2, r0
 800073c:	4640      	mov	r0, r8
 800073e:	4310      	orrs	r0, r2
 8000740:	4680      	mov	r8, r0
 8000742:	4640      	mov	r0, r8
 8000744:	1e42      	subs	r2, r0, #1
 8000746:	4190      	sbcs	r0, r2
 8000748:	4662      	mov	r2, ip
 800074a:	0004      	movs	r4, r0
 800074c:	4314      	orrs	r4, r2
 800074e:	e057      	b.n	8000800 <__aeabi_dadd+0x278>
 8000750:	464a      	mov	r2, r9
 8000752:	4302      	orrs	r2, r0
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x1d0>
 8000756:	e103      	b.n	8000960 <__aeabi_dadd+0x3d8>
 8000758:	1e7a      	subs	r2, r7, #1
 800075a:	2f01      	cmp	r7, #1
 800075c:	d100      	bne.n	8000760 <__aeabi_dadd+0x1d8>
 800075e:	e193      	b.n	8000a88 <__aeabi_dadd+0x500>
 8000760:	4c64      	ldr	r4, [pc, #400]	; (80008f4 <__aeabi_dadd+0x36c>)
 8000762:	42a7      	cmp	r7, r4
 8000764:	d100      	bne.n	8000768 <__aeabi_dadd+0x1e0>
 8000766:	e18a      	b.n	8000a7e <__aeabi_dadd+0x4f6>
 8000768:	0017      	movs	r7, r2
 800076a:	e73b      	b.n	80005e4 <__aeabi_dadd+0x5c>
 800076c:	4c63      	ldr	r4, [pc, #396]	; (80008fc <__aeabi_dadd+0x374>)
 800076e:	1c72      	adds	r2, r6, #1
 8000770:	4222      	tst	r2, r4
 8000772:	d000      	beq.n	8000776 <__aeabi_dadd+0x1ee>
 8000774:	e0e0      	b.n	8000938 <__aeabi_dadd+0x3b0>
 8000776:	000a      	movs	r2, r1
 8000778:	431a      	orrs	r2, r3
 800077a:	2e00      	cmp	r6, #0
 800077c:	d000      	beq.n	8000780 <__aeabi_dadd+0x1f8>
 800077e:	e174      	b.n	8000a6a <__aeabi_dadd+0x4e2>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_dadd+0x1fe>
 8000784:	e1d0      	b.n	8000b28 <__aeabi_dadd+0x5a0>
 8000786:	464a      	mov	r2, r9
 8000788:	4302      	orrs	r2, r0
 800078a:	d000      	beq.n	800078e <__aeabi_dadd+0x206>
 800078c:	e1e3      	b.n	8000b56 <__aeabi_dadd+0x5ce>
 800078e:	074a      	lsls	r2, r1, #29
 8000790:	08db      	lsrs	r3, r3, #3
 8000792:	4313      	orrs	r3, r2
 8000794:	08c9      	lsrs	r1, r1, #3
 8000796:	e029      	b.n	80007ec <__aeabi_dadd+0x264>
 8000798:	464a      	mov	r2, r9
 800079a:	4302      	orrs	r2, r0
 800079c:	d100      	bne.n	80007a0 <__aeabi_dadd+0x218>
 800079e:	e17d      	b.n	8000a9c <__aeabi_dadd+0x514>
 80007a0:	1e7a      	subs	r2, r7, #1
 80007a2:	2f01      	cmp	r7, #1
 80007a4:	d100      	bne.n	80007a8 <__aeabi_dadd+0x220>
 80007a6:	e0e0      	b.n	800096a <__aeabi_dadd+0x3e2>
 80007a8:	4c52      	ldr	r4, [pc, #328]	; (80008f4 <__aeabi_dadd+0x36c>)
 80007aa:	42a7      	cmp	r7, r4
 80007ac:	d100      	bne.n	80007b0 <__aeabi_dadd+0x228>
 80007ae:	e166      	b.n	8000a7e <__aeabi_dadd+0x4f6>
 80007b0:	0017      	movs	r7, r2
 80007b2:	e7b2      	b.n	800071a <__aeabi_dadd+0x192>
 80007b4:	0010      	movs	r0, r2
 80007b6:	3b1f      	subs	r3, #31
 80007b8:	40d8      	lsrs	r0, r3
 80007ba:	2920      	cmp	r1, #32
 80007bc:	d003      	beq.n	80007c6 <__aeabi_dadd+0x23e>
 80007be:	2340      	movs	r3, #64	; 0x40
 80007c0:	1a5b      	subs	r3, r3, r1
 80007c2:	409a      	lsls	r2, r3
 80007c4:	4314      	orrs	r4, r2
 80007c6:	1e63      	subs	r3, r4, #1
 80007c8:	419c      	sbcs	r4, r3
 80007ca:	2300      	movs	r3, #0
 80007cc:	2600      	movs	r6, #0
 80007ce:	469a      	mov	sl, r3
 80007d0:	4304      	orrs	r4, r0
 80007d2:	0763      	lsls	r3, r4, #29
 80007d4:	d000      	beq.n	80007d8 <__aeabi_dadd+0x250>
 80007d6:	e755      	b.n	8000684 <__aeabi_dadd+0xfc>
 80007d8:	4652      	mov	r2, sl
 80007da:	08e3      	lsrs	r3, r4, #3
 80007dc:	0752      	lsls	r2, r2, #29
 80007de:	4313      	orrs	r3, r2
 80007e0:	4652      	mov	r2, sl
 80007e2:	0037      	movs	r7, r6
 80007e4:	08d1      	lsrs	r1, r2, #3
 80007e6:	4a43      	ldr	r2, [pc, #268]	; (80008f4 <__aeabi_dadd+0x36c>)
 80007e8:	4297      	cmp	r7, r2
 80007ea:	d01f      	beq.n	800082c <__aeabi_dadd+0x2a4>
 80007ec:	0309      	lsls	r1, r1, #12
 80007ee:	057a      	lsls	r2, r7, #21
 80007f0:	0b0c      	lsrs	r4, r1, #12
 80007f2:	0d52      	lsrs	r2, r2, #21
 80007f4:	e764      	b.n	80006c0 <__aeabi_dadd+0x138>
 80007f6:	4642      	mov	r2, r8
 80007f8:	464c      	mov	r4, r9
 80007fa:	4314      	orrs	r4, r2
 80007fc:	1e62      	subs	r2, r4, #1
 80007fe:	4194      	sbcs	r4, r2
 8000800:	18e4      	adds	r4, r4, r3
 8000802:	429c      	cmp	r4, r3
 8000804:	4192      	sbcs	r2, r2
 8000806:	4252      	negs	r2, r2
 8000808:	4692      	mov	sl, r2
 800080a:	448a      	add	sl, r1
 800080c:	4653      	mov	r3, sl
 800080e:	021b      	lsls	r3, r3, #8
 8000810:	d5df      	bpl.n	80007d2 <__aeabi_dadd+0x24a>
 8000812:	4b38      	ldr	r3, [pc, #224]	; (80008f4 <__aeabi_dadd+0x36c>)
 8000814:	3601      	adds	r6, #1
 8000816:	429e      	cmp	r6, r3
 8000818:	d000      	beq.n	800081c <__aeabi_dadd+0x294>
 800081a:	e0b3      	b.n	8000984 <__aeabi_dadd+0x3fc>
 800081c:	0032      	movs	r2, r6
 800081e:	2400      	movs	r4, #0
 8000820:	2300      	movs	r3, #0
 8000822:	e74d      	b.n	80006c0 <__aeabi_dadd+0x138>
 8000824:	074a      	lsls	r2, r1, #29
 8000826:	08db      	lsrs	r3, r3, #3
 8000828:	4313      	orrs	r3, r2
 800082a:	08c9      	lsrs	r1, r1, #3
 800082c:	001a      	movs	r2, r3
 800082e:	430a      	orrs	r2, r1
 8000830:	d100      	bne.n	8000834 <__aeabi_dadd+0x2ac>
 8000832:	e200      	b.n	8000c36 <__aeabi_dadd+0x6ae>
 8000834:	2480      	movs	r4, #128	; 0x80
 8000836:	0324      	lsls	r4, r4, #12
 8000838:	430c      	orrs	r4, r1
 800083a:	0324      	lsls	r4, r4, #12
 800083c:	4a2d      	ldr	r2, [pc, #180]	; (80008f4 <__aeabi_dadd+0x36c>)
 800083e:	0b24      	lsrs	r4, r4, #12
 8000840:	e73e      	b.n	80006c0 <__aeabi_dadd+0x138>
 8000842:	0020      	movs	r0, r4
 8000844:	f001 fdb6 	bl	80023b4 <__clzsi2>
 8000848:	0003      	movs	r3, r0
 800084a:	3318      	adds	r3, #24
 800084c:	2b1f      	cmp	r3, #31
 800084e:	dc00      	bgt.n	8000852 <__aeabi_dadd+0x2ca>
 8000850:	e6f7      	b.n	8000642 <__aeabi_dadd+0xba>
 8000852:	0022      	movs	r2, r4
 8000854:	3808      	subs	r0, #8
 8000856:	4082      	lsls	r2, r0
 8000858:	2400      	movs	r4, #0
 800085a:	42b3      	cmp	r3, r6
 800085c:	db00      	blt.n	8000860 <__aeabi_dadd+0x2d8>
 800085e:	e6fc      	b.n	800065a <__aeabi_dadd+0xd2>
 8000860:	1af6      	subs	r6, r6, r3
 8000862:	4b25      	ldr	r3, [pc, #148]	; (80008f8 <__aeabi_dadd+0x370>)
 8000864:	401a      	ands	r2, r3
 8000866:	4692      	mov	sl, r2
 8000868:	e70a      	b.n	8000680 <__aeabi_dadd+0xf8>
 800086a:	2f00      	cmp	r7, #0
 800086c:	d02b      	beq.n	80008c6 <__aeabi_dadd+0x33e>
 800086e:	1b97      	subs	r7, r2, r6
 8000870:	2e00      	cmp	r6, #0
 8000872:	d100      	bne.n	8000876 <__aeabi_dadd+0x2ee>
 8000874:	e0b8      	b.n	80009e8 <__aeabi_dadd+0x460>
 8000876:	4c1f      	ldr	r4, [pc, #124]	; (80008f4 <__aeabi_dadd+0x36c>)
 8000878:	42a2      	cmp	r2, r4
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x2f6>
 800087c:	e11c      	b.n	8000ab8 <__aeabi_dadd+0x530>
 800087e:	2480      	movs	r4, #128	; 0x80
 8000880:	0424      	lsls	r4, r4, #16
 8000882:	4321      	orrs	r1, r4
 8000884:	2f38      	cmp	r7, #56	; 0x38
 8000886:	dd00      	ble.n	800088a <__aeabi_dadd+0x302>
 8000888:	e11e      	b.n	8000ac8 <__aeabi_dadd+0x540>
 800088a:	2f1f      	cmp	r7, #31
 800088c:	dd00      	ble.n	8000890 <__aeabi_dadd+0x308>
 800088e:	e19e      	b.n	8000bce <__aeabi_dadd+0x646>
 8000890:	2620      	movs	r6, #32
 8000892:	000c      	movs	r4, r1
 8000894:	1bf6      	subs	r6, r6, r7
 8000896:	0018      	movs	r0, r3
 8000898:	40b3      	lsls	r3, r6
 800089a:	40b4      	lsls	r4, r6
 800089c:	40f8      	lsrs	r0, r7
 800089e:	1e5e      	subs	r6, r3, #1
 80008a0:	41b3      	sbcs	r3, r6
 80008a2:	40f9      	lsrs	r1, r7
 80008a4:	4304      	orrs	r4, r0
 80008a6:	431c      	orrs	r4, r3
 80008a8:	4489      	add	r9, r1
 80008aa:	4444      	add	r4, r8
 80008ac:	4544      	cmp	r4, r8
 80008ae:	419b      	sbcs	r3, r3
 80008b0:	425b      	negs	r3, r3
 80008b2:	444b      	add	r3, r9
 80008b4:	469a      	mov	sl, r3
 80008b6:	0016      	movs	r6, r2
 80008b8:	e7a8      	b.n	800080c <__aeabi_dadd+0x284>
 80008ba:	4642      	mov	r2, r8
 80008bc:	464c      	mov	r4, r9
 80008be:	4314      	orrs	r4, r2
 80008c0:	1e62      	subs	r2, r4, #1
 80008c2:	4194      	sbcs	r4, r2
 80008c4:	e6a6      	b.n	8000614 <__aeabi_dadd+0x8c>
 80008c6:	4c0d      	ldr	r4, [pc, #52]	; (80008fc <__aeabi_dadd+0x374>)
 80008c8:	1c72      	adds	r2, r6, #1
 80008ca:	4222      	tst	r2, r4
 80008cc:	d000      	beq.n	80008d0 <__aeabi_dadd+0x348>
 80008ce:	e0a8      	b.n	8000a22 <__aeabi_dadd+0x49a>
 80008d0:	000a      	movs	r2, r1
 80008d2:	431a      	orrs	r2, r3
 80008d4:	2e00      	cmp	r6, #0
 80008d6:	d000      	beq.n	80008da <__aeabi_dadd+0x352>
 80008d8:	e10a      	b.n	8000af0 <__aeabi_dadd+0x568>
 80008da:	2a00      	cmp	r2, #0
 80008dc:	d100      	bne.n	80008e0 <__aeabi_dadd+0x358>
 80008de:	e15e      	b.n	8000b9e <__aeabi_dadd+0x616>
 80008e0:	464a      	mov	r2, r9
 80008e2:	4302      	orrs	r2, r0
 80008e4:	d000      	beq.n	80008e8 <__aeabi_dadd+0x360>
 80008e6:	e161      	b.n	8000bac <__aeabi_dadd+0x624>
 80008e8:	074a      	lsls	r2, r1, #29
 80008ea:	08db      	lsrs	r3, r3, #3
 80008ec:	4313      	orrs	r3, r2
 80008ee:	08c9      	lsrs	r1, r1, #3
 80008f0:	e77c      	b.n	80007ec <__aeabi_dadd+0x264>
 80008f2:	46c0      	nop			; (mov r8, r8)
 80008f4:	000007ff 	.word	0x000007ff
 80008f8:	ff7fffff 	.word	0xff7fffff
 80008fc:	000007fe 	.word	0x000007fe
 8000900:	4ccf      	ldr	r4, [pc, #828]	; (8000c40 <__aeabi_dadd+0x6b8>)
 8000902:	42a2      	cmp	r2, r4
 8000904:	d100      	bne.n	8000908 <__aeabi_dadd+0x380>
 8000906:	e0ce      	b.n	8000aa6 <__aeabi_dadd+0x51e>
 8000908:	2480      	movs	r4, #128	; 0x80
 800090a:	0424      	lsls	r4, r4, #16
 800090c:	4321      	orrs	r1, r4
 800090e:	2f38      	cmp	r7, #56	; 0x38
 8000910:	dc5b      	bgt.n	80009ca <__aeabi_dadd+0x442>
 8000912:	2f1f      	cmp	r7, #31
 8000914:	dd00      	ble.n	8000918 <__aeabi_dadd+0x390>
 8000916:	e0dc      	b.n	8000ad2 <__aeabi_dadd+0x54a>
 8000918:	2520      	movs	r5, #32
 800091a:	000c      	movs	r4, r1
 800091c:	1bed      	subs	r5, r5, r7
 800091e:	001e      	movs	r6, r3
 8000920:	40ab      	lsls	r3, r5
 8000922:	40ac      	lsls	r4, r5
 8000924:	40fe      	lsrs	r6, r7
 8000926:	1e5d      	subs	r5, r3, #1
 8000928:	41ab      	sbcs	r3, r5
 800092a:	4334      	orrs	r4, r6
 800092c:	40f9      	lsrs	r1, r7
 800092e:	431c      	orrs	r4, r3
 8000930:	464b      	mov	r3, r9
 8000932:	1a5b      	subs	r3, r3, r1
 8000934:	4699      	mov	r9, r3
 8000936:	e04c      	b.n	80009d2 <__aeabi_dadd+0x44a>
 8000938:	464a      	mov	r2, r9
 800093a:	1a1c      	subs	r4, r3, r0
 800093c:	1a88      	subs	r0, r1, r2
 800093e:	42a3      	cmp	r3, r4
 8000940:	4192      	sbcs	r2, r2
 8000942:	4252      	negs	r2, r2
 8000944:	4692      	mov	sl, r2
 8000946:	0002      	movs	r2, r0
 8000948:	4650      	mov	r0, sl
 800094a:	1a12      	subs	r2, r2, r0
 800094c:	4692      	mov	sl, r2
 800094e:	0212      	lsls	r2, r2, #8
 8000950:	d478      	bmi.n	8000a44 <__aeabi_dadd+0x4bc>
 8000952:	4653      	mov	r3, sl
 8000954:	4323      	orrs	r3, r4
 8000956:	d000      	beq.n	800095a <__aeabi_dadd+0x3d2>
 8000958:	e66a      	b.n	8000630 <__aeabi_dadd+0xa8>
 800095a:	2100      	movs	r1, #0
 800095c:	2500      	movs	r5, #0
 800095e:	e745      	b.n	80007ec <__aeabi_dadd+0x264>
 8000960:	074a      	lsls	r2, r1, #29
 8000962:	08db      	lsrs	r3, r3, #3
 8000964:	4313      	orrs	r3, r2
 8000966:	08c9      	lsrs	r1, r1, #3
 8000968:	e73d      	b.n	80007e6 <__aeabi_dadd+0x25e>
 800096a:	181c      	adds	r4, r3, r0
 800096c:	429c      	cmp	r4, r3
 800096e:	419b      	sbcs	r3, r3
 8000970:	4449      	add	r1, r9
 8000972:	468a      	mov	sl, r1
 8000974:	425b      	negs	r3, r3
 8000976:	449a      	add	sl, r3
 8000978:	4653      	mov	r3, sl
 800097a:	2601      	movs	r6, #1
 800097c:	021b      	lsls	r3, r3, #8
 800097e:	d400      	bmi.n	8000982 <__aeabi_dadd+0x3fa>
 8000980:	e727      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000982:	2602      	movs	r6, #2
 8000984:	4652      	mov	r2, sl
 8000986:	4baf      	ldr	r3, [pc, #700]	; (8000c44 <__aeabi_dadd+0x6bc>)
 8000988:	2101      	movs	r1, #1
 800098a:	401a      	ands	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	4021      	ands	r1, r4
 8000990:	0862      	lsrs	r2, r4, #1
 8000992:	430a      	orrs	r2, r1
 8000994:	07dc      	lsls	r4, r3, #31
 8000996:	085b      	lsrs	r3, r3, #1
 8000998:	469a      	mov	sl, r3
 800099a:	4314      	orrs	r4, r2
 800099c:	e670      	b.n	8000680 <__aeabi_dadd+0xf8>
 800099e:	003a      	movs	r2, r7
 80009a0:	464c      	mov	r4, r9
 80009a2:	3a20      	subs	r2, #32
 80009a4:	40d4      	lsrs	r4, r2
 80009a6:	46a4      	mov	ip, r4
 80009a8:	2f20      	cmp	r7, #32
 80009aa:	d007      	beq.n	80009bc <__aeabi_dadd+0x434>
 80009ac:	2240      	movs	r2, #64	; 0x40
 80009ae:	4648      	mov	r0, r9
 80009b0:	1bd2      	subs	r2, r2, r7
 80009b2:	4090      	lsls	r0, r2
 80009b4:	0002      	movs	r2, r0
 80009b6:	4640      	mov	r0, r8
 80009b8:	4310      	orrs	r0, r2
 80009ba:	4680      	mov	r8, r0
 80009bc:	4640      	mov	r0, r8
 80009be:	1e42      	subs	r2, r0, #1
 80009c0:	4190      	sbcs	r0, r2
 80009c2:	4662      	mov	r2, ip
 80009c4:	0004      	movs	r4, r0
 80009c6:	4314      	orrs	r4, r2
 80009c8:	e624      	b.n	8000614 <__aeabi_dadd+0x8c>
 80009ca:	4319      	orrs	r1, r3
 80009cc:	000c      	movs	r4, r1
 80009ce:	1e63      	subs	r3, r4, #1
 80009d0:	419c      	sbcs	r4, r3
 80009d2:	4643      	mov	r3, r8
 80009d4:	1b1c      	subs	r4, r3, r4
 80009d6:	45a0      	cmp	r8, r4
 80009d8:	419b      	sbcs	r3, r3
 80009da:	4649      	mov	r1, r9
 80009dc:	425b      	negs	r3, r3
 80009de:	1acb      	subs	r3, r1, r3
 80009e0:	469a      	mov	sl, r3
 80009e2:	4665      	mov	r5, ip
 80009e4:	0016      	movs	r6, r2
 80009e6:	e61b      	b.n	8000620 <__aeabi_dadd+0x98>
 80009e8:	000c      	movs	r4, r1
 80009ea:	431c      	orrs	r4, r3
 80009ec:	d100      	bne.n	80009f0 <__aeabi_dadd+0x468>
 80009ee:	e0c7      	b.n	8000b80 <__aeabi_dadd+0x5f8>
 80009f0:	1e7c      	subs	r4, r7, #1
 80009f2:	2f01      	cmp	r7, #1
 80009f4:	d100      	bne.n	80009f8 <__aeabi_dadd+0x470>
 80009f6:	e0f9      	b.n	8000bec <__aeabi_dadd+0x664>
 80009f8:	4e91      	ldr	r6, [pc, #580]	; (8000c40 <__aeabi_dadd+0x6b8>)
 80009fa:	42b7      	cmp	r7, r6
 80009fc:	d05c      	beq.n	8000ab8 <__aeabi_dadd+0x530>
 80009fe:	0027      	movs	r7, r4
 8000a00:	e740      	b.n	8000884 <__aeabi_dadd+0x2fc>
 8000a02:	2220      	movs	r2, #32
 8000a04:	464c      	mov	r4, r9
 8000a06:	4640      	mov	r0, r8
 8000a08:	1bd2      	subs	r2, r2, r7
 8000a0a:	4094      	lsls	r4, r2
 8000a0c:	40f8      	lsrs	r0, r7
 8000a0e:	4304      	orrs	r4, r0
 8000a10:	4640      	mov	r0, r8
 8000a12:	4090      	lsls	r0, r2
 8000a14:	1e42      	subs	r2, r0, #1
 8000a16:	4190      	sbcs	r0, r2
 8000a18:	464a      	mov	r2, r9
 8000a1a:	40fa      	lsrs	r2, r7
 8000a1c:	4304      	orrs	r4, r0
 8000a1e:	1889      	adds	r1, r1, r2
 8000a20:	e6ee      	b.n	8000800 <__aeabi_dadd+0x278>
 8000a22:	4c87      	ldr	r4, [pc, #540]	; (8000c40 <__aeabi_dadd+0x6b8>)
 8000a24:	42a2      	cmp	r2, r4
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x4a2>
 8000a28:	e6f9      	b.n	800081e <__aeabi_dadd+0x296>
 8000a2a:	1818      	adds	r0, r3, r0
 8000a2c:	4298      	cmp	r0, r3
 8000a2e:	419b      	sbcs	r3, r3
 8000a30:	4449      	add	r1, r9
 8000a32:	425b      	negs	r3, r3
 8000a34:	18cb      	adds	r3, r1, r3
 8000a36:	07dc      	lsls	r4, r3, #31
 8000a38:	0840      	lsrs	r0, r0, #1
 8000a3a:	085b      	lsrs	r3, r3, #1
 8000a3c:	469a      	mov	sl, r3
 8000a3e:	0016      	movs	r6, r2
 8000a40:	4304      	orrs	r4, r0
 8000a42:	e6c6      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000a44:	4642      	mov	r2, r8
 8000a46:	1ad4      	subs	r4, r2, r3
 8000a48:	45a0      	cmp	r8, r4
 8000a4a:	4180      	sbcs	r0, r0
 8000a4c:	464b      	mov	r3, r9
 8000a4e:	4240      	negs	r0, r0
 8000a50:	1a59      	subs	r1, r3, r1
 8000a52:	1a0b      	subs	r3, r1, r0
 8000a54:	469a      	mov	sl, r3
 8000a56:	4665      	mov	r5, ip
 8000a58:	e5ea      	b.n	8000630 <__aeabi_dadd+0xa8>
 8000a5a:	464b      	mov	r3, r9
 8000a5c:	464a      	mov	r2, r9
 8000a5e:	08c0      	lsrs	r0, r0, #3
 8000a60:	075b      	lsls	r3, r3, #29
 8000a62:	4665      	mov	r5, ip
 8000a64:	4303      	orrs	r3, r0
 8000a66:	08d1      	lsrs	r1, r2, #3
 8000a68:	e6bd      	b.n	80007e6 <__aeabi_dadd+0x25e>
 8000a6a:	2a00      	cmp	r2, #0
 8000a6c:	d000      	beq.n	8000a70 <__aeabi_dadd+0x4e8>
 8000a6e:	e08e      	b.n	8000b8e <__aeabi_dadd+0x606>
 8000a70:	464b      	mov	r3, r9
 8000a72:	4303      	orrs	r3, r0
 8000a74:	d117      	bne.n	8000aa6 <__aeabi_dadd+0x51e>
 8000a76:	2180      	movs	r1, #128	; 0x80
 8000a78:	2500      	movs	r5, #0
 8000a7a:	0309      	lsls	r1, r1, #12
 8000a7c:	e6da      	b.n	8000834 <__aeabi_dadd+0x2ac>
 8000a7e:	074a      	lsls	r2, r1, #29
 8000a80:	08db      	lsrs	r3, r3, #3
 8000a82:	4313      	orrs	r3, r2
 8000a84:	08c9      	lsrs	r1, r1, #3
 8000a86:	e6d1      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000a88:	1a1c      	subs	r4, r3, r0
 8000a8a:	464a      	mov	r2, r9
 8000a8c:	42a3      	cmp	r3, r4
 8000a8e:	419b      	sbcs	r3, r3
 8000a90:	1a89      	subs	r1, r1, r2
 8000a92:	425b      	negs	r3, r3
 8000a94:	1acb      	subs	r3, r1, r3
 8000a96:	469a      	mov	sl, r3
 8000a98:	2601      	movs	r6, #1
 8000a9a:	e5c1      	b.n	8000620 <__aeabi_dadd+0x98>
 8000a9c:	074a      	lsls	r2, r1, #29
 8000a9e:	08db      	lsrs	r3, r3, #3
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	08c9      	lsrs	r1, r1, #3
 8000aa4:	e69f      	b.n	80007e6 <__aeabi_dadd+0x25e>
 8000aa6:	4643      	mov	r3, r8
 8000aa8:	08d8      	lsrs	r0, r3, #3
 8000aaa:	464b      	mov	r3, r9
 8000aac:	464a      	mov	r2, r9
 8000aae:	075b      	lsls	r3, r3, #29
 8000ab0:	4665      	mov	r5, ip
 8000ab2:	4303      	orrs	r3, r0
 8000ab4:	08d1      	lsrs	r1, r2, #3
 8000ab6:	e6b9      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000ab8:	4643      	mov	r3, r8
 8000aba:	08d8      	lsrs	r0, r3, #3
 8000abc:	464b      	mov	r3, r9
 8000abe:	464a      	mov	r2, r9
 8000ac0:	075b      	lsls	r3, r3, #29
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	08d1      	lsrs	r1, r2, #3
 8000ac6:	e6b1      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000ac8:	4319      	orrs	r1, r3
 8000aca:	000c      	movs	r4, r1
 8000acc:	1e63      	subs	r3, r4, #1
 8000ace:	419c      	sbcs	r4, r3
 8000ad0:	e6eb      	b.n	80008aa <__aeabi_dadd+0x322>
 8000ad2:	003c      	movs	r4, r7
 8000ad4:	000d      	movs	r5, r1
 8000ad6:	3c20      	subs	r4, #32
 8000ad8:	40e5      	lsrs	r5, r4
 8000ada:	2f20      	cmp	r7, #32
 8000adc:	d003      	beq.n	8000ae6 <__aeabi_dadd+0x55e>
 8000ade:	2440      	movs	r4, #64	; 0x40
 8000ae0:	1be4      	subs	r4, r4, r7
 8000ae2:	40a1      	lsls	r1, r4
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	001c      	movs	r4, r3
 8000ae8:	1e63      	subs	r3, r4, #1
 8000aea:	419c      	sbcs	r4, r3
 8000aec:	432c      	orrs	r4, r5
 8000aee:	e770      	b.n	80009d2 <__aeabi_dadd+0x44a>
 8000af0:	2a00      	cmp	r2, #0
 8000af2:	d0e1      	beq.n	8000ab8 <__aeabi_dadd+0x530>
 8000af4:	464a      	mov	r2, r9
 8000af6:	4302      	orrs	r2, r0
 8000af8:	d0c1      	beq.n	8000a7e <__aeabi_dadd+0x4f6>
 8000afa:	074a      	lsls	r2, r1, #29
 8000afc:	08db      	lsrs	r3, r3, #3
 8000afe:	4313      	orrs	r3, r2
 8000b00:	2280      	movs	r2, #128	; 0x80
 8000b02:	08c9      	lsrs	r1, r1, #3
 8000b04:	0312      	lsls	r2, r2, #12
 8000b06:	4211      	tst	r1, r2
 8000b08:	d008      	beq.n	8000b1c <__aeabi_dadd+0x594>
 8000b0a:	4648      	mov	r0, r9
 8000b0c:	08c4      	lsrs	r4, r0, #3
 8000b0e:	4214      	tst	r4, r2
 8000b10:	d104      	bne.n	8000b1c <__aeabi_dadd+0x594>
 8000b12:	4643      	mov	r3, r8
 8000b14:	0021      	movs	r1, r4
 8000b16:	08db      	lsrs	r3, r3, #3
 8000b18:	0742      	lsls	r2, r0, #29
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	0f5a      	lsrs	r2, r3, #29
 8000b1e:	00db      	lsls	r3, r3, #3
 8000b20:	0752      	lsls	r2, r2, #29
 8000b22:	08db      	lsrs	r3, r3, #3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	e681      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000b28:	464b      	mov	r3, r9
 8000b2a:	4303      	orrs	r3, r0
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_dadd+0x5a8>
 8000b2e:	e714      	b.n	800095a <__aeabi_dadd+0x3d2>
 8000b30:	464b      	mov	r3, r9
 8000b32:	464a      	mov	r2, r9
 8000b34:	08c0      	lsrs	r0, r0, #3
 8000b36:	075b      	lsls	r3, r3, #29
 8000b38:	4665      	mov	r5, ip
 8000b3a:	4303      	orrs	r3, r0
 8000b3c:	08d1      	lsrs	r1, r2, #3
 8000b3e:	e655      	b.n	80007ec <__aeabi_dadd+0x264>
 8000b40:	1ac4      	subs	r4, r0, r3
 8000b42:	45a0      	cmp	r8, r4
 8000b44:	4180      	sbcs	r0, r0
 8000b46:	464b      	mov	r3, r9
 8000b48:	4240      	negs	r0, r0
 8000b4a:	1a59      	subs	r1, r3, r1
 8000b4c:	1a0b      	subs	r3, r1, r0
 8000b4e:	469a      	mov	sl, r3
 8000b50:	4665      	mov	r5, ip
 8000b52:	2601      	movs	r6, #1
 8000b54:	e564      	b.n	8000620 <__aeabi_dadd+0x98>
 8000b56:	1a1c      	subs	r4, r3, r0
 8000b58:	464a      	mov	r2, r9
 8000b5a:	42a3      	cmp	r3, r4
 8000b5c:	4180      	sbcs	r0, r0
 8000b5e:	1a8a      	subs	r2, r1, r2
 8000b60:	4240      	negs	r0, r0
 8000b62:	1a12      	subs	r2, r2, r0
 8000b64:	4692      	mov	sl, r2
 8000b66:	0212      	lsls	r2, r2, #8
 8000b68:	d549      	bpl.n	8000bfe <__aeabi_dadd+0x676>
 8000b6a:	4642      	mov	r2, r8
 8000b6c:	1ad4      	subs	r4, r2, r3
 8000b6e:	45a0      	cmp	r8, r4
 8000b70:	4180      	sbcs	r0, r0
 8000b72:	464b      	mov	r3, r9
 8000b74:	4240      	negs	r0, r0
 8000b76:	1a59      	subs	r1, r3, r1
 8000b78:	1a0b      	subs	r3, r1, r0
 8000b7a:	469a      	mov	sl, r3
 8000b7c:	4665      	mov	r5, ip
 8000b7e:	e57f      	b.n	8000680 <__aeabi_dadd+0xf8>
 8000b80:	464b      	mov	r3, r9
 8000b82:	464a      	mov	r2, r9
 8000b84:	08c0      	lsrs	r0, r0, #3
 8000b86:	075b      	lsls	r3, r3, #29
 8000b88:	4303      	orrs	r3, r0
 8000b8a:	08d1      	lsrs	r1, r2, #3
 8000b8c:	e62b      	b.n	80007e6 <__aeabi_dadd+0x25e>
 8000b8e:	464a      	mov	r2, r9
 8000b90:	08db      	lsrs	r3, r3, #3
 8000b92:	4302      	orrs	r2, r0
 8000b94:	d138      	bne.n	8000c08 <__aeabi_dadd+0x680>
 8000b96:	074a      	lsls	r2, r1, #29
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	08c9      	lsrs	r1, r1, #3
 8000b9c:	e646      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000b9e:	464b      	mov	r3, r9
 8000ba0:	464a      	mov	r2, r9
 8000ba2:	08c0      	lsrs	r0, r0, #3
 8000ba4:	075b      	lsls	r3, r3, #29
 8000ba6:	4303      	orrs	r3, r0
 8000ba8:	08d1      	lsrs	r1, r2, #3
 8000baa:	e61f      	b.n	80007ec <__aeabi_dadd+0x264>
 8000bac:	181c      	adds	r4, r3, r0
 8000bae:	429c      	cmp	r4, r3
 8000bb0:	419b      	sbcs	r3, r3
 8000bb2:	4449      	add	r1, r9
 8000bb4:	468a      	mov	sl, r1
 8000bb6:	425b      	negs	r3, r3
 8000bb8:	449a      	add	sl, r3
 8000bba:	4653      	mov	r3, sl
 8000bbc:	021b      	lsls	r3, r3, #8
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_dadd+0x63a>
 8000bc0:	e607      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000bc2:	4652      	mov	r2, sl
 8000bc4:	4b1f      	ldr	r3, [pc, #124]	; (8000c44 <__aeabi_dadd+0x6bc>)
 8000bc6:	2601      	movs	r6, #1
 8000bc8:	401a      	ands	r2, r3
 8000bca:	4692      	mov	sl, r2
 8000bcc:	e601      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000bce:	003c      	movs	r4, r7
 8000bd0:	000e      	movs	r6, r1
 8000bd2:	3c20      	subs	r4, #32
 8000bd4:	40e6      	lsrs	r6, r4
 8000bd6:	2f20      	cmp	r7, #32
 8000bd8:	d003      	beq.n	8000be2 <__aeabi_dadd+0x65a>
 8000bda:	2440      	movs	r4, #64	; 0x40
 8000bdc:	1be4      	subs	r4, r4, r7
 8000bde:	40a1      	lsls	r1, r4
 8000be0:	430b      	orrs	r3, r1
 8000be2:	001c      	movs	r4, r3
 8000be4:	1e63      	subs	r3, r4, #1
 8000be6:	419c      	sbcs	r4, r3
 8000be8:	4334      	orrs	r4, r6
 8000bea:	e65e      	b.n	80008aa <__aeabi_dadd+0x322>
 8000bec:	4443      	add	r3, r8
 8000bee:	4283      	cmp	r3, r0
 8000bf0:	4180      	sbcs	r0, r0
 8000bf2:	4449      	add	r1, r9
 8000bf4:	468a      	mov	sl, r1
 8000bf6:	4240      	negs	r0, r0
 8000bf8:	001c      	movs	r4, r3
 8000bfa:	4482      	add	sl, r0
 8000bfc:	e6bc      	b.n	8000978 <__aeabi_dadd+0x3f0>
 8000bfe:	4653      	mov	r3, sl
 8000c00:	4323      	orrs	r3, r4
 8000c02:	d100      	bne.n	8000c06 <__aeabi_dadd+0x67e>
 8000c04:	e6a9      	b.n	800095a <__aeabi_dadd+0x3d2>
 8000c06:	e5e4      	b.n	80007d2 <__aeabi_dadd+0x24a>
 8000c08:	074a      	lsls	r2, r1, #29
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	2280      	movs	r2, #128	; 0x80
 8000c0e:	08c9      	lsrs	r1, r1, #3
 8000c10:	0312      	lsls	r2, r2, #12
 8000c12:	4211      	tst	r1, r2
 8000c14:	d009      	beq.n	8000c2a <__aeabi_dadd+0x6a2>
 8000c16:	4648      	mov	r0, r9
 8000c18:	08c4      	lsrs	r4, r0, #3
 8000c1a:	4214      	tst	r4, r2
 8000c1c:	d105      	bne.n	8000c2a <__aeabi_dadd+0x6a2>
 8000c1e:	4643      	mov	r3, r8
 8000c20:	4665      	mov	r5, ip
 8000c22:	0021      	movs	r1, r4
 8000c24:	08db      	lsrs	r3, r3, #3
 8000c26:	0742      	lsls	r2, r0, #29
 8000c28:	4313      	orrs	r3, r2
 8000c2a:	0f5a      	lsrs	r2, r3, #29
 8000c2c:	00db      	lsls	r3, r3, #3
 8000c2e:	08db      	lsrs	r3, r3, #3
 8000c30:	0752      	lsls	r2, r2, #29
 8000c32:	4313      	orrs	r3, r2
 8000c34:	e5fa      	b.n	800082c <__aeabi_dadd+0x2a4>
 8000c36:	2300      	movs	r3, #0
 8000c38:	4a01      	ldr	r2, [pc, #4]	; (8000c40 <__aeabi_dadd+0x6b8>)
 8000c3a:	001c      	movs	r4, r3
 8000c3c:	e540      	b.n	80006c0 <__aeabi_dadd+0x138>
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	000007ff 	.word	0x000007ff
 8000c44:	ff7fffff 	.word	0xff7fffff

08000c48 <__aeabi_ddiv>:
 8000c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c4a:	4657      	mov	r7, sl
 8000c4c:	464e      	mov	r6, r9
 8000c4e:	4645      	mov	r5, r8
 8000c50:	46de      	mov	lr, fp
 8000c52:	b5e0      	push	{r5, r6, r7, lr}
 8000c54:	030c      	lsls	r4, r1, #12
 8000c56:	001f      	movs	r7, r3
 8000c58:	004b      	lsls	r3, r1, #1
 8000c5a:	4681      	mov	r9, r0
 8000c5c:	4692      	mov	sl, r2
 8000c5e:	0005      	movs	r5, r0
 8000c60:	b085      	sub	sp, #20
 8000c62:	0b24      	lsrs	r4, r4, #12
 8000c64:	0d5b      	lsrs	r3, r3, #21
 8000c66:	0fce      	lsrs	r6, r1, #31
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_ddiv+0x26>
 8000c6c:	e152      	b.n	8000f14 <__aeabi_ddiv+0x2cc>
 8000c6e:	4ad2      	ldr	r2, [pc, #840]	; (8000fb8 <__aeabi_ddiv+0x370>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d100      	bne.n	8000c76 <__aeabi_ddiv+0x2e>
 8000c74:	e16e      	b.n	8000f54 <__aeabi_ddiv+0x30c>
 8000c76:	0f42      	lsrs	r2, r0, #29
 8000c78:	00e4      	lsls	r4, r4, #3
 8000c7a:	4314      	orrs	r4, r2
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	0412      	lsls	r2, r2, #16
 8000c80:	4322      	orrs	r2, r4
 8000c82:	4690      	mov	r8, r2
 8000c84:	4acd      	ldr	r2, [pc, #820]	; (8000fbc <__aeabi_ddiv+0x374>)
 8000c86:	00c5      	lsls	r5, r0, #3
 8000c88:	4693      	mov	fp, r2
 8000c8a:	449b      	add	fp, r3
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4699      	mov	r9, r3
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	033c      	lsls	r4, r7, #12
 8000c94:	007b      	lsls	r3, r7, #1
 8000c96:	4650      	mov	r0, sl
 8000c98:	0b24      	lsrs	r4, r4, #12
 8000c9a:	0d5b      	lsrs	r3, r3, #21
 8000c9c:	0fff      	lsrs	r7, r7, #31
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_ddiv+0x5c>
 8000ca2:	e11a      	b.n	8000eda <__aeabi_ddiv+0x292>
 8000ca4:	4ac4      	ldr	r2, [pc, #784]	; (8000fb8 <__aeabi_ddiv+0x370>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d100      	bne.n	8000cac <__aeabi_ddiv+0x64>
 8000caa:	e15e      	b.n	8000f6a <__aeabi_ddiv+0x322>
 8000cac:	0f42      	lsrs	r2, r0, #29
 8000cae:	00e4      	lsls	r4, r4, #3
 8000cb0:	4322      	orrs	r2, r4
 8000cb2:	2480      	movs	r4, #128	; 0x80
 8000cb4:	0424      	lsls	r4, r4, #16
 8000cb6:	4314      	orrs	r4, r2
 8000cb8:	4ac0      	ldr	r2, [pc, #768]	; (8000fbc <__aeabi_ddiv+0x374>)
 8000cba:	00c1      	lsls	r1, r0, #3
 8000cbc:	4694      	mov	ip, r2
 8000cbe:	465a      	mov	r2, fp
 8000cc0:	4463      	add	r3, ip
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	469b      	mov	fp, r3
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	0033      	movs	r3, r6
 8000cca:	407b      	eors	r3, r7
 8000ccc:	469a      	mov	sl, r3
 8000cce:	464b      	mov	r3, r9
 8000cd0:	2b0f      	cmp	r3, #15
 8000cd2:	d827      	bhi.n	8000d24 <__aeabi_ddiv+0xdc>
 8000cd4:	4aba      	ldr	r2, [pc, #744]	; (8000fc0 <__aeabi_ddiv+0x378>)
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	58d3      	ldr	r3, [r2, r3]
 8000cda:	469f      	mov	pc, r3
 8000cdc:	46b2      	mov	sl, r6
 8000cde:	9b00      	ldr	r3, [sp, #0]
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d016      	beq.n	8000d12 <__aeabi_ddiv+0xca>
 8000ce4:	2b03      	cmp	r3, #3
 8000ce6:	d100      	bne.n	8000cea <__aeabi_ddiv+0xa2>
 8000ce8:	e287      	b.n	80011fa <__aeabi_ddiv+0x5b2>
 8000cea:	2b01      	cmp	r3, #1
 8000cec:	d000      	beq.n	8000cf0 <__aeabi_ddiv+0xa8>
 8000cee:	e0d5      	b.n	8000e9c <__aeabi_ddiv+0x254>
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2500      	movs	r5, #0
 8000cf6:	051b      	lsls	r3, r3, #20
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	4652      	mov	r2, sl
 8000cfc:	07d2      	lsls	r2, r2, #31
 8000cfe:	4313      	orrs	r3, r2
 8000d00:	0028      	movs	r0, r5
 8000d02:	0019      	movs	r1, r3
 8000d04:	b005      	add	sp, #20
 8000d06:	bcf0      	pop	{r4, r5, r6, r7}
 8000d08:	46bb      	mov	fp, r7
 8000d0a:	46b2      	mov	sl, r6
 8000d0c:	46a9      	mov	r9, r5
 8000d0e:	46a0      	mov	r8, r4
 8000d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d12:	2200      	movs	r2, #0
 8000d14:	2500      	movs	r5, #0
 8000d16:	4ba8      	ldr	r3, [pc, #672]	; (8000fb8 <__aeabi_ddiv+0x370>)
 8000d18:	e7ed      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 8000d1a:	46ba      	mov	sl, r7
 8000d1c:	46a0      	mov	r8, r4
 8000d1e:	000d      	movs	r5, r1
 8000d20:	9000      	str	r0, [sp, #0]
 8000d22:	e7dc      	b.n	8000cde <__aeabi_ddiv+0x96>
 8000d24:	4544      	cmp	r4, r8
 8000d26:	d200      	bcs.n	8000d2a <__aeabi_ddiv+0xe2>
 8000d28:	e1c4      	b.n	80010b4 <__aeabi_ddiv+0x46c>
 8000d2a:	d100      	bne.n	8000d2e <__aeabi_ddiv+0xe6>
 8000d2c:	e1bf      	b.n	80010ae <__aeabi_ddiv+0x466>
 8000d2e:	2301      	movs	r3, #1
 8000d30:	425b      	negs	r3, r3
 8000d32:	469c      	mov	ip, r3
 8000d34:	002e      	movs	r6, r5
 8000d36:	4640      	mov	r0, r8
 8000d38:	2500      	movs	r5, #0
 8000d3a:	44e3      	add	fp, ip
 8000d3c:	0223      	lsls	r3, r4, #8
 8000d3e:	0e0c      	lsrs	r4, r1, #24
 8000d40:	431c      	orrs	r4, r3
 8000d42:	0c1b      	lsrs	r3, r3, #16
 8000d44:	4699      	mov	r9, r3
 8000d46:	0423      	lsls	r3, r4, #16
 8000d48:	020a      	lsls	r2, r1, #8
 8000d4a:	0c1f      	lsrs	r7, r3, #16
 8000d4c:	4649      	mov	r1, r9
 8000d4e:	9200      	str	r2, [sp, #0]
 8000d50:	9701      	str	r7, [sp, #4]
 8000d52:	f7ff fa7b 	bl	800024c <__aeabi_uidivmod>
 8000d56:	0002      	movs	r2, r0
 8000d58:	437a      	muls	r2, r7
 8000d5a:	040b      	lsls	r3, r1, #16
 8000d5c:	0c31      	lsrs	r1, r6, #16
 8000d5e:	4680      	mov	r8, r0
 8000d60:	4319      	orrs	r1, r3
 8000d62:	428a      	cmp	r2, r1
 8000d64:	d907      	bls.n	8000d76 <__aeabi_ddiv+0x12e>
 8000d66:	2301      	movs	r3, #1
 8000d68:	425b      	negs	r3, r3
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	1909      	adds	r1, r1, r4
 8000d6e:	44e0      	add	r8, ip
 8000d70:	428c      	cmp	r4, r1
 8000d72:	d800      	bhi.n	8000d76 <__aeabi_ddiv+0x12e>
 8000d74:	e201      	b.n	800117a <__aeabi_ddiv+0x532>
 8000d76:	1a88      	subs	r0, r1, r2
 8000d78:	4649      	mov	r1, r9
 8000d7a:	f7ff fa67 	bl	800024c <__aeabi_uidivmod>
 8000d7e:	9a01      	ldr	r2, [sp, #4]
 8000d80:	0436      	lsls	r6, r6, #16
 8000d82:	4342      	muls	r2, r0
 8000d84:	0409      	lsls	r1, r1, #16
 8000d86:	0c36      	lsrs	r6, r6, #16
 8000d88:	0003      	movs	r3, r0
 8000d8a:	430e      	orrs	r6, r1
 8000d8c:	42b2      	cmp	r2, r6
 8000d8e:	d904      	bls.n	8000d9a <__aeabi_ddiv+0x152>
 8000d90:	1936      	adds	r6, r6, r4
 8000d92:	3b01      	subs	r3, #1
 8000d94:	42b4      	cmp	r4, r6
 8000d96:	d800      	bhi.n	8000d9a <__aeabi_ddiv+0x152>
 8000d98:	e1e9      	b.n	800116e <__aeabi_ddiv+0x526>
 8000d9a:	1ab0      	subs	r0, r6, r2
 8000d9c:	4642      	mov	r2, r8
 8000d9e:	9e00      	ldr	r6, [sp, #0]
 8000da0:	0412      	lsls	r2, r2, #16
 8000da2:	431a      	orrs	r2, r3
 8000da4:	0c33      	lsrs	r3, r6, #16
 8000da6:	001f      	movs	r7, r3
 8000da8:	0c11      	lsrs	r1, r2, #16
 8000daa:	4690      	mov	r8, r2
 8000dac:	9302      	str	r3, [sp, #8]
 8000dae:	0413      	lsls	r3, r2, #16
 8000db0:	0432      	lsls	r2, r6, #16
 8000db2:	0c16      	lsrs	r6, r2, #16
 8000db4:	0032      	movs	r2, r6
 8000db6:	0c1b      	lsrs	r3, r3, #16
 8000db8:	435a      	muls	r2, r3
 8000dba:	9603      	str	r6, [sp, #12]
 8000dbc:	437b      	muls	r3, r7
 8000dbe:	434e      	muls	r6, r1
 8000dc0:	4379      	muls	r1, r7
 8000dc2:	0c17      	lsrs	r7, r2, #16
 8000dc4:	46bc      	mov	ip, r7
 8000dc6:	199b      	adds	r3, r3, r6
 8000dc8:	4463      	add	r3, ip
 8000dca:	429e      	cmp	r6, r3
 8000dcc:	d903      	bls.n	8000dd6 <__aeabi_ddiv+0x18e>
 8000dce:	2680      	movs	r6, #128	; 0x80
 8000dd0:	0276      	lsls	r6, r6, #9
 8000dd2:	46b4      	mov	ip, r6
 8000dd4:	4461      	add	r1, ip
 8000dd6:	0c1e      	lsrs	r6, r3, #16
 8000dd8:	1871      	adds	r1, r6, r1
 8000dda:	0416      	lsls	r6, r2, #16
 8000ddc:	041b      	lsls	r3, r3, #16
 8000dde:	0c36      	lsrs	r6, r6, #16
 8000de0:	199e      	adds	r6, r3, r6
 8000de2:	4288      	cmp	r0, r1
 8000de4:	d302      	bcc.n	8000dec <__aeabi_ddiv+0x1a4>
 8000de6:	d112      	bne.n	8000e0e <__aeabi_ddiv+0x1c6>
 8000de8:	42b5      	cmp	r5, r6
 8000dea:	d210      	bcs.n	8000e0e <__aeabi_ddiv+0x1c6>
 8000dec:	4643      	mov	r3, r8
 8000dee:	1e5a      	subs	r2, r3, #1
 8000df0:	9b00      	ldr	r3, [sp, #0]
 8000df2:	469c      	mov	ip, r3
 8000df4:	4465      	add	r5, ip
 8000df6:	001f      	movs	r7, r3
 8000df8:	429d      	cmp	r5, r3
 8000dfa:	419b      	sbcs	r3, r3
 8000dfc:	425b      	negs	r3, r3
 8000dfe:	191b      	adds	r3, r3, r4
 8000e00:	18c0      	adds	r0, r0, r3
 8000e02:	4284      	cmp	r4, r0
 8000e04:	d200      	bcs.n	8000e08 <__aeabi_ddiv+0x1c0>
 8000e06:	e19e      	b.n	8001146 <__aeabi_ddiv+0x4fe>
 8000e08:	d100      	bne.n	8000e0c <__aeabi_ddiv+0x1c4>
 8000e0a:	e199      	b.n	8001140 <__aeabi_ddiv+0x4f8>
 8000e0c:	4690      	mov	r8, r2
 8000e0e:	1bae      	subs	r6, r5, r6
 8000e10:	42b5      	cmp	r5, r6
 8000e12:	41ad      	sbcs	r5, r5
 8000e14:	1a40      	subs	r0, r0, r1
 8000e16:	426d      	negs	r5, r5
 8000e18:	1b40      	subs	r0, r0, r5
 8000e1a:	4284      	cmp	r4, r0
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_ddiv+0x1d8>
 8000e1e:	e1d2      	b.n	80011c6 <__aeabi_ddiv+0x57e>
 8000e20:	4649      	mov	r1, r9
 8000e22:	f7ff fa13 	bl	800024c <__aeabi_uidivmod>
 8000e26:	9a01      	ldr	r2, [sp, #4]
 8000e28:	040b      	lsls	r3, r1, #16
 8000e2a:	4342      	muls	r2, r0
 8000e2c:	0c31      	lsrs	r1, r6, #16
 8000e2e:	0005      	movs	r5, r0
 8000e30:	4319      	orrs	r1, r3
 8000e32:	428a      	cmp	r2, r1
 8000e34:	d900      	bls.n	8000e38 <__aeabi_ddiv+0x1f0>
 8000e36:	e16c      	b.n	8001112 <__aeabi_ddiv+0x4ca>
 8000e38:	1a88      	subs	r0, r1, r2
 8000e3a:	4649      	mov	r1, r9
 8000e3c:	f7ff fa06 	bl	800024c <__aeabi_uidivmod>
 8000e40:	9a01      	ldr	r2, [sp, #4]
 8000e42:	0436      	lsls	r6, r6, #16
 8000e44:	4342      	muls	r2, r0
 8000e46:	0409      	lsls	r1, r1, #16
 8000e48:	0c36      	lsrs	r6, r6, #16
 8000e4a:	0003      	movs	r3, r0
 8000e4c:	430e      	orrs	r6, r1
 8000e4e:	42b2      	cmp	r2, r6
 8000e50:	d900      	bls.n	8000e54 <__aeabi_ddiv+0x20c>
 8000e52:	e153      	b.n	80010fc <__aeabi_ddiv+0x4b4>
 8000e54:	9803      	ldr	r0, [sp, #12]
 8000e56:	1ab6      	subs	r6, r6, r2
 8000e58:	0002      	movs	r2, r0
 8000e5a:	042d      	lsls	r5, r5, #16
 8000e5c:	431d      	orrs	r5, r3
 8000e5e:	9f02      	ldr	r7, [sp, #8]
 8000e60:	042b      	lsls	r3, r5, #16
 8000e62:	0c1b      	lsrs	r3, r3, #16
 8000e64:	435a      	muls	r2, r3
 8000e66:	437b      	muls	r3, r7
 8000e68:	469c      	mov	ip, r3
 8000e6a:	0c29      	lsrs	r1, r5, #16
 8000e6c:	4348      	muls	r0, r1
 8000e6e:	0c13      	lsrs	r3, r2, #16
 8000e70:	4484      	add	ip, r0
 8000e72:	4463      	add	r3, ip
 8000e74:	4379      	muls	r1, r7
 8000e76:	4298      	cmp	r0, r3
 8000e78:	d903      	bls.n	8000e82 <__aeabi_ddiv+0x23a>
 8000e7a:	2080      	movs	r0, #128	; 0x80
 8000e7c:	0240      	lsls	r0, r0, #9
 8000e7e:	4684      	mov	ip, r0
 8000e80:	4461      	add	r1, ip
 8000e82:	0c18      	lsrs	r0, r3, #16
 8000e84:	0412      	lsls	r2, r2, #16
 8000e86:	041b      	lsls	r3, r3, #16
 8000e88:	0c12      	lsrs	r2, r2, #16
 8000e8a:	1840      	adds	r0, r0, r1
 8000e8c:	189b      	adds	r3, r3, r2
 8000e8e:	4286      	cmp	r6, r0
 8000e90:	d200      	bcs.n	8000e94 <__aeabi_ddiv+0x24c>
 8000e92:	e100      	b.n	8001096 <__aeabi_ddiv+0x44e>
 8000e94:	d100      	bne.n	8000e98 <__aeabi_ddiv+0x250>
 8000e96:	e0fb      	b.n	8001090 <__aeabi_ddiv+0x448>
 8000e98:	2301      	movs	r3, #1
 8000e9a:	431d      	orrs	r5, r3
 8000e9c:	4b49      	ldr	r3, [pc, #292]	; (8000fc4 <__aeabi_ddiv+0x37c>)
 8000e9e:	445b      	add	r3, fp
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	dc00      	bgt.n	8000ea6 <__aeabi_ddiv+0x25e>
 8000ea4:	e0aa      	b.n	8000ffc <__aeabi_ddiv+0x3b4>
 8000ea6:	076a      	lsls	r2, r5, #29
 8000ea8:	d000      	beq.n	8000eac <__aeabi_ddiv+0x264>
 8000eaa:	e13d      	b.n	8001128 <__aeabi_ddiv+0x4e0>
 8000eac:	08e9      	lsrs	r1, r5, #3
 8000eae:	4642      	mov	r2, r8
 8000eb0:	01d2      	lsls	r2, r2, #7
 8000eb2:	d506      	bpl.n	8000ec2 <__aeabi_ddiv+0x27a>
 8000eb4:	4642      	mov	r2, r8
 8000eb6:	4b44      	ldr	r3, [pc, #272]	; (8000fc8 <__aeabi_ddiv+0x380>)
 8000eb8:	401a      	ands	r2, r3
 8000eba:	2380      	movs	r3, #128	; 0x80
 8000ebc:	4690      	mov	r8, r2
 8000ebe:	00db      	lsls	r3, r3, #3
 8000ec0:	445b      	add	r3, fp
 8000ec2:	4a42      	ldr	r2, [pc, #264]	; (8000fcc <__aeabi_ddiv+0x384>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	dd00      	ble.n	8000eca <__aeabi_ddiv+0x282>
 8000ec8:	e723      	b.n	8000d12 <__aeabi_ddiv+0xca>
 8000eca:	4642      	mov	r2, r8
 8000ecc:	055b      	lsls	r3, r3, #21
 8000ece:	0755      	lsls	r5, r2, #29
 8000ed0:	0252      	lsls	r2, r2, #9
 8000ed2:	430d      	orrs	r5, r1
 8000ed4:	0b12      	lsrs	r2, r2, #12
 8000ed6:	0d5b      	lsrs	r3, r3, #21
 8000ed8:	e70d      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 8000eda:	4651      	mov	r1, sl
 8000edc:	4321      	orrs	r1, r4
 8000ede:	d100      	bne.n	8000ee2 <__aeabi_ddiv+0x29a>
 8000ee0:	e07c      	b.n	8000fdc <__aeabi_ddiv+0x394>
 8000ee2:	2c00      	cmp	r4, #0
 8000ee4:	d100      	bne.n	8000ee8 <__aeabi_ddiv+0x2a0>
 8000ee6:	e0fb      	b.n	80010e0 <__aeabi_ddiv+0x498>
 8000ee8:	0020      	movs	r0, r4
 8000eea:	f001 fa63 	bl	80023b4 <__clzsi2>
 8000eee:	0002      	movs	r2, r0
 8000ef0:	3a0b      	subs	r2, #11
 8000ef2:	231d      	movs	r3, #29
 8000ef4:	1a9b      	subs	r3, r3, r2
 8000ef6:	4652      	mov	r2, sl
 8000ef8:	0001      	movs	r1, r0
 8000efa:	40da      	lsrs	r2, r3
 8000efc:	4653      	mov	r3, sl
 8000efe:	3908      	subs	r1, #8
 8000f00:	408b      	lsls	r3, r1
 8000f02:	408c      	lsls	r4, r1
 8000f04:	0019      	movs	r1, r3
 8000f06:	4314      	orrs	r4, r2
 8000f08:	4b31      	ldr	r3, [pc, #196]	; (8000fd0 <__aeabi_ddiv+0x388>)
 8000f0a:	4458      	add	r0, fp
 8000f0c:	469b      	mov	fp, r3
 8000f0e:	4483      	add	fp, r0
 8000f10:	2000      	movs	r0, #0
 8000f12:	e6d9      	b.n	8000cc8 <__aeabi_ddiv+0x80>
 8000f14:	0003      	movs	r3, r0
 8000f16:	4323      	orrs	r3, r4
 8000f18:	4698      	mov	r8, r3
 8000f1a:	d044      	beq.n	8000fa6 <__aeabi_ddiv+0x35e>
 8000f1c:	2c00      	cmp	r4, #0
 8000f1e:	d100      	bne.n	8000f22 <__aeabi_ddiv+0x2da>
 8000f20:	e0cf      	b.n	80010c2 <__aeabi_ddiv+0x47a>
 8000f22:	0020      	movs	r0, r4
 8000f24:	f001 fa46 	bl	80023b4 <__clzsi2>
 8000f28:	0001      	movs	r1, r0
 8000f2a:	0002      	movs	r2, r0
 8000f2c:	390b      	subs	r1, #11
 8000f2e:	231d      	movs	r3, #29
 8000f30:	1a5b      	subs	r3, r3, r1
 8000f32:	4649      	mov	r1, r9
 8000f34:	0010      	movs	r0, r2
 8000f36:	40d9      	lsrs	r1, r3
 8000f38:	3808      	subs	r0, #8
 8000f3a:	4084      	lsls	r4, r0
 8000f3c:	000b      	movs	r3, r1
 8000f3e:	464d      	mov	r5, r9
 8000f40:	4323      	orrs	r3, r4
 8000f42:	4698      	mov	r8, r3
 8000f44:	4085      	lsls	r5, r0
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <__aeabi_ddiv+0x38c>)
 8000f48:	1a9b      	subs	r3, r3, r2
 8000f4a:	469b      	mov	fp, r3
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	4699      	mov	r9, r3
 8000f50:	9300      	str	r3, [sp, #0]
 8000f52:	e69e      	b.n	8000c92 <__aeabi_ddiv+0x4a>
 8000f54:	0002      	movs	r2, r0
 8000f56:	4322      	orrs	r2, r4
 8000f58:	4690      	mov	r8, r2
 8000f5a:	d11d      	bne.n	8000f98 <__aeabi_ddiv+0x350>
 8000f5c:	2208      	movs	r2, #8
 8000f5e:	469b      	mov	fp, r3
 8000f60:	2302      	movs	r3, #2
 8000f62:	2500      	movs	r5, #0
 8000f64:	4691      	mov	r9, r2
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	e693      	b.n	8000c92 <__aeabi_ddiv+0x4a>
 8000f6a:	4651      	mov	r1, sl
 8000f6c:	4321      	orrs	r1, r4
 8000f6e:	d109      	bne.n	8000f84 <__aeabi_ddiv+0x33c>
 8000f70:	2302      	movs	r3, #2
 8000f72:	464a      	mov	r2, r9
 8000f74:	431a      	orrs	r2, r3
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <__aeabi_ddiv+0x390>)
 8000f78:	4691      	mov	r9, r2
 8000f7a:	469c      	mov	ip, r3
 8000f7c:	2400      	movs	r4, #0
 8000f7e:	2002      	movs	r0, #2
 8000f80:	44e3      	add	fp, ip
 8000f82:	e6a1      	b.n	8000cc8 <__aeabi_ddiv+0x80>
 8000f84:	2303      	movs	r3, #3
 8000f86:	464a      	mov	r2, r9
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	4b13      	ldr	r3, [pc, #76]	; (8000fd8 <__aeabi_ddiv+0x390>)
 8000f8c:	4691      	mov	r9, r2
 8000f8e:	469c      	mov	ip, r3
 8000f90:	4651      	mov	r1, sl
 8000f92:	2003      	movs	r0, #3
 8000f94:	44e3      	add	fp, ip
 8000f96:	e697      	b.n	8000cc8 <__aeabi_ddiv+0x80>
 8000f98:	220c      	movs	r2, #12
 8000f9a:	469b      	mov	fp, r3
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	46a0      	mov	r8, r4
 8000fa0:	4691      	mov	r9, r2
 8000fa2:	9300      	str	r3, [sp, #0]
 8000fa4:	e675      	b.n	8000c92 <__aeabi_ddiv+0x4a>
 8000fa6:	2304      	movs	r3, #4
 8000fa8:	4699      	mov	r9, r3
 8000faa:	2300      	movs	r3, #0
 8000fac:	469b      	mov	fp, r3
 8000fae:	3301      	adds	r3, #1
 8000fb0:	2500      	movs	r5, #0
 8000fb2:	9300      	str	r3, [sp, #0]
 8000fb4:	e66d      	b.n	8000c92 <__aeabi_ddiv+0x4a>
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	000007ff 	.word	0x000007ff
 8000fbc:	fffffc01 	.word	0xfffffc01
 8000fc0:	08009898 	.word	0x08009898
 8000fc4:	000003ff 	.word	0x000003ff
 8000fc8:	feffffff 	.word	0xfeffffff
 8000fcc:	000007fe 	.word	0x000007fe
 8000fd0:	000003f3 	.word	0x000003f3
 8000fd4:	fffffc0d 	.word	0xfffffc0d
 8000fd8:	fffff801 	.word	0xfffff801
 8000fdc:	464a      	mov	r2, r9
 8000fde:	2301      	movs	r3, #1
 8000fe0:	431a      	orrs	r2, r3
 8000fe2:	4691      	mov	r9, r2
 8000fe4:	2400      	movs	r4, #0
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	e66e      	b.n	8000cc8 <__aeabi_ddiv+0x80>
 8000fea:	2300      	movs	r3, #0
 8000fec:	2280      	movs	r2, #128	; 0x80
 8000fee:	469a      	mov	sl, r3
 8000ff0:	2500      	movs	r5, #0
 8000ff2:	4b88      	ldr	r3, [pc, #544]	; (8001214 <__aeabi_ddiv+0x5cc>)
 8000ff4:	0312      	lsls	r2, r2, #12
 8000ff6:	e67e      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 8000ff8:	2501      	movs	r5, #1
 8000ffa:	426d      	negs	r5, r5
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	1ad2      	subs	r2, r2, r3
 8001000:	2a38      	cmp	r2, #56	; 0x38
 8001002:	dd00      	ble.n	8001006 <__aeabi_ddiv+0x3be>
 8001004:	e674      	b.n	8000cf0 <__aeabi_ddiv+0xa8>
 8001006:	2a1f      	cmp	r2, #31
 8001008:	dc00      	bgt.n	800100c <__aeabi_ddiv+0x3c4>
 800100a:	e0bd      	b.n	8001188 <__aeabi_ddiv+0x540>
 800100c:	211f      	movs	r1, #31
 800100e:	4249      	negs	r1, r1
 8001010:	1acb      	subs	r3, r1, r3
 8001012:	4641      	mov	r1, r8
 8001014:	40d9      	lsrs	r1, r3
 8001016:	000b      	movs	r3, r1
 8001018:	2a20      	cmp	r2, #32
 800101a:	d004      	beq.n	8001026 <__aeabi_ddiv+0x3de>
 800101c:	4641      	mov	r1, r8
 800101e:	4a7e      	ldr	r2, [pc, #504]	; (8001218 <__aeabi_ddiv+0x5d0>)
 8001020:	445a      	add	r2, fp
 8001022:	4091      	lsls	r1, r2
 8001024:	430d      	orrs	r5, r1
 8001026:	0029      	movs	r1, r5
 8001028:	1e4a      	subs	r2, r1, #1
 800102a:	4191      	sbcs	r1, r2
 800102c:	4319      	orrs	r1, r3
 800102e:	2307      	movs	r3, #7
 8001030:	001d      	movs	r5, r3
 8001032:	2200      	movs	r2, #0
 8001034:	400d      	ands	r5, r1
 8001036:	420b      	tst	r3, r1
 8001038:	d100      	bne.n	800103c <__aeabi_ddiv+0x3f4>
 800103a:	e0d0      	b.n	80011de <__aeabi_ddiv+0x596>
 800103c:	220f      	movs	r2, #15
 800103e:	2300      	movs	r3, #0
 8001040:	400a      	ands	r2, r1
 8001042:	2a04      	cmp	r2, #4
 8001044:	d100      	bne.n	8001048 <__aeabi_ddiv+0x400>
 8001046:	e0c7      	b.n	80011d8 <__aeabi_ddiv+0x590>
 8001048:	1d0a      	adds	r2, r1, #4
 800104a:	428a      	cmp	r2, r1
 800104c:	4189      	sbcs	r1, r1
 800104e:	4249      	negs	r1, r1
 8001050:	185b      	adds	r3, r3, r1
 8001052:	0011      	movs	r1, r2
 8001054:	021a      	lsls	r2, r3, #8
 8001056:	d400      	bmi.n	800105a <__aeabi_ddiv+0x412>
 8001058:	e0be      	b.n	80011d8 <__aeabi_ddiv+0x590>
 800105a:	2301      	movs	r3, #1
 800105c:	2200      	movs	r2, #0
 800105e:	2500      	movs	r5, #0
 8001060:	e649      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 8001062:	2280      	movs	r2, #128	; 0x80
 8001064:	4643      	mov	r3, r8
 8001066:	0312      	lsls	r2, r2, #12
 8001068:	4213      	tst	r3, r2
 800106a:	d008      	beq.n	800107e <__aeabi_ddiv+0x436>
 800106c:	4214      	tst	r4, r2
 800106e:	d106      	bne.n	800107e <__aeabi_ddiv+0x436>
 8001070:	4322      	orrs	r2, r4
 8001072:	0312      	lsls	r2, r2, #12
 8001074:	46ba      	mov	sl, r7
 8001076:	000d      	movs	r5, r1
 8001078:	4b66      	ldr	r3, [pc, #408]	; (8001214 <__aeabi_ddiv+0x5cc>)
 800107a:	0b12      	lsrs	r2, r2, #12
 800107c:	e63b      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 800107e:	2280      	movs	r2, #128	; 0x80
 8001080:	4643      	mov	r3, r8
 8001082:	0312      	lsls	r2, r2, #12
 8001084:	431a      	orrs	r2, r3
 8001086:	0312      	lsls	r2, r2, #12
 8001088:	46b2      	mov	sl, r6
 800108a:	4b62      	ldr	r3, [pc, #392]	; (8001214 <__aeabi_ddiv+0x5cc>)
 800108c:	0b12      	lsrs	r2, r2, #12
 800108e:	e632      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x44e>
 8001094:	e702      	b.n	8000e9c <__aeabi_ddiv+0x254>
 8001096:	19a6      	adds	r6, r4, r6
 8001098:	1e6a      	subs	r2, r5, #1
 800109a:	42a6      	cmp	r6, r4
 800109c:	d200      	bcs.n	80010a0 <__aeabi_ddiv+0x458>
 800109e:	e089      	b.n	80011b4 <__aeabi_ddiv+0x56c>
 80010a0:	4286      	cmp	r6, r0
 80010a2:	d200      	bcs.n	80010a6 <__aeabi_ddiv+0x45e>
 80010a4:	e09f      	b.n	80011e6 <__aeabi_ddiv+0x59e>
 80010a6:	d100      	bne.n	80010aa <__aeabi_ddiv+0x462>
 80010a8:	e0af      	b.n	800120a <__aeabi_ddiv+0x5c2>
 80010aa:	0015      	movs	r5, r2
 80010ac:	e6f4      	b.n	8000e98 <__aeabi_ddiv+0x250>
 80010ae:	42a9      	cmp	r1, r5
 80010b0:	d900      	bls.n	80010b4 <__aeabi_ddiv+0x46c>
 80010b2:	e63c      	b.n	8000d2e <__aeabi_ddiv+0xe6>
 80010b4:	4643      	mov	r3, r8
 80010b6:	07de      	lsls	r6, r3, #31
 80010b8:	0858      	lsrs	r0, r3, #1
 80010ba:	086b      	lsrs	r3, r5, #1
 80010bc:	431e      	orrs	r6, r3
 80010be:	07ed      	lsls	r5, r5, #31
 80010c0:	e63c      	b.n	8000d3c <__aeabi_ddiv+0xf4>
 80010c2:	f001 f977 	bl	80023b4 <__clzsi2>
 80010c6:	0001      	movs	r1, r0
 80010c8:	0002      	movs	r2, r0
 80010ca:	3115      	adds	r1, #21
 80010cc:	3220      	adds	r2, #32
 80010ce:	291c      	cmp	r1, #28
 80010d0:	dc00      	bgt.n	80010d4 <__aeabi_ddiv+0x48c>
 80010d2:	e72c      	b.n	8000f2e <__aeabi_ddiv+0x2e6>
 80010d4:	464b      	mov	r3, r9
 80010d6:	3808      	subs	r0, #8
 80010d8:	4083      	lsls	r3, r0
 80010da:	2500      	movs	r5, #0
 80010dc:	4698      	mov	r8, r3
 80010de:	e732      	b.n	8000f46 <__aeabi_ddiv+0x2fe>
 80010e0:	f001 f968 	bl	80023b4 <__clzsi2>
 80010e4:	0003      	movs	r3, r0
 80010e6:	001a      	movs	r2, r3
 80010e8:	3215      	adds	r2, #21
 80010ea:	3020      	adds	r0, #32
 80010ec:	2a1c      	cmp	r2, #28
 80010ee:	dc00      	bgt.n	80010f2 <__aeabi_ddiv+0x4aa>
 80010f0:	e6ff      	b.n	8000ef2 <__aeabi_ddiv+0x2aa>
 80010f2:	4654      	mov	r4, sl
 80010f4:	3b08      	subs	r3, #8
 80010f6:	2100      	movs	r1, #0
 80010f8:	409c      	lsls	r4, r3
 80010fa:	e705      	b.n	8000f08 <__aeabi_ddiv+0x2c0>
 80010fc:	1936      	adds	r6, r6, r4
 80010fe:	3b01      	subs	r3, #1
 8001100:	42b4      	cmp	r4, r6
 8001102:	d900      	bls.n	8001106 <__aeabi_ddiv+0x4be>
 8001104:	e6a6      	b.n	8000e54 <__aeabi_ddiv+0x20c>
 8001106:	42b2      	cmp	r2, r6
 8001108:	d800      	bhi.n	800110c <__aeabi_ddiv+0x4c4>
 800110a:	e6a3      	b.n	8000e54 <__aeabi_ddiv+0x20c>
 800110c:	1e83      	subs	r3, r0, #2
 800110e:	1936      	adds	r6, r6, r4
 8001110:	e6a0      	b.n	8000e54 <__aeabi_ddiv+0x20c>
 8001112:	1909      	adds	r1, r1, r4
 8001114:	3d01      	subs	r5, #1
 8001116:	428c      	cmp	r4, r1
 8001118:	d900      	bls.n	800111c <__aeabi_ddiv+0x4d4>
 800111a:	e68d      	b.n	8000e38 <__aeabi_ddiv+0x1f0>
 800111c:	428a      	cmp	r2, r1
 800111e:	d800      	bhi.n	8001122 <__aeabi_ddiv+0x4da>
 8001120:	e68a      	b.n	8000e38 <__aeabi_ddiv+0x1f0>
 8001122:	1e85      	subs	r5, r0, #2
 8001124:	1909      	adds	r1, r1, r4
 8001126:	e687      	b.n	8000e38 <__aeabi_ddiv+0x1f0>
 8001128:	220f      	movs	r2, #15
 800112a:	402a      	ands	r2, r5
 800112c:	2a04      	cmp	r2, #4
 800112e:	d100      	bne.n	8001132 <__aeabi_ddiv+0x4ea>
 8001130:	e6bc      	b.n	8000eac <__aeabi_ddiv+0x264>
 8001132:	1d29      	adds	r1, r5, #4
 8001134:	42a9      	cmp	r1, r5
 8001136:	41ad      	sbcs	r5, r5
 8001138:	426d      	negs	r5, r5
 800113a:	08c9      	lsrs	r1, r1, #3
 800113c:	44a8      	add	r8, r5
 800113e:	e6b6      	b.n	8000eae <__aeabi_ddiv+0x266>
 8001140:	42af      	cmp	r7, r5
 8001142:	d900      	bls.n	8001146 <__aeabi_ddiv+0x4fe>
 8001144:	e662      	b.n	8000e0c <__aeabi_ddiv+0x1c4>
 8001146:	4281      	cmp	r1, r0
 8001148:	d804      	bhi.n	8001154 <__aeabi_ddiv+0x50c>
 800114a:	d000      	beq.n	800114e <__aeabi_ddiv+0x506>
 800114c:	e65e      	b.n	8000e0c <__aeabi_ddiv+0x1c4>
 800114e:	42ae      	cmp	r6, r5
 8001150:	d800      	bhi.n	8001154 <__aeabi_ddiv+0x50c>
 8001152:	e65b      	b.n	8000e0c <__aeabi_ddiv+0x1c4>
 8001154:	2302      	movs	r3, #2
 8001156:	425b      	negs	r3, r3
 8001158:	469c      	mov	ip, r3
 800115a:	9b00      	ldr	r3, [sp, #0]
 800115c:	44e0      	add	r8, ip
 800115e:	469c      	mov	ip, r3
 8001160:	4465      	add	r5, ip
 8001162:	429d      	cmp	r5, r3
 8001164:	419b      	sbcs	r3, r3
 8001166:	425b      	negs	r3, r3
 8001168:	191b      	adds	r3, r3, r4
 800116a:	18c0      	adds	r0, r0, r3
 800116c:	e64f      	b.n	8000e0e <__aeabi_ddiv+0x1c6>
 800116e:	42b2      	cmp	r2, r6
 8001170:	d800      	bhi.n	8001174 <__aeabi_ddiv+0x52c>
 8001172:	e612      	b.n	8000d9a <__aeabi_ddiv+0x152>
 8001174:	1e83      	subs	r3, r0, #2
 8001176:	1936      	adds	r6, r6, r4
 8001178:	e60f      	b.n	8000d9a <__aeabi_ddiv+0x152>
 800117a:	428a      	cmp	r2, r1
 800117c:	d800      	bhi.n	8001180 <__aeabi_ddiv+0x538>
 800117e:	e5fa      	b.n	8000d76 <__aeabi_ddiv+0x12e>
 8001180:	1e83      	subs	r3, r0, #2
 8001182:	4698      	mov	r8, r3
 8001184:	1909      	adds	r1, r1, r4
 8001186:	e5f6      	b.n	8000d76 <__aeabi_ddiv+0x12e>
 8001188:	4b24      	ldr	r3, [pc, #144]	; (800121c <__aeabi_ddiv+0x5d4>)
 800118a:	0028      	movs	r0, r5
 800118c:	445b      	add	r3, fp
 800118e:	4641      	mov	r1, r8
 8001190:	409d      	lsls	r5, r3
 8001192:	4099      	lsls	r1, r3
 8001194:	40d0      	lsrs	r0, r2
 8001196:	1e6b      	subs	r3, r5, #1
 8001198:	419d      	sbcs	r5, r3
 800119a:	4643      	mov	r3, r8
 800119c:	4301      	orrs	r1, r0
 800119e:	4329      	orrs	r1, r5
 80011a0:	40d3      	lsrs	r3, r2
 80011a2:	074a      	lsls	r2, r1, #29
 80011a4:	d100      	bne.n	80011a8 <__aeabi_ddiv+0x560>
 80011a6:	e755      	b.n	8001054 <__aeabi_ddiv+0x40c>
 80011a8:	220f      	movs	r2, #15
 80011aa:	400a      	ands	r2, r1
 80011ac:	2a04      	cmp	r2, #4
 80011ae:	d000      	beq.n	80011b2 <__aeabi_ddiv+0x56a>
 80011b0:	e74a      	b.n	8001048 <__aeabi_ddiv+0x400>
 80011b2:	e74f      	b.n	8001054 <__aeabi_ddiv+0x40c>
 80011b4:	0015      	movs	r5, r2
 80011b6:	4286      	cmp	r6, r0
 80011b8:	d000      	beq.n	80011bc <__aeabi_ddiv+0x574>
 80011ba:	e66d      	b.n	8000e98 <__aeabi_ddiv+0x250>
 80011bc:	9a00      	ldr	r2, [sp, #0]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d000      	beq.n	80011c4 <__aeabi_ddiv+0x57c>
 80011c2:	e669      	b.n	8000e98 <__aeabi_ddiv+0x250>
 80011c4:	e66a      	b.n	8000e9c <__aeabi_ddiv+0x254>
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <__aeabi_ddiv+0x5d8>)
 80011c8:	445b      	add	r3, fp
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	dc00      	bgt.n	80011d0 <__aeabi_ddiv+0x588>
 80011ce:	e713      	b.n	8000ff8 <__aeabi_ddiv+0x3b0>
 80011d0:	2501      	movs	r5, #1
 80011d2:	2100      	movs	r1, #0
 80011d4:	44a8      	add	r8, r5
 80011d6:	e66a      	b.n	8000eae <__aeabi_ddiv+0x266>
 80011d8:	075d      	lsls	r5, r3, #29
 80011da:	025b      	lsls	r3, r3, #9
 80011dc:	0b1a      	lsrs	r2, r3, #12
 80011de:	08c9      	lsrs	r1, r1, #3
 80011e0:	2300      	movs	r3, #0
 80011e2:	430d      	orrs	r5, r1
 80011e4:	e587      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 80011e6:	9900      	ldr	r1, [sp, #0]
 80011e8:	3d02      	subs	r5, #2
 80011ea:	004a      	lsls	r2, r1, #1
 80011ec:	428a      	cmp	r2, r1
 80011ee:	41bf      	sbcs	r7, r7
 80011f0:	427f      	negs	r7, r7
 80011f2:	193f      	adds	r7, r7, r4
 80011f4:	19f6      	adds	r6, r6, r7
 80011f6:	9200      	str	r2, [sp, #0]
 80011f8:	e7dd      	b.n	80011b6 <__aeabi_ddiv+0x56e>
 80011fa:	2280      	movs	r2, #128	; 0x80
 80011fc:	4643      	mov	r3, r8
 80011fe:	0312      	lsls	r2, r2, #12
 8001200:	431a      	orrs	r2, r3
 8001202:	0312      	lsls	r2, r2, #12
 8001204:	4b03      	ldr	r3, [pc, #12]	; (8001214 <__aeabi_ddiv+0x5cc>)
 8001206:	0b12      	lsrs	r2, r2, #12
 8001208:	e575      	b.n	8000cf6 <__aeabi_ddiv+0xae>
 800120a:	9900      	ldr	r1, [sp, #0]
 800120c:	4299      	cmp	r1, r3
 800120e:	d3ea      	bcc.n	80011e6 <__aeabi_ddiv+0x59e>
 8001210:	0015      	movs	r5, r2
 8001212:	e7d3      	b.n	80011bc <__aeabi_ddiv+0x574>
 8001214:	000007ff 	.word	0x000007ff
 8001218:	0000043e 	.word	0x0000043e
 800121c:	0000041e 	.word	0x0000041e
 8001220:	000003ff 	.word	0x000003ff

08001224 <__eqdf2>:
 8001224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001226:	464e      	mov	r6, r9
 8001228:	4645      	mov	r5, r8
 800122a:	46de      	mov	lr, fp
 800122c:	4657      	mov	r7, sl
 800122e:	4690      	mov	r8, r2
 8001230:	b5e0      	push	{r5, r6, r7, lr}
 8001232:	0017      	movs	r7, r2
 8001234:	031a      	lsls	r2, r3, #12
 8001236:	0b12      	lsrs	r2, r2, #12
 8001238:	0005      	movs	r5, r0
 800123a:	4684      	mov	ip, r0
 800123c:	4819      	ldr	r0, [pc, #100]	; (80012a4 <__eqdf2+0x80>)
 800123e:	030e      	lsls	r6, r1, #12
 8001240:	004c      	lsls	r4, r1, #1
 8001242:	4691      	mov	r9, r2
 8001244:	005a      	lsls	r2, r3, #1
 8001246:	0fdb      	lsrs	r3, r3, #31
 8001248:	469b      	mov	fp, r3
 800124a:	0b36      	lsrs	r6, r6, #12
 800124c:	0d64      	lsrs	r4, r4, #21
 800124e:	0fc9      	lsrs	r1, r1, #31
 8001250:	0d52      	lsrs	r2, r2, #21
 8001252:	4284      	cmp	r4, r0
 8001254:	d019      	beq.n	800128a <__eqdf2+0x66>
 8001256:	4282      	cmp	r2, r0
 8001258:	d010      	beq.n	800127c <__eqdf2+0x58>
 800125a:	2001      	movs	r0, #1
 800125c:	4294      	cmp	r4, r2
 800125e:	d10e      	bne.n	800127e <__eqdf2+0x5a>
 8001260:	454e      	cmp	r6, r9
 8001262:	d10c      	bne.n	800127e <__eqdf2+0x5a>
 8001264:	2001      	movs	r0, #1
 8001266:	45c4      	cmp	ip, r8
 8001268:	d109      	bne.n	800127e <__eqdf2+0x5a>
 800126a:	4559      	cmp	r1, fp
 800126c:	d017      	beq.n	800129e <__eqdf2+0x7a>
 800126e:	2c00      	cmp	r4, #0
 8001270:	d105      	bne.n	800127e <__eqdf2+0x5a>
 8001272:	0030      	movs	r0, r6
 8001274:	4328      	orrs	r0, r5
 8001276:	1e43      	subs	r3, r0, #1
 8001278:	4198      	sbcs	r0, r3
 800127a:	e000      	b.n	800127e <__eqdf2+0x5a>
 800127c:	2001      	movs	r0, #1
 800127e:	bcf0      	pop	{r4, r5, r6, r7}
 8001280:	46bb      	mov	fp, r7
 8001282:	46b2      	mov	sl, r6
 8001284:	46a9      	mov	r9, r5
 8001286:	46a0      	mov	r8, r4
 8001288:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800128a:	0033      	movs	r3, r6
 800128c:	2001      	movs	r0, #1
 800128e:	432b      	orrs	r3, r5
 8001290:	d1f5      	bne.n	800127e <__eqdf2+0x5a>
 8001292:	42a2      	cmp	r2, r4
 8001294:	d1f3      	bne.n	800127e <__eqdf2+0x5a>
 8001296:	464b      	mov	r3, r9
 8001298:	433b      	orrs	r3, r7
 800129a:	d1f0      	bne.n	800127e <__eqdf2+0x5a>
 800129c:	e7e2      	b.n	8001264 <__eqdf2+0x40>
 800129e:	2000      	movs	r0, #0
 80012a0:	e7ed      	b.n	800127e <__eqdf2+0x5a>
 80012a2:	46c0      	nop			; (mov r8, r8)
 80012a4:	000007ff 	.word	0x000007ff

080012a8 <__gedf2>:
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	4647      	mov	r7, r8
 80012ac:	46ce      	mov	lr, r9
 80012ae:	0004      	movs	r4, r0
 80012b0:	0018      	movs	r0, r3
 80012b2:	0016      	movs	r6, r2
 80012b4:	031b      	lsls	r3, r3, #12
 80012b6:	0b1b      	lsrs	r3, r3, #12
 80012b8:	4d2d      	ldr	r5, [pc, #180]	; (8001370 <__gedf2+0xc8>)
 80012ba:	004a      	lsls	r2, r1, #1
 80012bc:	4699      	mov	r9, r3
 80012be:	b580      	push	{r7, lr}
 80012c0:	0043      	lsls	r3, r0, #1
 80012c2:	030f      	lsls	r7, r1, #12
 80012c4:	46a4      	mov	ip, r4
 80012c6:	46b0      	mov	r8, r6
 80012c8:	0b3f      	lsrs	r7, r7, #12
 80012ca:	0d52      	lsrs	r2, r2, #21
 80012cc:	0fc9      	lsrs	r1, r1, #31
 80012ce:	0d5b      	lsrs	r3, r3, #21
 80012d0:	0fc0      	lsrs	r0, r0, #31
 80012d2:	42aa      	cmp	r2, r5
 80012d4:	d021      	beq.n	800131a <__gedf2+0x72>
 80012d6:	42ab      	cmp	r3, r5
 80012d8:	d013      	beq.n	8001302 <__gedf2+0x5a>
 80012da:	2a00      	cmp	r2, #0
 80012dc:	d122      	bne.n	8001324 <__gedf2+0x7c>
 80012de:	433c      	orrs	r4, r7
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d102      	bne.n	80012ea <__gedf2+0x42>
 80012e4:	464d      	mov	r5, r9
 80012e6:	432e      	orrs	r6, r5
 80012e8:	d022      	beq.n	8001330 <__gedf2+0x88>
 80012ea:	2c00      	cmp	r4, #0
 80012ec:	d010      	beq.n	8001310 <__gedf2+0x68>
 80012ee:	4281      	cmp	r1, r0
 80012f0:	d022      	beq.n	8001338 <__gedf2+0x90>
 80012f2:	2002      	movs	r0, #2
 80012f4:	3901      	subs	r1, #1
 80012f6:	4008      	ands	r0, r1
 80012f8:	3801      	subs	r0, #1
 80012fa:	bcc0      	pop	{r6, r7}
 80012fc:	46b9      	mov	r9, r7
 80012fe:	46b0      	mov	r8, r6
 8001300:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001302:	464d      	mov	r5, r9
 8001304:	432e      	orrs	r6, r5
 8001306:	d129      	bne.n	800135c <__gedf2+0xb4>
 8001308:	2a00      	cmp	r2, #0
 800130a:	d1f0      	bne.n	80012ee <__gedf2+0x46>
 800130c:	433c      	orrs	r4, r7
 800130e:	d1ee      	bne.n	80012ee <__gedf2+0x46>
 8001310:	2800      	cmp	r0, #0
 8001312:	d1f2      	bne.n	80012fa <__gedf2+0x52>
 8001314:	2001      	movs	r0, #1
 8001316:	4240      	negs	r0, r0
 8001318:	e7ef      	b.n	80012fa <__gedf2+0x52>
 800131a:	003d      	movs	r5, r7
 800131c:	4325      	orrs	r5, r4
 800131e:	d11d      	bne.n	800135c <__gedf2+0xb4>
 8001320:	4293      	cmp	r3, r2
 8001322:	d0ee      	beq.n	8001302 <__gedf2+0x5a>
 8001324:	2b00      	cmp	r3, #0
 8001326:	d1e2      	bne.n	80012ee <__gedf2+0x46>
 8001328:	464c      	mov	r4, r9
 800132a:	4326      	orrs	r6, r4
 800132c:	d1df      	bne.n	80012ee <__gedf2+0x46>
 800132e:	e7e0      	b.n	80012f2 <__gedf2+0x4a>
 8001330:	2000      	movs	r0, #0
 8001332:	2c00      	cmp	r4, #0
 8001334:	d0e1      	beq.n	80012fa <__gedf2+0x52>
 8001336:	e7dc      	b.n	80012f2 <__gedf2+0x4a>
 8001338:	429a      	cmp	r2, r3
 800133a:	dc0a      	bgt.n	8001352 <__gedf2+0xaa>
 800133c:	dbe8      	blt.n	8001310 <__gedf2+0x68>
 800133e:	454f      	cmp	r7, r9
 8001340:	d8d7      	bhi.n	80012f2 <__gedf2+0x4a>
 8001342:	d00e      	beq.n	8001362 <__gedf2+0xba>
 8001344:	2000      	movs	r0, #0
 8001346:	454f      	cmp	r7, r9
 8001348:	d2d7      	bcs.n	80012fa <__gedf2+0x52>
 800134a:	2900      	cmp	r1, #0
 800134c:	d0e2      	beq.n	8001314 <__gedf2+0x6c>
 800134e:	0008      	movs	r0, r1
 8001350:	e7d3      	b.n	80012fa <__gedf2+0x52>
 8001352:	4243      	negs	r3, r0
 8001354:	4158      	adcs	r0, r3
 8001356:	0040      	lsls	r0, r0, #1
 8001358:	3801      	subs	r0, #1
 800135a:	e7ce      	b.n	80012fa <__gedf2+0x52>
 800135c:	2002      	movs	r0, #2
 800135e:	4240      	negs	r0, r0
 8001360:	e7cb      	b.n	80012fa <__gedf2+0x52>
 8001362:	45c4      	cmp	ip, r8
 8001364:	d8c5      	bhi.n	80012f2 <__gedf2+0x4a>
 8001366:	2000      	movs	r0, #0
 8001368:	45c4      	cmp	ip, r8
 800136a:	d2c6      	bcs.n	80012fa <__gedf2+0x52>
 800136c:	e7ed      	b.n	800134a <__gedf2+0xa2>
 800136e:	46c0      	nop			; (mov r8, r8)
 8001370:	000007ff 	.word	0x000007ff

08001374 <__ledf2>:
 8001374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001376:	4647      	mov	r7, r8
 8001378:	46ce      	mov	lr, r9
 800137a:	0004      	movs	r4, r0
 800137c:	0018      	movs	r0, r3
 800137e:	0016      	movs	r6, r2
 8001380:	031b      	lsls	r3, r3, #12
 8001382:	0b1b      	lsrs	r3, r3, #12
 8001384:	4d2c      	ldr	r5, [pc, #176]	; (8001438 <__ledf2+0xc4>)
 8001386:	004a      	lsls	r2, r1, #1
 8001388:	4699      	mov	r9, r3
 800138a:	b580      	push	{r7, lr}
 800138c:	0043      	lsls	r3, r0, #1
 800138e:	030f      	lsls	r7, r1, #12
 8001390:	46a4      	mov	ip, r4
 8001392:	46b0      	mov	r8, r6
 8001394:	0b3f      	lsrs	r7, r7, #12
 8001396:	0d52      	lsrs	r2, r2, #21
 8001398:	0fc9      	lsrs	r1, r1, #31
 800139a:	0d5b      	lsrs	r3, r3, #21
 800139c:	0fc0      	lsrs	r0, r0, #31
 800139e:	42aa      	cmp	r2, r5
 80013a0:	d00d      	beq.n	80013be <__ledf2+0x4a>
 80013a2:	42ab      	cmp	r3, r5
 80013a4:	d010      	beq.n	80013c8 <__ledf2+0x54>
 80013a6:	2a00      	cmp	r2, #0
 80013a8:	d127      	bne.n	80013fa <__ledf2+0x86>
 80013aa:	433c      	orrs	r4, r7
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d111      	bne.n	80013d4 <__ledf2+0x60>
 80013b0:	464d      	mov	r5, r9
 80013b2:	432e      	orrs	r6, r5
 80013b4:	d10e      	bne.n	80013d4 <__ledf2+0x60>
 80013b6:	2000      	movs	r0, #0
 80013b8:	2c00      	cmp	r4, #0
 80013ba:	d015      	beq.n	80013e8 <__ledf2+0x74>
 80013bc:	e00e      	b.n	80013dc <__ledf2+0x68>
 80013be:	003d      	movs	r5, r7
 80013c0:	4325      	orrs	r5, r4
 80013c2:	d110      	bne.n	80013e6 <__ledf2+0x72>
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d118      	bne.n	80013fa <__ledf2+0x86>
 80013c8:	464d      	mov	r5, r9
 80013ca:	432e      	orrs	r6, r5
 80013cc:	d10b      	bne.n	80013e6 <__ledf2+0x72>
 80013ce:	2a00      	cmp	r2, #0
 80013d0:	d102      	bne.n	80013d8 <__ledf2+0x64>
 80013d2:	433c      	orrs	r4, r7
 80013d4:	2c00      	cmp	r4, #0
 80013d6:	d00b      	beq.n	80013f0 <__ledf2+0x7c>
 80013d8:	4281      	cmp	r1, r0
 80013da:	d014      	beq.n	8001406 <__ledf2+0x92>
 80013dc:	2002      	movs	r0, #2
 80013de:	3901      	subs	r1, #1
 80013e0:	4008      	ands	r0, r1
 80013e2:	3801      	subs	r0, #1
 80013e4:	e000      	b.n	80013e8 <__ledf2+0x74>
 80013e6:	2002      	movs	r0, #2
 80013e8:	bcc0      	pop	{r6, r7}
 80013ea:	46b9      	mov	r9, r7
 80013ec:	46b0      	mov	r8, r6
 80013ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013f0:	2800      	cmp	r0, #0
 80013f2:	d1f9      	bne.n	80013e8 <__ledf2+0x74>
 80013f4:	2001      	movs	r0, #1
 80013f6:	4240      	negs	r0, r0
 80013f8:	e7f6      	b.n	80013e8 <__ledf2+0x74>
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1ec      	bne.n	80013d8 <__ledf2+0x64>
 80013fe:	464c      	mov	r4, r9
 8001400:	4326      	orrs	r6, r4
 8001402:	d1e9      	bne.n	80013d8 <__ledf2+0x64>
 8001404:	e7ea      	b.n	80013dc <__ledf2+0x68>
 8001406:	429a      	cmp	r2, r3
 8001408:	dd04      	ble.n	8001414 <__ledf2+0xa0>
 800140a:	4243      	negs	r3, r0
 800140c:	4158      	adcs	r0, r3
 800140e:	0040      	lsls	r0, r0, #1
 8001410:	3801      	subs	r0, #1
 8001412:	e7e9      	b.n	80013e8 <__ledf2+0x74>
 8001414:	429a      	cmp	r2, r3
 8001416:	dbeb      	blt.n	80013f0 <__ledf2+0x7c>
 8001418:	454f      	cmp	r7, r9
 800141a:	d8df      	bhi.n	80013dc <__ledf2+0x68>
 800141c:	d006      	beq.n	800142c <__ledf2+0xb8>
 800141e:	2000      	movs	r0, #0
 8001420:	454f      	cmp	r7, r9
 8001422:	d2e1      	bcs.n	80013e8 <__ledf2+0x74>
 8001424:	2900      	cmp	r1, #0
 8001426:	d0e5      	beq.n	80013f4 <__ledf2+0x80>
 8001428:	0008      	movs	r0, r1
 800142a:	e7dd      	b.n	80013e8 <__ledf2+0x74>
 800142c:	45c4      	cmp	ip, r8
 800142e:	d8d5      	bhi.n	80013dc <__ledf2+0x68>
 8001430:	2000      	movs	r0, #0
 8001432:	45c4      	cmp	ip, r8
 8001434:	d2d8      	bcs.n	80013e8 <__ledf2+0x74>
 8001436:	e7f5      	b.n	8001424 <__ledf2+0xb0>
 8001438:	000007ff 	.word	0x000007ff

0800143c <__aeabi_dmul>:
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	4645      	mov	r5, r8
 8001440:	46de      	mov	lr, fp
 8001442:	4657      	mov	r7, sl
 8001444:	464e      	mov	r6, r9
 8001446:	b5e0      	push	{r5, r6, r7, lr}
 8001448:	001f      	movs	r7, r3
 800144a:	030b      	lsls	r3, r1, #12
 800144c:	0b1b      	lsrs	r3, r3, #12
 800144e:	469b      	mov	fp, r3
 8001450:	004d      	lsls	r5, r1, #1
 8001452:	0fcb      	lsrs	r3, r1, #31
 8001454:	0004      	movs	r4, r0
 8001456:	4691      	mov	r9, r2
 8001458:	4698      	mov	r8, r3
 800145a:	b087      	sub	sp, #28
 800145c:	0d6d      	lsrs	r5, r5, #21
 800145e:	d100      	bne.n	8001462 <__aeabi_dmul+0x26>
 8001460:	e1cd      	b.n	80017fe <__aeabi_dmul+0x3c2>
 8001462:	4bce      	ldr	r3, [pc, #824]	; (800179c <__aeabi_dmul+0x360>)
 8001464:	429d      	cmp	r5, r3
 8001466:	d100      	bne.n	800146a <__aeabi_dmul+0x2e>
 8001468:	e1e9      	b.n	800183e <__aeabi_dmul+0x402>
 800146a:	465a      	mov	r2, fp
 800146c:	0f43      	lsrs	r3, r0, #29
 800146e:	00d2      	lsls	r2, r2, #3
 8001470:	4313      	orrs	r3, r2
 8001472:	2280      	movs	r2, #128	; 0x80
 8001474:	0412      	lsls	r2, r2, #16
 8001476:	431a      	orrs	r2, r3
 8001478:	00c3      	lsls	r3, r0, #3
 800147a:	469a      	mov	sl, r3
 800147c:	4bc8      	ldr	r3, [pc, #800]	; (80017a0 <__aeabi_dmul+0x364>)
 800147e:	4693      	mov	fp, r2
 8001480:	469c      	mov	ip, r3
 8001482:	2300      	movs	r3, #0
 8001484:	2600      	movs	r6, #0
 8001486:	4465      	add	r5, ip
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	033c      	lsls	r4, r7, #12
 800148c:	007b      	lsls	r3, r7, #1
 800148e:	4648      	mov	r0, r9
 8001490:	0b24      	lsrs	r4, r4, #12
 8001492:	0d5b      	lsrs	r3, r3, #21
 8001494:	0fff      	lsrs	r7, r7, #31
 8001496:	2b00      	cmp	r3, #0
 8001498:	d100      	bne.n	800149c <__aeabi_dmul+0x60>
 800149a:	e189      	b.n	80017b0 <__aeabi_dmul+0x374>
 800149c:	4abf      	ldr	r2, [pc, #764]	; (800179c <__aeabi_dmul+0x360>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d019      	beq.n	80014d6 <__aeabi_dmul+0x9a>
 80014a2:	0f42      	lsrs	r2, r0, #29
 80014a4:	00e4      	lsls	r4, r4, #3
 80014a6:	4322      	orrs	r2, r4
 80014a8:	2480      	movs	r4, #128	; 0x80
 80014aa:	0424      	lsls	r4, r4, #16
 80014ac:	4314      	orrs	r4, r2
 80014ae:	4abc      	ldr	r2, [pc, #752]	; (80017a0 <__aeabi_dmul+0x364>)
 80014b0:	2100      	movs	r1, #0
 80014b2:	4694      	mov	ip, r2
 80014b4:	4642      	mov	r2, r8
 80014b6:	4463      	add	r3, ip
 80014b8:	195b      	adds	r3, r3, r5
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	9b01      	ldr	r3, [sp, #4]
 80014be:	407a      	eors	r2, r7
 80014c0:	3301      	adds	r3, #1
 80014c2:	00c0      	lsls	r0, r0, #3
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	9302      	str	r3, [sp, #8]
 80014c8:	2e0a      	cmp	r6, #10
 80014ca:	dd1c      	ble.n	8001506 <__aeabi_dmul+0xca>
 80014cc:	003a      	movs	r2, r7
 80014ce:	2e0b      	cmp	r6, #11
 80014d0:	d05e      	beq.n	8001590 <__aeabi_dmul+0x154>
 80014d2:	4647      	mov	r7, r8
 80014d4:	e056      	b.n	8001584 <__aeabi_dmul+0x148>
 80014d6:	4649      	mov	r1, r9
 80014d8:	4bb0      	ldr	r3, [pc, #704]	; (800179c <__aeabi_dmul+0x360>)
 80014da:	4321      	orrs	r1, r4
 80014dc:	18eb      	adds	r3, r5, r3
 80014de:	9301      	str	r3, [sp, #4]
 80014e0:	2900      	cmp	r1, #0
 80014e2:	d12a      	bne.n	800153a <__aeabi_dmul+0xfe>
 80014e4:	2080      	movs	r0, #128	; 0x80
 80014e6:	2202      	movs	r2, #2
 80014e8:	0100      	lsls	r0, r0, #4
 80014ea:	002b      	movs	r3, r5
 80014ec:	4684      	mov	ip, r0
 80014ee:	4316      	orrs	r6, r2
 80014f0:	4642      	mov	r2, r8
 80014f2:	4463      	add	r3, ip
 80014f4:	407a      	eors	r2, r7
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	9302      	str	r3, [sp, #8]
 80014fa:	2e0a      	cmp	r6, #10
 80014fc:	dd00      	ble.n	8001500 <__aeabi_dmul+0xc4>
 80014fe:	e231      	b.n	8001964 <__aeabi_dmul+0x528>
 8001500:	2000      	movs	r0, #0
 8001502:	2400      	movs	r4, #0
 8001504:	2102      	movs	r1, #2
 8001506:	2e02      	cmp	r6, #2
 8001508:	dc26      	bgt.n	8001558 <__aeabi_dmul+0x11c>
 800150a:	3e01      	subs	r6, #1
 800150c:	2e01      	cmp	r6, #1
 800150e:	d852      	bhi.n	80015b6 <__aeabi_dmul+0x17a>
 8001510:	2902      	cmp	r1, #2
 8001512:	d04c      	beq.n	80015ae <__aeabi_dmul+0x172>
 8001514:	2901      	cmp	r1, #1
 8001516:	d000      	beq.n	800151a <__aeabi_dmul+0xde>
 8001518:	e118      	b.n	800174c <__aeabi_dmul+0x310>
 800151a:	2300      	movs	r3, #0
 800151c:	2400      	movs	r4, #0
 800151e:	2500      	movs	r5, #0
 8001520:	051b      	lsls	r3, r3, #20
 8001522:	4323      	orrs	r3, r4
 8001524:	07d2      	lsls	r2, r2, #31
 8001526:	4313      	orrs	r3, r2
 8001528:	0028      	movs	r0, r5
 800152a:	0019      	movs	r1, r3
 800152c:	b007      	add	sp, #28
 800152e:	bcf0      	pop	{r4, r5, r6, r7}
 8001530:	46bb      	mov	fp, r7
 8001532:	46b2      	mov	sl, r6
 8001534:	46a9      	mov	r9, r5
 8001536:	46a0      	mov	r8, r4
 8001538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800153a:	2180      	movs	r1, #128	; 0x80
 800153c:	2203      	movs	r2, #3
 800153e:	0109      	lsls	r1, r1, #4
 8001540:	002b      	movs	r3, r5
 8001542:	468c      	mov	ip, r1
 8001544:	4316      	orrs	r6, r2
 8001546:	4642      	mov	r2, r8
 8001548:	4463      	add	r3, ip
 800154a:	407a      	eors	r2, r7
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	9302      	str	r3, [sp, #8]
 8001550:	2e0a      	cmp	r6, #10
 8001552:	dd00      	ble.n	8001556 <__aeabi_dmul+0x11a>
 8001554:	e228      	b.n	80019a8 <__aeabi_dmul+0x56c>
 8001556:	2103      	movs	r1, #3
 8001558:	2501      	movs	r5, #1
 800155a:	40b5      	lsls	r5, r6
 800155c:	46ac      	mov	ip, r5
 800155e:	26a6      	movs	r6, #166	; 0xa6
 8001560:	4663      	mov	r3, ip
 8001562:	00f6      	lsls	r6, r6, #3
 8001564:	4035      	ands	r5, r6
 8001566:	4233      	tst	r3, r6
 8001568:	d10b      	bne.n	8001582 <__aeabi_dmul+0x146>
 800156a:	2690      	movs	r6, #144	; 0x90
 800156c:	00b6      	lsls	r6, r6, #2
 800156e:	4233      	tst	r3, r6
 8001570:	d118      	bne.n	80015a4 <__aeabi_dmul+0x168>
 8001572:	3eb9      	subs	r6, #185	; 0xb9
 8001574:	3eff      	subs	r6, #255	; 0xff
 8001576:	421e      	tst	r6, r3
 8001578:	d01d      	beq.n	80015b6 <__aeabi_dmul+0x17a>
 800157a:	46a3      	mov	fp, r4
 800157c:	4682      	mov	sl, r0
 800157e:	9100      	str	r1, [sp, #0]
 8001580:	e000      	b.n	8001584 <__aeabi_dmul+0x148>
 8001582:	0017      	movs	r7, r2
 8001584:	9900      	ldr	r1, [sp, #0]
 8001586:	003a      	movs	r2, r7
 8001588:	2902      	cmp	r1, #2
 800158a:	d010      	beq.n	80015ae <__aeabi_dmul+0x172>
 800158c:	465c      	mov	r4, fp
 800158e:	4650      	mov	r0, sl
 8001590:	2903      	cmp	r1, #3
 8001592:	d1bf      	bne.n	8001514 <__aeabi_dmul+0xd8>
 8001594:	2380      	movs	r3, #128	; 0x80
 8001596:	031b      	lsls	r3, r3, #12
 8001598:	431c      	orrs	r4, r3
 800159a:	0324      	lsls	r4, r4, #12
 800159c:	0005      	movs	r5, r0
 800159e:	4b7f      	ldr	r3, [pc, #508]	; (800179c <__aeabi_dmul+0x360>)
 80015a0:	0b24      	lsrs	r4, r4, #12
 80015a2:	e7bd      	b.n	8001520 <__aeabi_dmul+0xe4>
 80015a4:	2480      	movs	r4, #128	; 0x80
 80015a6:	2200      	movs	r2, #0
 80015a8:	4b7c      	ldr	r3, [pc, #496]	; (800179c <__aeabi_dmul+0x360>)
 80015aa:	0324      	lsls	r4, r4, #12
 80015ac:	e7b8      	b.n	8001520 <__aeabi_dmul+0xe4>
 80015ae:	2400      	movs	r4, #0
 80015b0:	2500      	movs	r5, #0
 80015b2:	4b7a      	ldr	r3, [pc, #488]	; (800179c <__aeabi_dmul+0x360>)
 80015b4:	e7b4      	b.n	8001520 <__aeabi_dmul+0xe4>
 80015b6:	4653      	mov	r3, sl
 80015b8:	041e      	lsls	r6, r3, #16
 80015ba:	0c36      	lsrs	r6, r6, #16
 80015bc:	0c1f      	lsrs	r7, r3, #16
 80015be:	0033      	movs	r3, r6
 80015c0:	0c01      	lsrs	r1, r0, #16
 80015c2:	0400      	lsls	r0, r0, #16
 80015c4:	0c00      	lsrs	r0, r0, #16
 80015c6:	4343      	muls	r3, r0
 80015c8:	4698      	mov	r8, r3
 80015ca:	0003      	movs	r3, r0
 80015cc:	437b      	muls	r3, r7
 80015ce:	4699      	mov	r9, r3
 80015d0:	0033      	movs	r3, r6
 80015d2:	434b      	muls	r3, r1
 80015d4:	469c      	mov	ip, r3
 80015d6:	4643      	mov	r3, r8
 80015d8:	000d      	movs	r5, r1
 80015da:	0c1b      	lsrs	r3, r3, #16
 80015dc:	469a      	mov	sl, r3
 80015de:	437d      	muls	r5, r7
 80015e0:	44cc      	add	ip, r9
 80015e2:	44d4      	add	ip, sl
 80015e4:	9500      	str	r5, [sp, #0]
 80015e6:	45e1      	cmp	r9, ip
 80015e8:	d904      	bls.n	80015f4 <__aeabi_dmul+0x1b8>
 80015ea:	2380      	movs	r3, #128	; 0x80
 80015ec:	025b      	lsls	r3, r3, #9
 80015ee:	4699      	mov	r9, r3
 80015f0:	444d      	add	r5, r9
 80015f2:	9500      	str	r5, [sp, #0]
 80015f4:	4663      	mov	r3, ip
 80015f6:	0c1b      	lsrs	r3, r3, #16
 80015f8:	001d      	movs	r5, r3
 80015fa:	4663      	mov	r3, ip
 80015fc:	041b      	lsls	r3, r3, #16
 80015fe:	469c      	mov	ip, r3
 8001600:	4643      	mov	r3, r8
 8001602:	041b      	lsls	r3, r3, #16
 8001604:	0c1b      	lsrs	r3, r3, #16
 8001606:	4698      	mov	r8, r3
 8001608:	4663      	mov	r3, ip
 800160a:	4443      	add	r3, r8
 800160c:	9303      	str	r3, [sp, #12]
 800160e:	0c23      	lsrs	r3, r4, #16
 8001610:	4698      	mov	r8, r3
 8001612:	0033      	movs	r3, r6
 8001614:	0424      	lsls	r4, r4, #16
 8001616:	0c24      	lsrs	r4, r4, #16
 8001618:	4363      	muls	r3, r4
 800161a:	469c      	mov	ip, r3
 800161c:	0023      	movs	r3, r4
 800161e:	437b      	muls	r3, r7
 8001620:	4699      	mov	r9, r3
 8001622:	4643      	mov	r3, r8
 8001624:	435e      	muls	r6, r3
 8001626:	435f      	muls	r7, r3
 8001628:	444e      	add	r6, r9
 800162a:	4663      	mov	r3, ip
 800162c:	46b2      	mov	sl, r6
 800162e:	0c1e      	lsrs	r6, r3, #16
 8001630:	4456      	add	r6, sl
 8001632:	45b1      	cmp	r9, r6
 8001634:	d903      	bls.n	800163e <__aeabi_dmul+0x202>
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	025b      	lsls	r3, r3, #9
 800163a:	4699      	mov	r9, r3
 800163c:	444f      	add	r7, r9
 800163e:	0c33      	lsrs	r3, r6, #16
 8001640:	4699      	mov	r9, r3
 8001642:	003b      	movs	r3, r7
 8001644:	444b      	add	r3, r9
 8001646:	9305      	str	r3, [sp, #20]
 8001648:	4663      	mov	r3, ip
 800164a:	46ac      	mov	ip, r5
 800164c:	041f      	lsls	r7, r3, #16
 800164e:	0c3f      	lsrs	r7, r7, #16
 8001650:	0436      	lsls	r6, r6, #16
 8001652:	19f6      	adds	r6, r6, r7
 8001654:	44b4      	add	ip, r6
 8001656:	4663      	mov	r3, ip
 8001658:	9304      	str	r3, [sp, #16]
 800165a:	465b      	mov	r3, fp
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	469c      	mov	ip, r3
 8001660:	465b      	mov	r3, fp
 8001662:	041f      	lsls	r7, r3, #16
 8001664:	0c3f      	lsrs	r7, r7, #16
 8001666:	003b      	movs	r3, r7
 8001668:	4343      	muls	r3, r0
 800166a:	4699      	mov	r9, r3
 800166c:	4663      	mov	r3, ip
 800166e:	4343      	muls	r3, r0
 8001670:	469a      	mov	sl, r3
 8001672:	464b      	mov	r3, r9
 8001674:	4660      	mov	r0, ip
 8001676:	0c1b      	lsrs	r3, r3, #16
 8001678:	469b      	mov	fp, r3
 800167a:	4348      	muls	r0, r1
 800167c:	4379      	muls	r1, r7
 800167e:	4451      	add	r1, sl
 8001680:	4459      	add	r1, fp
 8001682:	458a      	cmp	sl, r1
 8001684:	d903      	bls.n	800168e <__aeabi_dmul+0x252>
 8001686:	2380      	movs	r3, #128	; 0x80
 8001688:	025b      	lsls	r3, r3, #9
 800168a:	469a      	mov	sl, r3
 800168c:	4450      	add	r0, sl
 800168e:	0c0b      	lsrs	r3, r1, #16
 8001690:	469a      	mov	sl, r3
 8001692:	464b      	mov	r3, r9
 8001694:	041b      	lsls	r3, r3, #16
 8001696:	0c1b      	lsrs	r3, r3, #16
 8001698:	4699      	mov	r9, r3
 800169a:	003b      	movs	r3, r7
 800169c:	4363      	muls	r3, r4
 800169e:	0409      	lsls	r1, r1, #16
 80016a0:	4645      	mov	r5, r8
 80016a2:	4449      	add	r1, r9
 80016a4:	4699      	mov	r9, r3
 80016a6:	4663      	mov	r3, ip
 80016a8:	435c      	muls	r4, r3
 80016aa:	436b      	muls	r3, r5
 80016ac:	469c      	mov	ip, r3
 80016ae:	464b      	mov	r3, r9
 80016b0:	0c1b      	lsrs	r3, r3, #16
 80016b2:	4698      	mov	r8, r3
 80016b4:	436f      	muls	r7, r5
 80016b6:	193f      	adds	r7, r7, r4
 80016b8:	4447      	add	r7, r8
 80016ba:	4450      	add	r0, sl
 80016bc:	42bc      	cmp	r4, r7
 80016be:	d903      	bls.n	80016c8 <__aeabi_dmul+0x28c>
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	025b      	lsls	r3, r3, #9
 80016c4:	4698      	mov	r8, r3
 80016c6:	44c4      	add	ip, r8
 80016c8:	9b04      	ldr	r3, [sp, #16]
 80016ca:	9d00      	ldr	r5, [sp, #0]
 80016cc:	4698      	mov	r8, r3
 80016ce:	4445      	add	r5, r8
 80016d0:	42b5      	cmp	r5, r6
 80016d2:	41b6      	sbcs	r6, r6
 80016d4:	4273      	negs	r3, r6
 80016d6:	4698      	mov	r8, r3
 80016d8:	464b      	mov	r3, r9
 80016da:	041e      	lsls	r6, r3, #16
 80016dc:	9b05      	ldr	r3, [sp, #20]
 80016de:	043c      	lsls	r4, r7, #16
 80016e0:	4699      	mov	r9, r3
 80016e2:	0c36      	lsrs	r6, r6, #16
 80016e4:	19a4      	adds	r4, r4, r6
 80016e6:	444c      	add	r4, r9
 80016e8:	46a1      	mov	r9, r4
 80016ea:	4683      	mov	fp, r0
 80016ec:	186e      	adds	r6, r5, r1
 80016ee:	44c1      	add	r9, r8
 80016f0:	428e      	cmp	r6, r1
 80016f2:	4189      	sbcs	r1, r1
 80016f4:	44cb      	add	fp, r9
 80016f6:	465d      	mov	r5, fp
 80016f8:	4249      	negs	r1, r1
 80016fa:	186d      	adds	r5, r5, r1
 80016fc:	429c      	cmp	r4, r3
 80016fe:	41a4      	sbcs	r4, r4
 8001700:	45c1      	cmp	r9, r8
 8001702:	419b      	sbcs	r3, r3
 8001704:	4583      	cmp	fp, r0
 8001706:	4180      	sbcs	r0, r0
 8001708:	428d      	cmp	r5, r1
 800170a:	4189      	sbcs	r1, r1
 800170c:	425b      	negs	r3, r3
 800170e:	4264      	negs	r4, r4
 8001710:	431c      	orrs	r4, r3
 8001712:	4240      	negs	r0, r0
 8001714:	9b03      	ldr	r3, [sp, #12]
 8001716:	4249      	negs	r1, r1
 8001718:	4301      	orrs	r1, r0
 800171a:	0270      	lsls	r0, r6, #9
 800171c:	0c3f      	lsrs	r7, r7, #16
 800171e:	4318      	orrs	r0, r3
 8001720:	19e4      	adds	r4, r4, r7
 8001722:	1e47      	subs	r7, r0, #1
 8001724:	41b8      	sbcs	r0, r7
 8001726:	1864      	adds	r4, r4, r1
 8001728:	4464      	add	r4, ip
 800172a:	0df6      	lsrs	r6, r6, #23
 800172c:	0261      	lsls	r1, r4, #9
 800172e:	4330      	orrs	r0, r6
 8001730:	0dec      	lsrs	r4, r5, #23
 8001732:	026e      	lsls	r6, r5, #9
 8001734:	430c      	orrs	r4, r1
 8001736:	4330      	orrs	r0, r6
 8001738:	01c9      	lsls	r1, r1, #7
 800173a:	d400      	bmi.n	800173e <__aeabi_dmul+0x302>
 800173c:	e0f1      	b.n	8001922 <__aeabi_dmul+0x4e6>
 800173e:	2101      	movs	r1, #1
 8001740:	0843      	lsrs	r3, r0, #1
 8001742:	4001      	ands	r1, r0
 8001744:	430b      	orrs	r3, r1
 8001746:	07e0      	lsls	r0, r4, #31
 8001748:	4318      	orrs	r0, r3
 800174a:	0864      	lsrs	r4, r4, #1
 800174c:	4915      	ldr	r1, [pc, #84]	; (80017a4 <__aeabi_dmul+0x368>)
 800174e:	9b02      	ldr	r3, [sp, #8]
 8001750:	468c      	mov	ip, r1
 8001752:	4463      	add	r3, ip
 8001754:	2b00      	cmp	r3, #0
 8001756:	dc00      	bgt.n	800175a <__aeabi_dmul+0x31e>
 8001758:	e097      	b.n	800188a <__aeabi_dmul+0x44e>
 800175a:	0741      	lsls	r1, r0, #29
 800175c:	d009      	beq.n	8001772 <__aeabi_dmul+0x336>
 800175e:	210f      	movs	r1, #15
 8001760:	4001      	ands	r1, r0
 8001762:	2904      	cmp	r1, #4
 8001764:	d005      	beq.n	8001772 <__aeabi_dmul+0x336>
 8001766:	1d01      	adds	r1, r0, #4
 8001768:	4281      	cmp	r1, r0
 800176a:	4180      	sbcs	r0, r0
 800176c:	4240      	negs	r0, r0
 800176e:	1824      	adds	r4, r4, r0
 8001770:	0008      	movs	r0, r1
 8001772:	01e1      	lsls	r1, r4, #7
 8001774:	d506      	bpl.n	8001784 <__aeabi_dmul+0x348>
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	00c9      	lsls	r1, r1, #3
 800177a:	468c      	mov	ip, r1
 800177c:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <__aeabi_dmul+0x36c>)
 800177e:	401c      	ands	r4, r3
 8001780:	9b02      	ldr	r3, [sp, #8]
 8001782:	4463      	add	r3, ip
 8001784:	4909      	ldr	r1, [pc, #36]	; (80017ac <__aeabi_dmul+0x370>)
 8001786:	428b      	cmp	r3, r1
 8001788:	dd00      	ble.n	800178c <__aeabi_dmul+0x350>
 800178a:	e710      	b.n	80015ae <__aeabi_dmul+0x172>
 800178c:	0761      	lsls	r1, r4, #29
 800178e:	08c5      	lsrs	r5, r0, #3
 8001790:	0264      	lsls	r4, r4, #9
 8001792:	055b      	lsls	r3, r3, #21
 8001794:	430d      	orrs	r5, r1
 8001796:	0b24      	lsrs	r4, r4, #12
 8001798:	0d5b      	lsrs	r3, r3, #21
 800179a:	e6c1      	b.n	8001520 <__aeabi_dmul+0xe4>
 800179c:	000007ff 	.word	0x000007ff
 80017a0:	fffffc01 	.word	0xfffffc01
 80017a4:	000003ff 	.word	0x000003ff
 80017a8:	feffffff 	.word	0xfeffffff
 80017ac:	000007fe 	.word	0x000007fe
 80017b0:	464b      	mov	r3, r9
 80017b2:	4323      	orrs	r3, r4
 80017b4:	d059      	beq.n	800186a <__aeabi_dmul+0x42e>
 80017b6:	2c00      	cmp	r4, #0
 80017b8:	d100      	bne.n	80017bc <__aeabi_dmul+0x380>
 80017ba:	e0a3      	b.n	8001904 <__aeabi_dmul+0x4c8>
 80017bc:	0020      	movs	r0, r4
 80017be:	f000 fdf9 	bl	80023b4 <__clzsi2>
 80017c2:	0001      	movs	r1, r0
 80017c4:	0003      	movs	r3, r0
 80017c6:	390b      	subs	r1, #11
 80017c8:	221d      	movs	r2, #29
 80017ca:	1a52      	subs	r2, r2, r1
 80017cc:	4649      	mov	r1, r9
 80017ce:	0018      	movs	r0, r3
 80017d0:	40d1      	lsrs	r1, r2
 80017d2:	464a      	mov	r2, r9
 80017d4:	3808      	subs	r0, #8
 80017d6:	4082      	lsls	r2, r0
 80017d8:	4084      	lsls	r4, r0
 80017da:	0010      	movs	r0, r2
 80017dc:	430c      	orrs	r4, r1
 80017de:	4a74      	ldr	r2, [pc, #464]	; (80019b0 <__aeabi_dmul+0x574>)
 80017e0:	1aeb      	subs	r3, r5, r3
 80017e2:	4694      	mov	ip, r2
 80017e4:	4642      	mov	r2, r8
 80017e6:	4463      	add	r3, ip
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	9b01      	ldr	r3, [sp, #4]
 80017ec:	407a      	eors	r2, r7
 80017ee:	3301      	adds	r3, #1
 80017f0:	2100      	movs	r1, #0
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	9302      	str	r3, [sp, #8]
 80017f6:	2e0a      	cmp	r6, #10
 80017f8:	dd00      	ble.n	80017fc <__aeabi_dmul+0x3c0>
 80017fa:	e667      	b.n	80014cc <__aeabi_dmul+0x90>
 80017fc:	e683      	b.n	8001506 <__aeabi_dmul+0xca>
 80017fe:	465b      	mov	r3, fp
 8001800:	4303      	orrs	r3, r0
 8001802:	469a      	mov	sl, r3
 8001804:	d02a      	beq.n	800185c <__aeabi_dmul+0x420>
 8001806:	465b      	mov	r3, fp
 8001808:	2b00      	cmp	r3, #0
 800180a:	d06d      	beq.n	80018e8 <__aeabi_dmul+0x4ac>
 800180c:	4658      	mov	r0, fp
 800180e:	f000 fdd1 	bl	80023b4 <__clzsi2>
 8001812:	0001      	movs	r1, r0
 8001814:	0003      	movs	r3, r0
 8001816:	390b      	subs	r1, #11
 8001818:	221d      	movs	r2, #29
 800181a:	1a52      	subs	r2, r2, r1
 800181c:	0021      	movs	r1, r4
 800181e:	0018      	movs	r0, r3
 8001820:	465d      	mov	r5, fp
 8001822:	40d1      	lsrs	r1, r2
 8001824:	3808      	subs	r0, #8
 8001826:	4085      	lsls	r5, r0
 8001828:	000a      	movs	r2, r1
 800182a:	4084      	lsls	r4, r0
 800182c:	432a      	orrs	r2, r5
 800182e:	4693      	mov	fp, r2
 8001830:	46a2      	mov	sl, r4
 8001832:	4d5f      	ldr	r5, [pc, #380]	; (80019b0 <__aeabi_dmul+0x574>)
 8001834:	2600      	movs	r6, #0
 8001836:	1aed      	subs	r5, r5, r3
 8001838:	2300      	movs	r3, #0
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	e625      	b.n	800148a <__aeabi_dmul+0x4e>
 800183e:	465b      	mov	r3, fp
 8001840:	4303      	orrs	r3, r0
 8001842:	469a      	mov	sl, r3
 8001844:	d105      	bne.n	8001852 <__aeabi_dmul+0x416>
 8001846:	2300      	movs	r3, #0
 8001848:	469b      	mov	fp, r3
 800184a:	3302      	adds	r3, #2
 800184c:	2608      	movs	r6, #8
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	e61b      	b.n	800148a <__aeabi_dmul+0x4e>
 8001852:	2303      	movs	r3, #3
 8001854:	4682      	mov	sl, r0
 8001856:	260c      	movs	r6, #12
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	e616      	b.n	800148a <__aeabi_dmul+0x4e>
 800185c:	2300      	movs	r3, #0
 800185e:	469b      	mov	fp, r3
 8001860:	3301      	adds	r3, #1
 8001862:	2604      	movs	r6, #4
 8001864:	2500      	movs	r5, #0
 8001866:	9300      	str	r3, [sp, #0]
 8001868:	e60f      	b.n	800148a <__aeabi_dmul+0x4e>
 800186a:	4642      	mov	r2, r8
 800186c:	3301      	adds	r3, #1
 800186e:	9501      	str	r5, [sp, #4]
 8001870:	431e      	orrs	r6, r3
 8001872:	9b01      	ldr	r3, [sp, #4]
 8001874:	407a      	eors	r2, r7
 8001876:	3301      	adds	r3, #1
 8001878:	2400      	movs	r4, #0
 800187a:	2000      	movs	r0, #0
 800187c:	2101      	movs	r1, #1
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	9302      	str	r3, [sp, #8]
 8001882:	2e0a      	cmp	r6, #10
 8001884:	dd00      	ble.n	8001888 <__aeabi_dmul+0x44c>
 8001886:	e621      	b.n	80014cc <__aeabi_dmul+0x90>
 8001888:	e63d      	b.n	8001506 <__aeabi_dmul+0xca>
 800188a:	2101      	movs	r1, #1
 800188c:	1ac9      	subs	r1, r1, r3
 800188e:	2938      	cmp	r1, #56	; 0x38
 8001890:	dd00      	ble.n	8001894 <__aeabi_dmul+0x458>
 8001892:	e642      	b.n	800151a <__aeabi_dmul+0xde>
 8001894:	291f      	cmp	r1, #31
 8001896:	dd47      	ble.n	8001928 <__aeabi_dmul+0x4ec>
 8001898:	261f      	movs	r6, #31
 800189a:	0025      	movs	r5, r4
 800189c:	4276      	negs	r6, r6
 800189e:	1af3      	subs	r3, r6, r3
 80018a0:	40dd      	lsrs	r5, r3
 80018a2:	002b      	movs	r3, r5
 80018a4:	2920      	cmp	r1, #32
 80018a6:	d005      	beq.n	80018b4 <__aeabi_dmul+0x478>
 80018a8:	4942      	ldr	r1, [pc, #264]	; (80019b4 <__aeabi_dmul+0x578>)
 80018aa:	9d02      	ldr	r5, [sp, #8]
 80018ac:	468c      	mov	ip, r1
 80018ae:	4465      	add	r5, ip
 80018b0:	40ac      	lsls	r4, r5
 80018b2:	4320      	orrs	r0, r4
 80018b4:	1e41      	subs	r1, r0, #1
 80018b6:	4188      	sbcs	r0, r1
 80018b8:	4318      	orrs	r0, r3
 80018ba:	2307      	movs	r3, #7
 80018bc:	001d      	movs	r5, r3
 80018be:	2400      	movs	r4, #0
 80018c0:	4005      	ands	r5, r0
 80018c2:	4203      	tst	r3, r0
 80018c4:	d04a      	beq.n	800195c <__aeabi_dmul+0x520>
 80018c6:	230f      	movs	r3, #15
 80018c8:	2400      	movs	r4, #0
 80018ca:	4003      	ands	r3, r0
 80018cc:	2b04      	cmp	r3, #4
 80018ce:	d042      	beq.n	8001956 <__aeabi_dmul+0x51a>
 80018d0:	1d03      	adds	r3, r0, #4
 80018d2:	4283      	cmp	r3, r0
 80018d4:	4180      	sbcs	r0, r0
 80018d6:	4240      	negs	r0, r0
 80018d8:	1824      	adds	r4, r4, r0
 80018da:	0018      	movs	r0, r3
 80018dc:	0223      	lsls	r3, r4, #8
 80018de:	d53a      	bpl.n	8001956 <__aeabi_dmul+0x51a>
 80018e0:	2301      	movs	r3, #1
 80018e2:	2400      	movs	r4, #0
 80018e4:	2500      	movs	r5, #0
 80018e6:	e61b      	b.n	8001520 <__aeabi_dmul+0xe4>
 80018e8:	f000 fd64 	bl	80023b4 <__clzsi2>
 80018ec:	0001      	movs	r1, r0
 80018ee:	0003      	movs	r3, r0
 80018f0:	3115      	adds	r1, #21
 80018f2:	3320      	adds	r3, #32
 80018f4:	291c      	cmp	r1, #28
 80018f6:	dd8f      	ble.n	8001818 <__aeabi_dmul+0x3dc>
 80018f8:	3808      	subs	r0, #8
 80018fa:	2200      	movs	r2, #0
 80018fc:	4084      	lsls	r4, r0
 80018fe:	4692      	mov	sl, r2
 8001900:	46a3      	mov	fp, r4
 8001902:	e796      	b.n	8001832 <__aeabi_dmul+0x3f6>
 8001904:	f000 fd56 	bl	80023b4 <__clzsi2>
 8001908:	0001      	movs	r1, r0
 800190a:	0003      	movs	r3, r0
 800190c:	3115      	adds	r1, #21
 800190e:	3320      	adds	r3, #32
 8001910:	291c      	cmp	r1, #28
 8001912:	dc00      	bgt.n	8001916 <__aeabi_dmul+0x4da>
 8001914:	e758      	b.n	80017c8 <__aeabi_dmul+0x38c>
 8001916:	0002      	movs	r2, r0
 8001918:	464c      	mov	r4, r9
 800191a:	3a08      	subs	r2, #8
 800191c:	2000      	movs	r0, #0
 800191e:	4094      	lsls	r4, r2
 8001920:	e75d      	b.n	80017de <__aeabi_dmul+0x3a2>
 8001922:	9b01      	ldr	r3, [sp, #4]
 8001924:	9302      	str	r3, [sp, #8]
 8001926:	e711      	b.n	800174c <__aeabi_dmul+0x310>
 8001928:	4b23      	ldr	r3, [pc, #140]	; (80019b8 <__aeabi_dmul+0x57c>)
 800192a:	0026      	movs	r6, r4
 800192c:	469c      	mov	ip, r3
 800192e:	0003      	movs	r3, r0
 8001930:	9d02      	ldr	r5, [sp, #8]
 8001932:	40cb      	lsrs	r3, r1
 8001934:	4465      	add	r5, ip
 8001936:	40ae      	lsls	r6, r5
 8001938:	431e      	orrs	r6, r3
 800193a:	0003      	movs	r3, r0
 800193c:	40ab      	lsls	r3, r5
 800193e:	1e58      	subs	r0, r3, #1
 8001940:	4183      	sbcs	r3, r0
 8001942:	0030      	movs	r0, r6
 8001944:	4318      	orrs	r0, r3
 8001946:	40cc      	lsrs	r4, r1
 8001948:	0743      	lsls	r3, r0, #29
 800194a:	d0c7      	beq.n	80018dc <__aeabi_dmul+0x4a0>
 800194c:	230f      	movs	r3, #15
 800194e:	4003      	ands	r3, r0
 8001950:	2b04      	cmp	r3, #4
 8001952:	d1bd      	bne.n	80018d0 <__aeabi_dmul+0x494>
 8001954:	e7c2      	b.n	80018dc <__aeabi_dmul+0x4a0>
 8001956:	0765      	lsls	r5, r4, #29
 8001958:	0264      	lsls	r4, r4, #9
 800195a:	0b24      	lsrs	r4, r4, #12
 800195c:	08c0      	lsrs	r0, r0, #3
 800195e:	2300      	movs	r3, #0
 8001960:	4305      	orrs	r5, r0
 8001962:	e5dd      	b.n	8001520 <__aeabi_dmul+0xe4>
 8001964:	2500      	movs	r5, #0
 8001966:	2302      	movs	r3, #2
 8001968:	2e0f      	cmp	r6, #15
 800196a:	d10c      	bne.n	8001986 <__aeabi_dmul+0x54a>
 800196c:	2480      	movs	r4, #128	; 0x80
 800196e:	465b      	mov	r3, fp
 8001970:	0324      	lsls	r4, r4, #12
 8001972:	4223      	tst	r3, r4
 8001974:	d00e      	beq.n	8001994 <__aeabi_dmul+0x558>
 8001976:	4221      	tst	r1, r4
 8001978:	d10c      	bne.n	8001994 <__aeabi_dmul+0x558>
 800197a:	430c      	orrs	r4, r1
 800197c:	0324      	lsls	r4, r4, #12
 800197e:	003a      	movs	r2, r7
 8001980:	4b0e      	ldr	r3, [pc, #56]	; (80019bc <__aeabi_dmul+0x580>)
 8001982:	0b24      	lsrs	r4, r4, #12
 8001984:	e5cc      	b.n	8001520 <__aeabi_dmul+0xe4>
 8001986:	2e0b      	cmp	r6, #11
 8001988:	d000      	beq.n	800198c <__aeabi_dmul+0x550>
 800198a:	e5a2      	b.n	80014d2 <__aeabi_dmul+0x96>
 800198c:	468b      	mov	fp, r1
 800198e:	46aa      	mov	sl, r5
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	e5f7      	b.n	8001584 <__aeabi_dmul+0x148>
 8001994:	2480      	movs	r4, #128	; 0x80
 8001996:	465b      	mov	r3, fp
 8001998:	0324      	lsls	r4, r4, #12
 800199a:	431c      	orrs	r4, r3
 800199c:	0324      	lsls	r4, r4, #12
 800199e:	4642      	mov	r2, r8
 80019a0:	4655      	mov	r5, sl
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <__aeabi_dmul+0x580>)
 80019a4:	0b24      	lsrs	r4, r4, #12
 80019a6:	e5bb      	b.n	8001520 <__aeabi_dmul+0xe4>
 80019a8:	464d      	mov	r5, r9
 80019aa:	0021      	movs	r1, r4
 80019ac:	2303      	movs	r3, #3
 80019ae:	e7db      	b.n	8001968 <__aeabi_dmul+0x52c>
 80019b0:	fffffc0d 	.word	0xfffffc0d
 80019b4:	0000043e 	.word	0x0000043e
 80019b8:	0000041e 	.word	0x0000041e
 80019bc:	000007ff 	.word	0x000007ff

080019c0 <__aeabi_dsub>:
 80019c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c2:	4657      	mov	r7, sl
 80019c4:	464e      	mov	r6, r9
 80019c6:	4645      	mov	r5, r8
 80019c8:	46de      	mov	lr, fp
 80019ca:	b5e0      	push	{r5, r6, r7, lr}
 80019cc:	000d      	movs	r5, r1
 80019ce:	0004      	movs	r4, r0
 80019d0:	0019      	movs	r1, r3
 80019d2:	0010      	movs	r0, r2
 80019d4:	032b      	lsls	r3, r5, #12
 80019d6:	0a5b      	lsrs	r3, r3, #9
 80019d8:	0f62      	lsrs	r2, r4, #29
 80019da:	431a      	orrs	r2, r3
 80019dc:	00e3      	lsls	r3, r4, #3
 80019de:	030c      	lsls	r4, r1, #12
 80019e0:	0a64      	lsrs	r4, r4, #9
 80019e2:	0f47      	lsrs	r7, r0, #29
 80019e4:	4327      	orrs	r7, r4
 80019e6:	4cd0      	ldr	r4, [pc, #832]	; (8001d28 <__aeabi_dsub+0x368>)
 80019e8:	006e      	lsls	r6, r5, #1
 80019ea:	4691      	mov	r9, r2
 80019ec:	b083      	sub	sp, #12
 80019ee:	004a      	lsls	r2, r1, #1
 80019f0:	00c0      	lsls	r0, r0, #3
 80019f2:	4698      	mov	r8, r3
 80019f4:	46a2      	mov	sl, r4
 80019f6:	0d76      	lsrs	r6, r6, #21
 80019f8:	0fed      	lsrs	r5, r5, #31
 80019fa:	0d52      	lsrs	r2, r2, #21
 80019fc:	0fc9      	lsrs	r1, r1, #31
 80019fe:	9001      	str	r0, [sp, #4]
 8001a00:	42a2      	cmp	r2, r4
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x46>
 8001a04:	e0b9      	b.n	8001b7a <__aeabi_dsub+0x1ba>
 8001a06:	2401      	movs	r4, #1
 8001a08:	4061      	eors	r1, r4
 8001a0a:	468b      	mov	fp, r1
 8001a0c:	428d      	cmp	r5, r1
 8001a0e:	d100      	bne.n	8001a12 <__aeabi_dsub+0x52>
 8001a10:	e08d      	b.n	8001b2e <__aeabi_dsub+0x16e>
 8001a12:	1ab4      	subs	r4, r6, r2
 8001a14:	46a4      	mov	ip, r4
 8001a16:	2c00      	cmp	r4, #0
 8001a18:	dc00      	bgt.n	8001a1c <__aeabi_dsub+0x5c>
 8001a1a:	e0b7      	b.n	8001b8c <__aeabi_dsub+0x1cc>
 8001a1c:	2a00      	cmp	r2, #0
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dsub+0x62>
 8001a20:	e0cb      	b.n	8001bba <__aeabi_dsub+0x1fa>
 8001a22:	4ac1      	ldr	r2, [pc, #772]	; (8001d28 <__aeabi_dsub+0x368>)
 8001a24:	4296      	cmp	r6, r2
 8001a26:	d100      	bne.n	8001a2a <__aeabi_dsub+0x6a>
 8001a28:	e186      	b.n	8001d38 <__aeabi_dsub+0x378>
 8001a2a:	2280      	movs	r2, #128	; 0x80
 8001a2c:	0412      	lsls	r2, r2, #16
 8001a2e:	4317      	orrs	r7, r2
 8001a30:	4662      	mov	r2, ip
 8001a32:	2a38      	cmp	r2, #56	; 0x38
 8001a34:	dd00      	ble.n	8001a38 <__aeabi_dsub+0x78>
 8001a36:	e1a4      	b.n	8001d82 <__aeabi_dsub+0x3c2>
 8001a38:	2a1f      	cmp	r2, #31
 8001a3a:	dd00      	ble.n	8001a3e <__aeabi_dsub+0x7e>
 8001a3c:	e21d      	b.n	8001e7a <__aeabi_dsub+0x4ba>
 8001a3e:	4661      	mov	r1, ip
 8001a40:	2220      	movs	r2, #32
 8001a42:	003c      	movs	r4, r7
 8001a44:	1a52      	subs	r2, r2, r1
 8001a46:	0001      	movs	r1, r0
 8001a48:	4090      	lsls	r0, r2
 8001a4a:	4094      	lsls	r4, r2
 8001a4c:	1e42      	subs	r2, r0, #1
 8001a4e:	4190      	sbcs	r0, r2
 8001a50:	4662      	mov	r2, ip
 8001a52:	46a0      	mov	r8, r4
 8001a54:	4664      	mov	r4, ip
 8001a56:	40d7      	lsrs	r7, r2
 8001a58:	464a      	mov	r2, r9
 8001a5a:	40e1      	lsrs	r1, r4
 8001a5c:	4644      	mov	r4, r8
 8001a5e:	1bd2      	subs	r2, r2, r7
 8001a60:	4691      	mov	r9, r2
 8001a62:	430c      	orrs	r4, r1
 8001a64:	4304      	orrs	r4, r0
 8001a66:	1b1c      	subs	r4, r3, r4
 8001a68:	42a3      	cmp	r3, r4
 8001a6a:	4192      	sbcs	r2, r2
 8001a6c:	464b      	mov	r3, r9
 8001a6e:	4252      	negs	r2, r2
 8001a70:	1a9b      	subs	r3, r3, r2
 8001a72:	469a      	mov	sl, r3
 8001a74:	4653      	mov	r3, sl
 8001a76:	021b      	lsls	r3, r3, #8
 8001a78:	d400      	bmi.n	8001a7c <__aeabi_dsub+0xbc>
 8001a7a:	e12b      	b.n	8001cd4 <__aeabi_dsub+0x314>
 8001a7c:	4653      	mov	r3, sl
 8001a7e:	025a      	lsls	r2, r3, #9
 8001a80:	0a53      	lsrs	r3, r2, #9
 8001a82:	469a      	mov	sl, r3
 8001a84:	4653      	mov	r3, sl
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0xcc>
 8001a8a:	e166      	b.n	8001d5a <__aeabi_dsub+0x39a>
 8001a8c:	4650      	mov	r0, sl
 8001a8e:	f000 fc91 	bl	80023b4 <__clzsi2>
 8001a92:	0003      	movs	r3, r0
 8001a94:	3b08      	subs	r3, #8
 8001a96:	2220      	movs	r2, #32
 8001a98:	0020      	movs	r0, r4
 8001a9a:	1ad2      	subs	r2, r2, r3
 8001a9c:	4651      	mov	r1, sl
 8001a9e:	40d0      	lsrs	r0, r2
 8001aa0:	4099      	lsls	r1, r3
 8001aa2:	0002      	movs	r2, r0
 8001aa4:	409c      	lsls	r4, r3
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	429e      	cmp	r6, r3
 8001aaa:	dd00      	ble.n	8001aae <__aeabi_dsub+0xee>
 8001aac:	e164      	b.n	8001d78 <__aeabi_dsub+0x3b8>
 8001aae:	1b9b      	subs	r3, r3, r6
 8001ab0:	1c59      	adds	r1, r3, #1
 8001ab2:	291f      	cmp	r1, #31
 8001ab4:	dd00      	ble.n	8001ab8 <__aeabi_dsub+0xf8>
 8001ab6:	e0fe      	b.n	8001cb6 <__aeabi_dsub+0x2f6>
 8001ab8:	2320      	movs	r3, #32
 8001aba:	0010      	movs	r0, r2
 8001abc:	0026      	movs	r6, r4
 8001abe:	1a5b      	subs	r3, r3, r1
 8001ac0:	409c      	lsls	r4, r3
 8001ac2:	4098      	lsls	r0, r3
 8001ac4:	40ce      	lsrs	r6, r1
 8001ac6:	40ca      	lsrs	r2, r1
 8001ac8:	1e63      	subs	r3, r4, #1
 8001aca:	419c      	sbcs	r4, r3
 8001acc:	4330      	orrs	r0, r6
 8001ace:	4692      	mov	sl, r2
 8001ad0:	2600      	movs	r6, #0
 8001ad2:	4304      	orrs	r4, r0
 8001ad4:	0763      	lsls	r3, r4, #29
 8001ad6:	d009      	beq.n	8001aec <__aeabi_dsub+0x12c>
 8001ad8:	230f      	movs	r3, #15
 8001ada:	4023      	ands	r3, r4
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	d005      	beq.n	8001aec <__aeabi_dsub+0x12c>
 8001ae0:	1d23      	adds	r3, r4, #4
 8001ae2:	42a3      	cmp	r3, r4
 8001ae4:	41a4      	sbcs	r4, r4
 8001ae6:	4264      	negs	r4, r4
 8001ae8:	44a2      	add	sl, r4
 8001aea:	001c      	movs	r4, r3
 8001aec:	4653      	mov	r3, sl
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	d400      	bmi.n	8001af4 <__aeabi_dsub+0x134>
 8001af2:	e0f2      	b.n	8001cda <__aeabi_dsub+0x31a>
 8001af4:	4b8c      	ldr	r3, [pc, #560]	; (8001d28 <__aeabi_dsub+0x368>)
 8001af6:	3601      	adds	r6, #1
 8001af8:	429e      	cmp	r6, r3
 8001afa:	d100      	bne.n	8001afe <__aeabi_dsub+0x13e>
 8001afc:	e10f      	b.n	8001d1e <__aeabi_dsub+0x35e>
 8001afe:	4653      	mov	r3, sl
 8001b00:	498a      	ldr	r1, [pc, #552]	; (8001d2c <__aeabi_dsub+0x36c>)
 8001b02:	08e4      	lsrs	r4, r4, #3
 8001b04:	400b      	ands	r3, r1
 8001b06:	0019      	movs	r1, r3
 8001b08:	075b      	lsls	r3, r3, #29
 8001b0a:	4323      	orrs	r3, r4
 8001b0c:	0572      	lsls	r2, r6, #21
 8001b0e:	024c      	lsls	r4, r1, #9
 8001b10:	0b24      	lsrs	r4, r4, #12
 8001b12:	0d52      	lsrs	r2, r2, #21
 8001b14:	0512      	lsls	r2, r2, #20
 8001b16:	4322      	orrs	r2, r4
 8001b18:	07ed      	lsls	r5, r5, #31
 8001b1a:	432a      	orrs	r2, r5
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	0011      	movs	r1, r2
 8001b20:	b003      	add	sp, #12
 8001b22:	bcf0      	pop	{r4, r5, r6, r7}
 8001b24:	46bb      	mov	fp, r7
 8001b26:	46b2      	mov	sl, r6
 8001b28:	46a9      	mov	r9, r5
 8001b2a:	46a0      	mov	r8, r4
 8001b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b2e:	1ab4      	subs	r4, r6, r2
 8001b30:	46a4      	mov	ip, r4
 8001b32:	2c00      	cmp	r4, #0
 8001b34:	dd59      	ble.n	8001bea <__aeabi_dsub+0x22a>
 8001b36:	2a00      	cmp	r2, #0
 8001b38:	d100      	bne.n	8001b3c <__aeabi_dsub+0x17c>
 8001b3a:	e0b0      	b.n	8001c9e <__aeabi_dsub+0x2de>
 8001b3c:	4556      	cmp	r6, sl
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_dsub+0x182>
 8001b40:	e0fa      	b.n	8001d38 <__aeabi_dsub+0x378>
 8001b42:	2280      	movs	r2, #128	; 0x80
 8001b44:	0412      	lsls	r2, r2, #16
 8001b46:	4317      	orrs	r7, r2
 8001b48:	4662      	mov	r2, ip
 8001b4a:	2a38      	cmp	r2, #56	; 0x38
 8001b4c:	dd00      	ble.n	8001b50 <__aeabi_dsub+0x190>
 8001b4e:	e0d4      	b.n	8001cfa <__aeabi_dsub+0x33a>
 8001b50:	2a1f      	cmp	r2, #31
 8001b52:	dc00      	bgt.n	8001b56 <__aeabi_dsub+0x196>
 8001b54:	e1c0      	b.n	8001ed8 <__aeabi_dsub+0x518>
 8001b56:	0039      	movs	r1, r7
 8001b58:	3a20      	subs	r2, #32
 8001b5a:	40d1      	lsrs	r1, r2
 8001b5c:	4662      	mov	r2, ip
 8001b5e:	2a20      	cmp	r2, #32
 8001b60:	d006      	beq.n	8001b70 <__aeabi_dsub+0x1b0>
 8001b62:	4664      	mov	r4, ip
 8001b64:	2240      	movs	r2, #64	; 0x40
 8001b66:	1b12      	subs	r2, r2, r4
 8001b68:	003c      	movs	r4, r7
 8001b6a:	4094      	lsls	r4, r2
 8001b6c:	4304      	orrs	r4, r0
 8001b6e:	9401      	str	r4, [sp, #4]
 8001b70:	9c01      	ldr	r4, [sp, #4]
 8001b72:	1e62      	subs	r2, r4, #1
 8001b74:	4194      	sbcs	r4, r2
 8001b76:	430c      	orrs	r4, r1
 8001b78:	e0c3      	b.n	8001d02 <__aeabi_dsub+0x342>
 8001b7a:	003c      	movs	r4, r7
 8001b7c:	4304      	orrs	r4, r0
 8001b7e:	d02b      	beq.n	8001bd8 <__aeabi_dsub+0x218>
 8001b80:	468b      	mov	fp, r1
 8001b82:	428d      	cmp	r5, r1
 8001b84:	d02e      	beq.n	8001be4 <__aeabi_dsub+0x224>
 8001b86:	4c6a      	ldr	r4, [pc, #424]	; (8001d30 <__aeabi_dsub+0x370>)
 8001b88:	46a4      	mov	ip, r4
 8001b8a:	44b4      	add	ip, r6
 8001b8c:	4664      	mov	r4, ip
 8001b8e:	2c00      	cmp	r4, #0
 8001b90:	d05f      	beq.n	8001c52 <__aeabi_dsub+0x292>
 8001b92:	1b94      	subs	r4, r2, r6
 8001b94:	46a4      	mov	ip, r4
 8001b96:	2e00      	cmp	r6, #0
 8001b98:	d000      	beq.n	8001b9c <__aeabi_dsub+0x1dc>
 8001b9a:	e120      	b.n	8001dde <__aeabi_dsub+0x41e>
 8001b9c:	464c      	mov	r4, r9
 8001b9e:	431c      	orrs	r4, r3
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_dsub+0x1e4>
 8001ba2:	e1c7      	b.n	8001f34 <__aeabi_dsub+0x574>
 8001ba4:	4661      	mov	r1, ip
 8001ba6:	1e4c      	subs	r4, r1, #1
 8001ba8:	2901      	cmp	r1, #1
 8001baa:	d100      	bne.n	8001bae <__aeabi_dsub+0x1ee>
 8001bac:	e223      	b.n	8001ff6 <__aeabi_dsub+0x636>
 8001bae:	4d5e      	ldr	r5, [pc, #376]	; (8001d28 <__aeabi_dsub+0x368>)
 8001bb0:	45ac      	cmp	ip, r5
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x1f6>
 8001bb4:	e1d8      	b.n	8001f68 <__aeabi_dsub+0x5a8>
 8001bb6:	46a4      	mov	ip, r4
 8001bb8:	e11a      	b.n	8001df0 <__aeabi_dsub+0x430>
 8001bba:	003a      	movs	r2, r7
 8001bbc:	4302      	orrs	r2, r0
 8001bbe:	d100      	bne.n	8001bc2 <__aeabi_dsub+0x202>
 8001bc0:	e0e4      	b.n	8001d8c <__aeabi_dsub+0x3cc>
 8001bc2:	0022      	movs	r2, r4
 8001bc4:	3a01      	subs	r2, #1
 8001bc6:	2c01      	cmp	r4, #1
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dsub+0x20c>
 8001bca:	e1c3      	b.n	8001f54 <__aeabi_dsub+0x594>
 8001bcc:	4956      	ldr	r1, [pc, #344]	; (8001d28 <__aeabi_dsub+0x368>)
 8001bce:	428c      	cmp	r4, r1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x214>
 8001bd2:	e0b1      	b.n	8001d38 <__aeabi_dsub+0x378>
 8001bd4:	4694      	mov	ip, r2
 8001bd6:	e72b      	b.n	8001a30 <__aeabi_dsub+0x70>
 8001bd8:	2401      	movs	r4, #1
 8001bda:	4061      	eors	r1, r4
 8001bdc:	468b      	mov	fp, r1
 8001bde:	428d      	cmp	r5, r1
 8001be0:	d000      	beq.n	8001be4 <__aeabi_dsub+0x224>
 8001be2:	e716      	b.n	8001a12 <__aeabi_dsub+0x52>
 8001be4:	4952      	ldr	r1, [pc, #328]	; (8001d30 <__aeabi_dsub+0x370>)
 8001be6:	468c      	mov	ip, r1
 8001be8:	44b4      	add	ip, r6
 8001bea:	4664      	mov	r4, ip
 8001bec:	2c00      	cmp	r4, #0
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x232>
 8001bf0:	e0d3      	b.n	8001d9a <__aeabi_dsub+0x3da>
 8001bf2:	1b91      	subs	r1, r2, r6
 8001bf4:	468c      	mov	ip, r1
 8001bf6:	2e00      	cmp	r6, #0
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x23c>
 8001bfa:	e15e      	b.n	8001eba <__aeabi_dsub+0x4fa>
 8001bfc:	494a      	ldr	r1, [pc, #296]	; (8001d28 <__aeabi_dsub+0x368>)
 8001bfe:	428a      	cmp	r2, r1
 8001c00:	d100      	bne.n	8001c04 <__aeabi_dsub+0x244>
 8001c02:	e1be      	b.n	8001f82 <__aeabi_dsub+0x5c2>
 8001c04:	2180      	movs	r1, #128	; 0x80
 8001c06:	464c      	mov	r4, r9
 8001c08:	0409      	lsls	r1, r1, #16
 8001c0a:	430c      	orrs	r4, r1
 8001c0c:	46a1      	mov	r9, r4
 8001c0e:	4661      	mov	r1, ip
 8001c10:	2938      	cmp	r1, #56	; 0x38
 8001c12:	dd00      	ble.n	8001c16 <__aeabi_dsub+0x256>
 8001c14:	e1ba      	b.n	8001f8c <__aeabi_dsub+0x5cc>
 8001c16:	291f      	cmp	r1, #31
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dsub+0x25c>
 8001c1a:	e227      	b.n	800206c <__aeabi_dsub+0x6ac>
 8001c1c:	2420      	movs	r4, #32
 8001c1e:	1a64      	subs	r4, r4, r1
 8001c20:	4649      	mov	r1, r9
 8001c22:	40a1      	lsls	r1, r4
 8001c24:	001e      	movs	r6, r3
 8001c26:	4688      	mov	r8, r1
 8001c28:	4661      	mov	r1, ip
 8001c2a:	40a3      	lsls	r3, r4
 8001c2c:	40ce      	lsrs	r6, r1
 8001c2e:	4641      	mov	r1, r8
 8001c30:	1e5c      	subs	r4, r3, #1
 8001c32:	41a3      	sbcs	r3, r4
 8001c34:	4331      	orrs	r1, r6
 8001c36:	4319      	orrs	r1, r3
 8001c38:	000c      	movs	r4, r1
 8001c3a:	4663      	mov	r3, ip
 8001c3c:	4649      	mov	r1, r9
 8001c3e:	40d9      	lsrs	r1, r3
 8001c40:	187f      	adds	r7, r7, r1
 8001c42:	1824      	adds	r4, r4, r0
 8001c44:	4284      	cmp	r4, r0
 8001c46:	419b      	sbcs	r3, r3
 8001c48:	425b      	negs	r3, r3
 8001c4a:	469a      	mov	sl, r3
 8001c4c:	0016      	movs	r6, r2
 8001c4e:	44ba      	add	sl, r7
 8001c50:	e05d      	b.n	8001d0e <__aeabi_dsub+0x34e>
 8001c52:	4c38      	ldr	r4, [pc, #224]	; (8001d34 <__aeabi_dsub+0x374>)
 8001c54:	1c72      	adds	r2, r6, #1
 8001c56:	4222      	tst	r2, r4
 8001c58:	d000      	beq.n	8001c5c <__aeabi_dsub+0x29c>
 8001c5a:	e0df      	b.n	8001e1c <__aeabi_dsub+0x45c>
 8001c5c:	464a      	mov	r2, r9
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	2e00      	cmp	r6, #0
 8001c62:	d000      	beq.n	8001c66 <__aeabi_dsub+0x2a6>
 8001c64:	e15c      	b.n	8001f20 <__aeabi_dsub+0x560>
 8001c66:	2a00      	cmp	r2, #0
 8001c68:	d100      	bne.n	8001c6c <__aeabi_dsub+0x2ac>
 8001c6a:	e1cf      	b.n	800200c <__aeabi_dsub+0x64c>
 8001c6c:	003a      	movs	r2, r7
 8001c6e:	4302      	orrs	r2, r0
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x2b4>
 8001c72:	e17f      	b.n	8001f74 <__aeabi_dsub+0x5b4>
 8001c74:	1a1c      	subs	r4, r3, r0
 8001c76:	464a      	mov	r2, r9
 8001c78:	42a3      	cmp	r3, r4
 8001c7a:	4189      	sbcs	r1, r1
 8001c7c:	1bd2      	subs	r2, r2, r7
 8001c7e:	4249      	negs	r1, r1
 8001c80:	1a52      	subs	r2, r2, r1
 8001c82:	4692      	mov	sl, r2
 8001c84:	0212      	lsls	r2, r2, #8
 8001c86:	d400      	bmi.n	8001c8a <__aeabi_dsub+0x2ca>
 8001c88:	e20a      	b.n	80020a0 <__aeabi_dsub+0x6e0>
 8001c8a:	1ac4      	subs	r4, r0, r3
 8001c8c:	42a0      	cmp	r0, r4
 8001c8e:	4180      	sbcs	r0, r0
 8001c90:	464b      	mov	r3, r9
 8001c92:	4240      	negs	r0, r0
 8001c94:	1aff      	subs	r7, r7, r3
 8001c96:	1a3b      	subs	r3, r7, r0
 8001c98:	469a      	mov	sl, r3
 8001c9a:	465d      	mov	r5, fp
 8001c9c:	e71a      	b.n	8001ad4 <__aeabi_dsub+0x114>
 8001c9e:	003a      	movs	r2, r7
 8001ca0:	4302      	orrs	r2, r0
 8001ca2:	d073      	beq.n	8001d8c <__aeabi_dsub+0x3cc>
 8001ca4:	0022      	movs	r2, r4
 8001ca6:	3a01      	subs	r2, #1
 8001ca8:	2c01      	cmp	r4, #1
 8001caa:	d100      	bne.n	8001cae <__aeabi_dsub+0x2ee>
 8001cac:	e0cb      	b.n	8001e46 <__aeabi_dsub+0x486>
 8001cae:	4554      	cmp	r4, sl
 8001cb0:	d042      	beq.n	8001d38 <__aeabi_dsub+0x378>
 8001cb2:	4694      	mov	ip, r2
 8001cb4:	e748      	b.n	8001b48 <__aeabi_dsub+0x188>
 8001cb6:	0010      	movs	r0, r2
 8001cb8:	3b1f      	subs	r3, #31
 8001cba:	40d8      	lsrs	r0, r3
 8001cbc:	2920      	cmp	r1, #32
 8001cbe:	d003      	beq.n	8001cc8 <__aeabi_dsub+0x308>
 8001cc0:	2340      	movs	r3, #64	; 0x40
 8001cc2:	1a5b      	subs	r3, r3, r1
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	4314      	orrs	r4, r2
 8001cc8:	1e63      	subs	r3, r4, #1
 8001cca:	419c      	sbcs	r4, r3
 8001ccc:	2300      	movs	r3, #0
 8001cce:	2600      	movs	r6, #0
 8001cd0:	469a      	mov	sl, r3
 8001cd2:	4304      	orrs	r4, r0
 8001cd4:	0763      	lsls	r3, r4, #29
 8001cd6:	d000      	beq.n	8001cda <__aeabi_dsub+0x31a>
 8001cd8:	e6fe      	b.n	8001ad8 <__aeabi_dsub+0x118>
 8001cda:	4652      	mov	r2, sl
 8001cdc:	08e3      	lsrs	r3, r4, #3
 8001cde:	0752      	lsls	r2, r2, #29
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	4652      	mov	r2, sl
 8001ce4:	46b4      	mov	ip, r6
 8001ce6:	08d2      	lsrs	r2, r2, #3
 8001ce8:	490f      	ldr	r1, [pc, #60]	; (8001d28 <__aeabi_dsub+0x368>)
 8001cea:	458c      	cmp	ip, r1
 8001cec:	d02a      	beq.n	8001d44 <__aeabi_dsub+0x384>
 8001cee:	0312      	lsls	r2, r2, #12
 8001cf0:	0b14      	lsrs	r4, r2, #12
 8001cf2:	4662      	mov	r2, ip
 8001cf4:	0552      	lsls	r2, r2, #21
 8001cf6:	0d52      	lsrs	r2, r2, #21
 8001cf8:	e70c      	b.n	8001b14 <__aeabi_dsub+0x154>
 8001cfa:	003c      	movs	r4, r7
 8001cfc:	4304      	orrs	r4, r0
 8001cfe:	1e62      	subs	r2, r4, #1
 8001d00:	4194      	sbcs	r4, r2
 8001d02:	18e4      	adds	r4, r4, r3
 8001d04:	429c      	cmp	r4, r3
 8001d06:	4192      	sbcs	r2, r2
 8001d08:	4252      	negs	r2, r2
 8001d0a:	444a      	add	r2, r9
 8001d0c:	4692      	mov	sl, r2
 8001d0e:	4653      	mov	r3, sl
 8001d10:	021b      	lsls	r3, r3, #8
 8001d12:	d5df      	bpl.n	8001cd4 <__aeabi_dsub+0x314>
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <__aeabi_dsub+0x368>)
 8001d16:	3601      	adds	r6, #1
 8001d18:	429e      	cmp	r6, r3
 8001d1a:	d000      	beq.n	8001d1e <__aeabi_dsub+0x35e>
 8001d1c:	e0a0      	b.n	8001e60 <__aeabi_dsub+0x4a0>
 8001d1e:	0032      	movs	r2, r6
 8001d20:	2400      	movs	r4, #0
 8001d22:	2300      	movs	r3, #0
 8001d24:	e6f6      	b.n	8001b14 <__aeabi_dsub+0x154>
 8001d26:	46c0      	nop			; (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff
 8001d2c:	ff7fffff 	.word	0xff7fffff
 8001d30:	fffff801 	.word	0xfffff801
 8001d34:	000007fe 	.word	0x000007fe
 8001d38:	08db      	lsrs	r3, r3, #3
 8001d3a:	464a      	mov	r2, r9
 8001d3c:	0752      	lsls	r2, r2, #29
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	464a      	mov	r2, r9
 8001d42:	08d2      	lsrs	r2, r2, #3
 8001d44:	0019      	movs	r1, r3
 8001d46:	4311      	orrs	r1, r2
 8001d48:	d100      	bne.n	8001d4c <__aeabi_dsub+0x38c>
 8001d4a:	e1b5      	b.n	80020b8 <__aeabi_dsub+0x6f8>
 8001d4c:	2480      	movs	r4, #128	; 0x80
 8001d4e:	0324      	lsls	r4, r4, #12
 8001d50:	4314      	orrs	r4, r2
 8001d52:	0324      	lsls	r4, r4, #12
 8001d54:	4ad5      	ldr	r2, [pc, #852]	; (80020ac <__aeabi_dsub+0x6ec>)
 8001d56:	0b24      	lsrs	r4, r4, #12
 8001d58:	e6dc      	b.n	8001b14 <__aeabi_dsub+0x154>
 8001d5a:	0020      	movs	r0, r4
 8001d5c:	f000 fb2a 	bl	80023b4 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dsub+0x3aa>
 8001d68:	e695      	b.n	8001a96 <__aeabi_dsub+0xd6>
 8001d6a:	0022      	movs	r2, r4
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	2400      	movs	r4, #0
 8001d72:	429e      	cmp	r6, r3
 8001d74:	dc00      	bgt.n	8001d78 <__aeabi_dsub+0x3b8>
 8001d76:	e69a      	b.n	8001aae <__aeabi_dsub+0xee>
 8001d78:	1af6      	subs	r6, r6, r3
 8001d7a:	4bcd      	ldr	r3, [pc, #820]	; (80020b0 <__aeabi_dsub+0x6f0>)
 8001d7c:	401a      	ands	r2, r3
 8001d7e:	4692      	mov	sl, r2
 8001d80:	e6a8      	b.n	8001ad4 <__aeabi_dsub+0x114>
 8001d82:	003c      	movs	r4, r7
 8001d84:	4304      	orrs	r4, r0
 8001d86:	1e62      	subs	r2, r4, #1
 8001d88:	4194      	sbcs	r4, r2
 8001d8a:	e66c      	b.n	8001a66 <__aeabi_dsub+0xa6>
 8001d8c:	464a      	mov	r2, r9
 8001d8e:	08db      	lsrs	r3, r3, #3
 8001d90:	0752      	lsls	r2, r2, #29
 8001d92:	4313      	orrs	r3, r2
 8001d94:	464a      	mov	r2, r9
 8001d96:	08d2      	lsrs	r2, r2, #3
 8001d98:	e7a6      	b.n	8001ce8 <__aeabi_dsub+0x328>
 8001d9a:	4cc6      	ldr	r4, [pc, #792]	; (80020b4 <__aeabi_dsub+0x6f4>)
 8001d9c:	1c72      	adds	r2, r6, #1
 8001d9e:	4222      	tst	r2, r4
 8001da0:	d000      	beq.n	8001da4 <__aeabi_dsub+0x3e4>
 8001da2:	e0ac      	b.n	8001efe <__aeabi_dsub+0x53e>
 8001da4:	464a      	mov	r2, r9
 8001da6:	431a      	orrs	r2, r3
 8001da8:	2e00      	cmp	r6, #0
 8001daa:	d000      	beq.n	8001dae <__aeabi_dsub+0x3ee>
 8001dac:	e105      	b.n	8001fba <__aeabi_dsub+0x5fa>
 8001dae:	2a00      	cmp	r2, #0
 8001db0:	d100      	bne.n	8001db4 <__aeabi_dsub+0x3f4>
 8001db2:	e156      	b.n	8002062 <__aeabi_dsub+0x6a2>
 8001db4:	003a      	movs	r2, r7
 8001db6:	4302      	orrs	r2, r0
 8001db8:	d100      	bne.n	8001dbc <__aeabi_dsub+0x3fc>
 8001dba:	e0db      	b.n	8001f74 <__aeabi_dsub+0x5b4>
 8001dbc:	181c      	adds	r4, r3, r0
 8001dbe:	429c      	cmp	r4, r3
 8001dc0:	419b      	sbcs	r3, r3
 8001dc2:	444f      	add	r7, r9
 8001dc4:	46ba      	mov	sl, r7
 8001dc6:	425b      	negs	r3, r3
 8001dc8:	449a      	add	sl, r3
 8001dca:	4653      	mov	r3, sl
 8001dcc:	021b      	lsls	r3, r3, #8
 8001dce:	d400      	bmi.n	8001dd2 <__aeabi_dsub+0x412>
 8001dd0:	e780      	b.n	8001cd4 <__aeabi_dsub+0x314>
 8001dd2:	4652      	mov	r2, sl
 8001dd4:	4bb6      	ldr	r3, [pc, #728]	; (80020b0 <__aeabi_dsub+0x6f0>)
 8001dd6:	2601      	movs	r6, #1
 8001dd8:	401a      	ands	r2, r3
 8001dda:	4692      	mov	sl, r2
 8001ddc:	e77a      	b.n	8001cd4 <__aeabi_dsub+0x314>
 8001dde:	4cb3      	ldr	r4, [pc, #716]	; (80020ac <__aeabi_dsub+0x6ec>)
 8001de0:	42a2      	cmp	r2, r4
 8001de2:	d100      	bne.n	8001de6 <__aeabi_dsub+0x426>
 8001de4:	e0c0      	b.n	8001f68 <__aeabi_dsub+0x5a8>
 8001de6:	2480      	movs	r4, #128	; 0x80
 8001de8:	464d      	mov	r5, r9
 8001dea:	0424      	lsls	r4, r4, #16
 8001dec:	4325      	orrs	r5, r4
 8001dee:	46a9      	mov	r9, r5
 8001df0:	4664      	mov	r4, ip
 8001df2:	2c38      	cmp	r4, #56	; 0x38
 8001df4:	dc53      	bgt.n	8001e9e <__aeabi_dsub+0x4de>
 8001df6:	4661      	mov	r1, ip
 8001df8:	2c1f      	cmp	r4, #31
 8001dfa:	dd00      	ble.n	8001dfe <__aeabi_dsub+0x43e>
 8001dfc:	e0cd      	b.n	8001f9a <__aeabi_dsub+0x5da>
 8001dfe:	2520      	movs	r5, #32
 8001e00:	001e      	movs	r6, r3
 8001e02:	1b2d      	subs	r5, r5, r4
 8001e04:	464c      	mov	r4, r9
 8001e06:	40ab      	lsls	r3, r5
 8001e08:	40ac      	lsls	r4, r5
 8001e0a:	40ce      	lsrs	r6, r1
 8001e0c:	1e5d      	subs	r5, r3, #1
 8001e0e:	41ab      	sbcs	r3, r5
 8001e10:	4334      	orrs	r4, r6
 8001e12:	4323      	orrs	r3, r4
 8001e14:	464c      	mov	r4, r9
 8001e16:	40cc      	lsrs	r4, r1
 8001e18:	1b3f      	subs	r7, r7, r4
 8001e1a:	e045      	b.n	8001ea8 <__aeabi_dsub+0x4e8>
 8001e1c:	464a      	mov	r2, r9
 8001e1e:	1a1c      	subs	r4, r3, r0
 8001e20:	1bd1      	subs	r1, r2, r7
 8001e22:	42a3      	cmp	r3, r4
 8001e24:	4192      	sbcs	r2, r2
 8001e26:	4252      	negs	r2, r2
 8001e28:	4692      	mov	sl, r2
 8001e2a:	000a      	movs	r2, r1
 8001e2c:	4651      	mov	r1, sl
 8001e2e:	1a52      	subs	r2, r2, r1
 8001e30:	4692      	mov	sl, r2
 8001e32:	0212      	lsls	r2, r2, #8
 8001e34:	d500      	bpl.n	8001e38 <__aeabi_dsub+0x478>
 8001e36:	e083      	b.n	8001f40 <__aeabi_dsub+0x580>
 8001e38:	4653      	mov	r3, sl
 8001e3a:	4323      	orrs	r3, r4
 8001e3c:	d000      	beq.n	8001e40 <__aeabi_dsub+0x480>
 8001e3e:	e621      	b.n	8001a84 <__aeabi_dsub+0xc4>
 8001e40:	2200      	movs	r2, #0
 8001e42:	2500      	movs	r5, #0
 8001e44:	e753      	b.n	8001cee <__aeabi_dsub+0x32e>
 8001e46:	181c      	adds	r4, r3, r0
 8001e48:	429c      	cmp	r4, r3
 8001e4a:	419b      	sbcs	r3, r3
 8001e4c:	444f      	add	r7, r9
 8001e4e:	46ba      	mov	sl, r7
 8001e50:	425b      	negs	r3, r3
 8001e52:	449a      	add	sl, r3
 8001e54:	4653      	mov	r3, sl
 8001e56:	2601      	movs	r6, #1
 8001e58:	021b      	lsls	r3, r3, #8
 8001e5a:	d400      	bmi.n	8001e5e <__aeabi_dsub+0x49e>
 8001e5c:	e73a      	b.n	8001cd4 <__aeabi_dsub+0x314>
 8001e5e:	2602      	movs	r6, #2
 8001e60:	4652      	mov	r2, sl
 8001e62:	4b93      	ldr	r3, [pc, #588]	; (80020b0 <__aeabi_dsub+0x6f0>)
 8001e64:	2101      	movs	r1, #1
 8001e66:	401a      	ands	r2, r3
 8001e68:	0013      	movs	r3, r2
 8001e6a:	4021      	ands	r1, r4
 8001e6c:	0862      	lsrs	r2, r4, #1
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	07dc      	lsls	r4, r3, #31
 8001e72:	085b      	lsrs	r3, r3, #1
 8001e74:	469a      	mov	sl, r3
 8001e76:	4314      	orrs	r4, r2
 8001e78:	e62c      	b.n	8001ad4 <__aeabi_dsub+0x114>
 8001e7a:	0039      	movs	r1, r7
 8001e7c:	3a20      	subs	r2, #32
 8001e7e:	40d1      	lsrs	r1, r2
 8001e80:	4662      	mov	r2, ip
 8001e82:	2a20      	cmp	r2, #32
 8001e84:	d006      	beq.n	8001e94 <__aeabi_dsub+0x4d4>
 8001e86:	4664      	mov	r4, ip
 8001e88:	2240      	movs	r2, #64	; 0x40
 8001e8a:	1b12      	subs	r2, r2, r4
 8001e8c:	003c      	movs	r4, r7
 8001e8e:	4094      	lsls	r4, r2
 8001e90:	4304      	orrs	r4, r0
 8001e92:	9401      	str	r4, [sp, #4]
 8001e94:	9c01      	ldr	r4, [sp, #4]
 8001e96:	1e62      	subs	r2, r4, #1
 8001e98:	4194      	sbcs	r4, r2
 8001e9a:	430c      	orrs	r4, r1
 8001e9c:	e5e3      	b.n	8001a66 <__aeabi_dsub+0xa6>
 8001e9e:	4649      	mov	r1, r9
 8001ea0:	4319      	orrs	r1, r3
 8001ea2:	000b      	movs	r3, r1
 8001ea4:	1e5c      	subs	r4, r3, #1
 8001ea6:	41a3      	sbcs	r3, r4
 8001ea8:	1ac4      	subs	r4, r0, r3
 8001eaa:	42a0      	cmp	r0, r4
 8001eac:	419b      	sbcs	r3, r3
 8001eae:	425b      	negs	r3, r3
 8001eb0:	1afb      	subs	r3, r7, r3
 8001eb2:	469a      	mov	sl, r3
 8001eb4:	465d      	mov	r5, fp
 8001eb6:	0016      	movs	r6, r2
 8001eb8:	e5dc      	b.n	8001a74 <__aeabi_dsub+0xb4>
 8001eba:	4649      	mov	r1, r9
 8001ebc:	4319      	orrs	r1, r3
 8001ebe:	d100      	bne.n	8001ec2 <__aeabi_dsub+0x502>
 8001ec0:	e0ae      	b.n	8002020 <__aeabi_dsub+0x660>
 8001ec2:	4661      	mov	r1, ip
 8001ec4:	4664      	mov	r4, ip
 8001ec6:	3901      	subs	r1, #1
 8001ec8:	2c01      	cmp	r4, #1
 8001eca:	d100      	bne.n	8001ece <__aeabi_dsub+0x50e>
 8001ecc:	e0e0      	b.n	8002090 <__aeabi_dsub+0x6d0>
 8001ece:	4c77      	ldr	r4, [pc, #476]	; (80020ac <__aeabi_dsub+0x6ec>)
 8001ed0:	45a4      	cmp	ip, r4
 8001ed2:	d056      	beq.n	8001f82 <__aeabi_dsub+0x5c2>
 8001ed4:	468c      	mov	ip, r1
 8001ed6:	e69a      	b.n	8001c0e <__aeabi_dsub+0x24e>
 8001ed8:	4661      	mov	r1, ip
 8001eda:	2220      	movs	r2, #32
 8001edc:	003c      	movs	r4, r7
 8001ede:	1a52      	subs	r2, r2, r1
 8001ee0:	4094      	lsls	r4, r2
 8001ee2:	0001      	movs	r1, r0
 8001ee4:	4090      	lsls	r0, r2
 8001ee6:	46a0      	mov	r8, r4
 8001ee8:	4664      	mov	r4, ip
 8001eea:	1e42      	subs	r2, r0, #1
 8001eec:	4190      	sbcs	r0, r2
 8001eee:	4662      	mov	r2, ip
 8001ef0:	40e1      	lsrs	r1, r4
 8001ef2:	4644      	mov	r4, r8
 8001ef4:	40d7      	lsrs	r7, r2
 8001ef6:	430c      	orrs	r4, r1
 8001ef8:	4304      	orrs	r4, r0
 8001efa:	44b9      	add	r9, r7
 8001efc:	e701      	b.n	8001d02 <__aeabi_dsub+0x342>
 8001efe:	496b      	ldr	r1, [pc, #428]	; (80020ac <__aeabi_dsub+0x6ec>)
 8001f00:	428a      	cmp	r2, r1
 8001f02:	d100      	bne.n	8001f06 <__aeabi_dsub+0x546>
 8001f04:	e70c      	b.n	8001d20 <__aeabi_dsub+0x360>
 8001f06:	1818      	adds	r0, r3, r0
 8001f08:	4298      	cmp	r0, r3
 8001f0a:	419b      	sbcs	r3, r3
 8001f0c:	444f      	add	r7, r9
 8001f0e:	425b      	negs	r3, r3
 8001f10:	18fb      	adds	r3, r7, r3
 8001f12:	07dc      	lsls	r4, r3, #31
 8001f14:	0840      	lsrs	r0, r0, #1
 8001f16:	085b      	lsrs	r3, r3, #1
 8001f18:	469a      	mov	sl, r3
 8001f1a:	0016      	movs	r6, r2
 8001f1c:	4304      	orrs	r4, r0
 8001f1e:	e6d9      	b.n	8001cd4 <__aeabi_dsub+0x314>
 8001f20:	2a00      	cmp	r2, #0
 8001f22:	d000      	beq.n	8001f26 <__aeabi_dsub+0x566>
 8001f24:	e081      	b.n	800202a <__aeabi_dsub+0x66a>
 8001f26:	003b      	movs	r3, r7
 8001f28:	4303      	orrs	r3, r0
 8001f2a:	d11d      	bne.n	8001f68 <__aeabi_dsub+0x5a8>
 8001f2c:	2280      	movs	r2, #128	; 0x80
 8001f2e:	2500      	movs	r5, #0
 8001f30:	0312      	lsls	r2, r2, #12
 8001f32:	e70b      	b.n	8001d4c <__aeabi_dsub+0x38c>
 8001f34:	08c0      	lsrs	r0, r0, #3
 8001f36:	077b      	lsls	r3, r7, #29
 8001f38:	465d      	mov	r5, fp
 8001f3a:	4303      	orrs	r3, r0
 8001f3c:	08fa      	lsrs	r2, r7, #3
 8001f3e:	e6d3      	b.n	8001ce8 <__aeabi_dsub+0x328>
 8001f40:	1ac4      	subs	r4, r0, r3
 8001f42:	42a0      	cmp	r0, r4
 8001f44:	4180      	sbcs	r0, r0
 8001f46:	464b      	mov	r3, r9
 8001f48:	4240      	negs	r0, r0
 8001f4a:	1aff      	subs	r7, r7, r3
 8001f4c:	1a3b      	subs	r3, r7, r0
 8001f4e:	469a      	mov	sl, r3
 8001f50:	465d      	mov	r5, fp
 8001f52:	e597      	b.n	8001a84 <__aeabi_dsub+0xc4>
 8001f54:	1a1c      	subs	r4, r3, r0
 8001f56:	464a      	mov	r2, r9
 8001f58:	42a3      	cmp	r3, r4
 8001f5a:	419b      	sbcs	r3, r3
 8001f5c:	1bd7      	subs	r7, r2, r7
 8001f5e:	425b      	negs	r3, r3
 8001f60:	1afb      	subs	r3, r7, r3
 8001f62:	469a      	mov	sl, r3
 8001f64:	2601      	movs	r6, #1
 8001f66:	e585      	b.n	8001a74 <__aeabi_dsub+0xb4>
 8001f68:	08c0      	lsrs	r0, r0, #3
 8001f6a:	077b      	lsls	r3, r7, #29
 8001f6c:	465d      	mov	r5, fp
 8001f6e:	4303      	orrs	r3, r0
 8001f70:	08fa      	lsrs	r2, r7, #3
 8001f72:	e6e7      	b.n	8001d44 <__aeabi_dsub+0x384>
 8001f74:	464a      	mov	r2, r9
 8001f76:	08db      	lsrs	r3, r3, #3
 8001f78:	0752      	lsls	r2, r2, #29
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	464a      	mov	r2, r9
 8001f7e:	08d2      	lsrs	r2, r2, #3
 8001f80:	e6b5      	b.n	8001cee <__aeabi_dsub+0x32e>
 8001f82:	08c0      	lsrs	r0, r0, #3
 8001f84:	077b      	lsls	r3, r7, #29
 8001f86:	4303      	orrs	r3, r0
 8001f88:	08fa      	lsrs	r2, r7, #3
 8001f8a:	e6db      	b.n	8001d44 <__aeabi_dsub+0x384>
 8001f8c:	4649      	mov	r1, r9
 8001f8e:	4319      	orrs	r1, r3
 8001f90:	000b      	movs	r3, r1
 8001f92:	1e59      	subs	r1, r3, #1
 8001f94:	418b      	sbcs	r3, r1
 8001f96:	001c      	movs	r4, r3
 8001f98:	e653      	b.n	8001c42 <__aeabi_dsub+0x282>
 8001f9a:	464d      	mov	r5, r9
 8001f9c:	3c20      	subs	r4, #32
 8001f9e:	40e5      	lsrs	r5, r4
 8001fa0:	2920      	cmp	r1, #32
 8001fa2:	d005      	beq.n	8001fb0 <__aeabi_dsub+0x5f0>
 8001fa4:	2440      	movs	r4, #64	; 0x40
 8001fa6:	1a64      	subs	r4, r4, r1
 8001fa8:	4649      	mov	r1, r9
 8001faa:	40a1      	lsls	r1, r4
 8001fac:	430b      	orrs	r3, r1
 8001fae:	4698      	mov	r8, r3
 8001fb0:	4643      	mov	r3, r8
 8001fb2:	1e5c      	subs	r4, r3, #1
 8001fb4:	41a3      	sbcs	r3, r4
 8001fb6:	432b      	orrs	r3, r5
 8001fb8:	e776      	b.n	8001ea8 <__aeabi_dsub+0x4e8>
 8001fba:	2a00      	cmp	r2, #0
 8001fbc:	d0e1      	beq.n	8001f82 <__aeabi_dsub+0x5c2>
 8001fbe:	003a      	movs	r2, r7
 8001fc0:	08db      	lsrs	r3, r3, #3
 8001fc2:	4302      	orrs	r2, r0
 8001fc4:	d100      	bne.n	8001fc8 <__aeabi_dsub+0x608>
 8001fc6:	e6b8      	b.n	8001d3a <__aeabi_dsub+0x37a>
 8001fc8:	464a      	mov	r2, r9
 8001fca:	0752      	lsls	r2, r2, #29
 8001fcc:	2480      	movs	r4, #128	; 0x80
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	464a      	mov	r2, r9
 8001fd2:	0324      	lsls	r4, r4, #12
 8001fd4:	08d2      	lsrs	r2, r2, #3
 8001fd6:	4222      	tst	r2, r4
 8001fd8:	d007      	beq.n	8001fea <__aeabi_dsub+0x62a>
 8001fda:	08fe      	lsrs	r6, r7, #3
 8001fdc:	4226      	tst	r6, r4
 8001fde:	d104      	bne.n	8001fea <__aeabi_dsub+0x62a>
 8001fe0:	465d      	mov	r5, fp
 8001fe2:	0032      	movs	r2, r6
 8001fe4:	08c3      	lsrs	r3, r0, #3
 8001fe6:	077f      	lsls	r7, r7, #29
 8001fe8:	433b      	orrs	r3, r7
 8001fea:	0f59      	lsrs	r1, r3, #29
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	0749      	lsls	r1, r1, #29
 8001ff0:	08db      	lsrs	r3, r3, #3
 8001ff2:	430b      	orrs	r3, r1
 8001ff4:	e6a6      	b.n	8001d44 <__aeabi_dsub+0x384>
 8001ff6:	1ac4      	subs	r4, r0, r3
 8001ff8:	42a0      	cmp	r0, r4
 8001ffa:	4180      	sbcs	r0, r0
 8001ffc:	464b      	mov	r3, r9
 8001ffe:	4240      	negs	r0, r0
 8002000:	1aff      	subs	r7, r7, r3
 8002002:	1a3b      	subs	r3, r7, r0
 8002004:	469a      	mov	sl, r3
 8002006:	465d      	mov	r5, fp
 8002008:	2601      	movs	r6, #1
 800200a:	e533      	b.n	8001a74 <__aeabi_dsub+0xb4>
 800200c:	003b      	movs	r3, r7
 800200e:	4303      	orrs	r3, r0
 8002010:	d100      	bne.n	8002014 <__aeabi_dsub+0x654>
 8002012:	e715      	b.n	8001e40 <__aeabi_dsub+0x480>
 8002014:	08c0      	lsrs	r0, r0, #3
 8002016:	077b      	lsls	r3, r7, #29
 8002018:	465d      	mov	r5, fp
 800201a:	4303      	orrs	r3, r0
 800201c:	08fa      	lsrs	r2, r7, #3
 800201e:	e666      	b.n	8001cee <__aeabi_dsub+0x32e>
 8002020:	08c0      	lsrs	r0, r0, #3
 8002022:	077b      	lsls	r3, r7, #29
 8002024:	4303      	orrs	r3, r0
 8002026:	08fa      	lsrs	r2, r7, #3
 8002028:	e65e      	b.n	8001ce8 <__aeabi_dsub+0x328>
 800202a:	003a      	movs	r2, r7
 800202c:	08db      	lsrs	r3, r3, #3
 800202e:	4302      	orrs	r2, r0
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x674>
 8002032:	e682      	b.n	8001d3a <__aeabi_dsub+0x37a>
 8002034:	464a      	mov	r2, r9
 8002036:	0752      	lsls	r2, r2, #29
 8002038:	2480      	movs	r4, #128	; 0x80
 800203a:	4313      	orrs	r3, r2
 800203c:	464a      	mov	r2, r9
 800203e:	0324      	lsls	r4, r4, #12
 8002040:	08d2      	lsrs	r2, r2, #3
 8002042:	4222      	tst	r2, r4
 8002044:	d007      	beq.n	8002056 <__aeabi_dsub+0x696>
 8002046:	08fe      	lsrs	r6, r7, #3
 8002048:	4226      	tst	r6, r4
 800204a:	d104      	bne.n	8002056 <__aeabi_dsub+0x696>
 800204c:	465d      	mov	r5, fp
 800204e:	0032      	movs	r2, r6
 8002050:	08c3      	lsrs	r3, r0, #3
 8002052:	077f      	lsls	r7, r7, #29
 8002054:	433b      	orrs	r3, r7
 8002056:	0f59      	lsrs	r1, r3, #29
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	08db      	lsrs	r3, r3, #3
 800205c:	0749      	lsls	r1, r1, #29
 800205e:	430b      	orrs	r3, r1
 8002060:	e670      	b.n	8001d44 <__aeabi_dsub+0x384>
 8002062:	08c0      	lsrs	r0, r0, #3
 8002064:	077b      	lsls	r3, r7, #29
 8002066:	4303      	orrs	r3, r0
 8002068:	08fa      	lsrs	r2, r7, #3
 800206a:	e640      	b.n	8001cee <__aeabi_dsub+0x32e>
 800206c:	464c      	mov	r4, r9
 800206e:	3920      	subs	r1, #32
 8002070:	40cc      	lsrs	r4, r1
 8002072:	4661      	mov	r1, ip
 8002074:	2920      	cmp	r1, #32
 8002076:	d006      	beq.n	8002086 <__aeabi_dsub+0x6c6>
 8002078:	4666      	mov	r6, ip
 800207a:	2140      	movs	r1, #64	; 0x40
 800207c:	1b89      	subs	r1, r1, r6
 800207e:	464e      	mov	r6, r9
 8002080:	408e      	lsls	r6, r1
 8002082:	4333      	orrs	r3, r6
 8002084:	4698      	mov	r8, r3
 8002086:	4643      	mov	r3, r8
 8002088:	1e59      	subs	r1, r3, #1
 800208a:	418b      	sbcs	r3, r1
 800208c:	431c      	orrs	r4, r3
 800208e:	e5d8      	b.n	8001c42 <__aeabi_dsub+0x282>
 8002090:	181c      	adds	r4, r3, r0
 8002092:	4284      	cmp	r4, r0
 8002094:	4180      	sbcs	r0, r0
 8002096:	444f      	add	r7, r9
 8002098:	46ba      	mov	sl, r7
 800209a:	4240      	negs	r0, r0
 800209c:	4482      	add	sl, r0
 800209e:	e6d9      	b.n	8001e54 <__aeabi_dsub+0x494>
 80020a0:	4653      	mov	r3, sl
 80020a2:	4323      	orrs	r3, r4
 80020a4:	d100      	bne.n	80020a8 <__aeabi_dsub+0x6e8>
 80020a6:	e6cb      	b.n	8001e40 <__aeabi_dsub+0x480>
 80020a8:	e614      	b.n	8001cd4 <__aeabi_dsub+0x314>
 80020aa:	46c0      	nop			; (mov r8, r8)
 80020ac:	000007ff 	.word	0x000007ff
 80020b0:	ff7fffff 	.word	0xff7fffff
 80020b4:	000007fe 	.word	0x000007fe
 80020b8:	2300      	movs	r3, #0
 80020ba:	4a01      	ldr	r2, [pc, #4]	; (80020c0 <__aeabi_dsub+0x700>)
 80020bc:	001c      	movs	r4, r3
 80020be:	e529      	b.n	8001b14 <__aeabi_dsub+0x154>
 80020c0:	000007ff 	.word	0x000007ff

080020c4 <__aeabi_dcmpun>:
 80020c4:	b570      	push	{r4, r5, r6, lr}
 80020c6:	0005      	movs	r5, r0
 80020c8:	480c      	ldr	r0, [pc, #48]	; (80020fc <__aeabi_dcmpun+0x38>)
 80020ca:	031c      	lsls	r4, r3, #12
 80020cc:	0016      	movs	r6, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	030a      	lsls	r2, r1, #12
 80020d2:	0049      	lsls	r1, r1, #1
 80020d4:	0b12      	lsrs	r2, r2, #12
 80020d6:	0d49      	lsrs	r1, r1, #21
 80020d8:	0b24      	lsrs	r4, r4, #12
 80020da:	0d5b      	lsrs	r3, r3, #21
 80020dc:	4281      	cmp	r1, r0
 80020de:	d008      	beq.n	80020f2 <__aeabi_dcmpun+0x2e>
 80020e0:	4a06      	ldr	r2, [pc, #24]	; (80020fc <__aeabi_dcmpun+0x38>)
 80020e2:	2000      	movs	r0, #0
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d103      	bne.n	80020f0 <__aeabi_dcmpun+0x2c>
 80020e8:	0020      	movs	r0, r4
 80020ea:	4330      	orrs	r0, r6
 80020ec:	1e43      	subs	r3, r0, #1
 80020ee:	4198      	sbcs	r0, r3
 80020f0:	bd70      	pop	{r4, r5, r6, pc}
 80020f2:	2001      	movs	r0, #1
 80020f4:	432a      	orrs	r2, r5
 80020f6:	d1fb      	bne.n	80020f0 <__aeabi_dcmpun+0x2c>
 80020f8:	e7f2      	b.n	80020e0 <__aeabi_dcmpun+0x1c>
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	000007ff 	.word	0x000007ff

08002100 <__aeabi_d2iz>:
 8002100:	000a      	movs	r2, r1
 8002102:	b530      	push	{r4, r5, lr}
 8002104:	4c13      	ldr	r4, [pc, #76]	; (8002154 <__aeabi_d2iz+0x54>)
 8002106:	0053      	lsls	r3, r2, #1
 8002108:	0309      	lsls	r1, r1, #12
 800210a:	0005      	movs	r5, r0
 800210c:	0b09      	lsrs	r1, r1, #12
 800210e:	2000      	movs	r0, #0
 8002110:	0d5b      	lsrs	r3, r3, #21
 8002112:	0fd2      	lsrs	r2, r2, #31
 8002114:	42a3      	cmp	r3, r4
 8002116:	dd04      	ble.n	8002122 <__aeabi_d2iz+0x22>
 8002118:	480f      	ldr	r0, [pc, #60]	; (8002158 <__aeabi_d2iz+0x58>)
 800211a:	4283      	cmp	r3, r0
 800211c:	dd02      	ble.n	8002124 <__aeabi_d2iz+0x24>
 800211e:	4b0f      	ldr	r3, [pc, #60]	; (800215c <__aeabi_d2iz+0x5c>)
 8002120:	18d0      	adds	r0, r2, r3
 8002122:	bd30      	pop	{r4, r5, pc}
 8002124:	2080      	movs	r0, #128	; 0x80
 8002126:	0340      	lsls	r0, r0, #13
 8002128:	4301      	orrs	r1, r0
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <__aeabi_d2iz+0x60>)
 800212c:	1ac0      	subs	r0, r0, r3
 800212e:	281f      	cmp	r0, #31
 8002130:	dd08      	ble.n	8002144 <__aeabi_d2iz+0x44>
 8002132:	480c      	ldr	r0, [pc, #48]	; (8002164 <__aeabi_d2iz+0x64>)
 8002134:	1ac3      	subs	r3, r0, r3
 8002136:	40d9      	lsrs	r1, r3
 8002138:	000b      	movs	r3, r1
 800213a:	4258      	negs	r0, r3
 800213c:	2a00      	cmp	r2, #0
 800213e:	d1f0      	bne.n	8002122 <__aeabi_d2iz+0x22>
 8002140:	0018      	movs	r0, r3
 8002142:	e7ee      	b.n	8002122 <__aeabi_d2iz+0x22>
 8002144:	4c08      	ldr	r4, [pc, #32]	; (8002168 <__aeabi_d2iz+0x68>)
 8002146:	40c5      	lsrs	r5, r0
 8002148:	46a4      	mov	ip, r4
 800214a:	4463      	add	r3, ip
 800214c:	4099      	lsls	r1, r3
 800214e:	000b      	movs	r3, r1
 8002150:	432b      	orrs	r3, r5
 8002152:	e7f2      	b.n	800213a <__aeabi_d2iz+0x3a>
 8002154:	000003fe 	.word	0x000003fe
 8002158:	0000041d 	.word	0x0000041d
 800215c:	7fffffff 	.word	0x7fffffff
 8002160:	00000433 	.word	0x00000433
 8002164:	00000413 	.word	0x00000413
 8002168:	fffffbed 	.word	0xfffffbed

0800216c <__aeabi_i2d>:
 800216c:	b570      	push	{r4, r5, r6, lr}
 800216e:	2800      	cmp	r0, #0
 8002170:	d016      	beq.n	80021a0 <__aeabi_i2d+0x34>
 8002172:	17c3      	asrs	r3, r0, #31
 8002174:	18c5      	adds	r5, r0, r3
 8002176:	405d      	eors	r5, r3
 8002178:	0fc4      	lsrs	r4, r0, #31
 800217a:	0028      	movs	r0, r5
 800217c:	f000 f91a 	bl	80023b4 <__clzsi2>
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <__aeabi_i2d+0x5c>)
 8002182:	1a1b      	subs	r3, r3, r0
 8002184:	280a      	cmp	r0, #10
 8002186:	dc16      	bgt.n	80021b6 <__aeabi_i2d+0x4a>
 8002188:	0002      	movs	r2, r0
 800218a:	002e      	movs	r6, r5
 800218c:	3215      	adds	r2, #21
 800218e:	4096      	lsls	r6, r2
 8002190:	220b      	movs	r2, #11
 8002192:	1a12      	subs	r2, r2, r0
 8002194:	40d5      	lsrs	r5, r2
 8002196:	055b      	lsls	r3, r3, #21
 8002198:	032d      	lsls	r5, r5, #12
 800219a:	0b2d      	lsrs	r5, r5, #12
 800219c:	0d5b      	lsrs	r3, r3, #21
 800219e:	e003      	b.n	80021a8 <__aeabi_i2d+0x3c>
 80021a0:	2400      	movs	r4, #0
 80021a2:	2300      	movs	r3, #0
 80021a4:	2500      	movs	r5, #0
 80021a6:	2600      	movs	r6, #0
 80021a8:	051b      	lsls	r3, r3, #20
 80021aa:	432b      	orrs	r3, r5
 80021ac:	07e4      	lsls	r4, r4, #31
 80021ae:	4323      	orrs	r3, r4
 80021b0:	0030      	movs	r0, r6
 80021b2:	0019      	movs	r1, r3
 80021b4:	bd70      	pop	{r4, r5, r6, pc}
 80021b6:	380b      	subs	r0, #11
 80021b8:	4085      	lsls	r5, r0
 80021ba:	055b      	lsls	r3, r3, #21
 80021bc:	032d      	lsls	r5, r5, #12
 80021be:	2600      	movs	r6, #0
 80021c0:	0b2d      	lsrs	r5, r5, #12
 80021c2:	0d5b      	lsrs	r3, r3, #21
 80021c4:	e7f0      	b.n	80021a8 <__aeabi_i2d+0x3c>
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	0000041e 	.word	0x0000041e

080021cc <__aeabi_ui2d>:
 80021cc:	b510      	push	{r4, lr}
 80021ce:	1e04      	subs	r4, r0, #0
 80021d0:	d010      	beq.n	80021f4 <__aeabi_ui2d+0x28>
 80021d2:	f000 f8ef 	bl	80023b4 <__clzsi2>
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <__aeabi_ui2d+0x48>)
 80021d8:	1a1b      	subs	r3, r3, r0
 80021da:	280a      	cmp	r0, #10
 80021dc:	dc11      	bgt.n	8002202 <__aeabi_ui2d+0x36>
 80021de:	220b      	movs	r2, #11
 80021e0:	0021      	movs	r1, r4
 80021e2:	1a12      	subs	r2, r2, r0
 80021e4:	40d1      	lsrs	r1, r2
 80021e6:	3015      	adds	r0, #21
 80021e8:	030a      	lsls	r2, r1, #12
 80021ea:	055b      	lsls	r3, r3, #21
 80021ec:	4084      	lsls	r4, r0
 80021ee:	0b12      	lsrs	r2, r2, #12
 80021f0:	0d5b      	lsrs	r3, r3, #21
 80021f2:	e001      	b.n	80021f8 <__aeabi_ui2d+0x2c>
 80021f4:	2300      	movs	r3, #0
 80021f6:	2200      	movs	r2, #0
 80021f8:	051b      	lsls	r3, r3, #20
 80021fa:	4313      	orrs	r3, r2
 80021fc:	0020      	movs	r0, r4
 80021fe:	0019      	movs	r1, r3
 8002200:	bd10      	pop	{r4, pc}
 8002202:	0022      	movs	r2, r4
 8002204:	380b      	subs	r0, #11
 8002206:	4082      	lsls	r2, r0
 8002208:	055b      	lsls	r3, r3, #21
 800220a:	0312      	lsls	r2, r2, #12
 800220c:	2400      	movs	r4, #0
 800220e:	0b12      	lsrs	r2, r2, #12
 8002210:	0d5b      	lsrs	r3, r3, #21
 8002212:	e7f1      	b.n	80021f8 <__aeabi_ui2d+0x2c>
 8002214:	0000041e 	.word	0x0000041e

08002218 <__aeabi_f2d>:
 8002218:	b570      	push	{r4, r5, r6, lr}
 800221a:	0242      	lsls	r2, r0, #9
 800221c:	0043      	lsls	r3, r0, #1
 800221e:	0fc4      	lsrs	r4, r0, #31
 8002220:	20fe      	movs	r0, #254	; 0xfe
 8002222:	0e1b      	lsrs	r3, r3, #24
 8002224:	1c59      	adds	r1, r3, #1
 8002226:	0a55      	lsrs	r5, r2, #9
 8002228:	4208      	tst	r0, r1
 800222a:	d00c      	beq.n	8002246 <__aeabi_f2d+0x2e>
 800222c:	21e0      	movs	r1, #224	; 0xe0
 800222e:	0089      	lsls	r1, r1, #2
 8002230:	468c      	mov	ip, r1
 8002232:	076d      	lsls	r5, r5, #29
 8002234:	0b12      	lsrs	r2, r2, #12
 8002236:	4463      	add	r3, ip
 8002238:	051b      	lsls	r3, r3, #20
 800223a:	4313      	orrs	r3, r2
 800223c:	07e4      	lsls	r4, r4, #31
 800223e:	4323      	orrs	r3, r4
 8002240:	0028      	movs	r0, r5
 8002242:	0019      	movs	r1, r3
 8002244:	bd70      	pop	{r4, r5, r6, pc}
 8002246:	2b00      	cmp	r3, #0
 8002248:	d114      	bne.n	8002274 <__aeabi_f2d+0x5c>
 800224a:	2d00      	cmp	r5, #0
 800224c:	d01b      	beq.n	8002286 <__aeabi_f2d+0x6e>
 800224e:	0028      	movs	r0, r5
 8002250:	f000 f8b0 	bl	80023b4 <__clzsi2>
 8002254:	280a      	cmp	r0, #10
 8002256:	dc1c      	bgt.n	8002292 <__aeabi_f2d+0x7a>
 8002258:	230b      	movs	r3, #11
 800225a:	002a      	movs	r2, r5
 800225c:	1a1b      	subs	r3, r3, r0
 800225e:	40da      	lsrs	r2, r3
 8002260:	0003      	movs	r3, r0
 8002262:	3315      	adds	r3, #21
 8002264:	409d      	lsls	r5, r3
 8002266:	4b0e      	ldr	r3, [pc, #56]	; (80022a0 <__aeabi_f2d+0x88>)
 8002268:	0312      	lsls	r2, r2, #12
 800226a:	1a1b      	subs	r3, r3, r0
 800226c:	055b      	lsls	r3, r3, #21
 800226e:	0b12      	lsrs	r2, r2, #12
 8002270:	0d5b      	lsrs	r3, r3, #21
 8002272:	e7e1      	b.n	8002238 <__aeabi_f2d+0x20>
 8002274:	2d00      	cmp	r5, #0
 8002276:	d009      	beq.n	800228c <__aeabi_f2d+0x74>
 8002278:	0b13      	lsrs	r3, r2, #12
 800227a:	2280      	movs	r2, #128	; 0x80
 800227c:	0312      	lsls	r2, r2, #12
 800227e:	431a      	orrs	r2, r3
 8002280:	076d      	lsls	r5, r5, #29
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <__aeabi_f2d+0x8c>)
 8002284:	e7d8      	b.n	8002238 <__aeabi_f2d+0x20>
 8002286:	2300      	movs	r3, #0
 8002288:	2200      	movs	r2, #0
 800228a:	e7d5      	b.n	8002238 <__aeabi_f2d+0x20>
 800228c:	2200      	movs	r2, #0
 800228e:	4b05      	ldr	r3, [pc, #20]	; (80022a4 <__aeabi_f2d+0x8c>)
 8002290:	e7d2      	b.n	8002238 <__aeabi_f2d+0x20>
 8002292:	0003      	movs	r3, r0
 8002294:	002a      	movs	r2, r5
 8002296:	3b0b      	subs	r3, #11
 8002298:	409a      	lsls	r2, r3
 800229a:	2500      	movs	r5, #0
 800229c:	e7e3      	b.n	8002266 <__aeabi_f2d+0x4e>
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	00000389 	.word	0x00000389
 80022a4:	000007ff 	.word	0x000007ff

080022a8 <__aeabi_d2f>:
 80022a8:	0002      	movs	r2, r0
 80022aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ac:	004b      	lsls	r3, r1, #1
 80022ae:	030d      	lsls	r5, r1, #12
 80022b0:	0f40      	lsrs	r0, r0, #29
 80022b2:	0d5b      	lsrs	r3, r3, #21
 80022b4:	0fcc      	lsrs	r4, r1, #31
 80022b6:	0a6d      	lsrs	r5, r5, #9
 80022b8:	493a      	ldr	r1, [pc, #232]	; (80023a4 <__aeabi_d2f+0xfc>)
 80022ba:	4305      	orrs	r5, r0
 80022bc:	1c58      	adds	r0, r3, #1
 80022be:	00d7      	lsls	r7, r2, #3
 80022c0:	4208      	tst	r0, r1
 80022c2:	d00a      	beq.n	80022da <__aeabi_d2f+0x32>
 80022c4:	4938      	ldr	r1, [pc, #224]	; (80023a8 <__aeabi_d2f+0x100>)
 80022c6:	1859      	adds	r1, r3, r1
 80022c8:	29fe      	cmp	r1, #254	; 0xfe
 80022ca:	dd16      	ble.n	80022fa <__aeabi_d2f+0x52>
 80022cc:	20ff      	movs	r0, #255	; 0xff
 80022ce:	2200      	movs	r2, #0
 80022d0:	05c0      	lsls	r0, r0, #23
 80022d2:	4310      	orrs	r0, r2
 80022d4:	07e4      	lsls	r4, r4, #31
 80022d6:	4320      	orrs	r0, r4
 80022d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d106      	bne.n	80022ec <__aeabi_d2f+0x44>
 80022de:	433d      	orrs	r5, r7
 80022e0:	d026      	beq.n	8002330 <__aeabi_d2f+0x88>
 80022e2:	2205      	movs	r2, #5
 80022e4:	0192      	lsls	r2, r2, #6
 80022e6:	0a52      	lsrs	r2, r2, #9
 80022e8:	b2d8      	uxtb	r0, r3
 80022ea:	e7f1      	b.n	80022d0 <__aeabi_d2f+0x28>
 80022ec:	432f      	orrs	r7, r5
 80022ee:	d0ed      	beq.n	80022cc <__aeabi_d2f+0x24>
 80022f0:	2280      	movs	r2, #128	; 0x80
 80022f2:	03d2      	lsls	r2, r2, #15
 80022f4:	20ff      	movs	r0, #255	; 0xff
 80022f6:	432a      	orrs	r2, r5
 80022f8:	e7ea      	b.n	80022d0 <__aeabi_d2f+0x28>
 80022fa:	2900      	cmp	r1, #0
 80022fc:	dd1b      	ble.n	8002336 <__aeabi_d2f+0x8e>
 80022fe:	0192      	lsls	r2, r2, #6
 8002300:	1e50      	subs	r0, r2, #1
 8002302:	4182      	sbcs	r2, r0
 8002304:	00ed      	lsls	r5, r5, #3
 8002306:	0f7f      	lsrs	r7, r7, #29
 8002308:	432a      	orrs	r2, r5
 800230a:	433a      	orrs	r2, r7
 800230c:	0753      	lsls	r3, r2, #29
 800230e:	d047      	beq.n	80023a0 <__aeabi_d2f+0xf8>
 8002310:	230f      	movs	r3, #15
 8002312:	4013      	ands	r3, r2
 8002314:	2b04      	cmp	r3, #4
 8002316:	d000      	beq.n	800231a <__aeabi_d2f+0x72>
 8002318:	3204      	adds	r2, #4
 800231a:	2380      	movs	r3, #128	; 0x80
 800231c:	04db      	lsls	r3, r3, #19
 800231e:	4013      	ands	r3, r2
 8002320:	d03e      	beq.n	80023a0 <__aeabi_d2f+0xf8>
 8002322:	1c48      	adds	r0, r1, #1
 8002324:	29fe      	cmp	r1, #254	; 0xfe
 8002326:	d0d1      	beq.n	80022cc <__aeabi_d2f+0x24>
 8002328:	0192      	lsls	r2, r2, #6
 800232a:	0a52      	lsrs	r2, r2, #9
 800232c:	b2c0      	uxtb	r0, r0
 800232e:	e7cf      	b.n	80022d0 <__aeabi_d2f+0x28>
 8002330:	2000      	movs	r0, #0
 8002332:	2200      	movs	r2, #0
 8002334:	e7cc      	b.n	80022d0 <__aeabi_d2f+0x28>
 8002336:	000a      	movs	r2, r1
 8002338:	3217      	adds	r2, #23
 800233a:	db2f      	blt.n	800239c <__aeabi_d2f+0xf4>
 800233c:	2680      	movs	r6, #128	; 0x80
 800233e:	0436      	lsls	r6, r6, #16
 8002340:	432e      	orrs	r6, r5
 8002342:	251e      	movs	r5, #30
 8002344:	1a6d      	subs	r5, r5, r1
 8002346:	2d1f      	cmp	r5, #31
 8002348:	dd11      	ble.n	800236e <__aeabi_d2f+0xc6>
 800234a:	2202      	movs	r2, #2
 800234c:	4252      	negs	r2, r2
 800234e:	1a52      	subs	r2, r2, r1
 8002350:	0031      	movs	r1, r6
 8002352:	40d1      	lsrs	r1, r2
 8002354:	2d20      	cmp	r5, #32
 8002356:	d004      	beq.n	8002362 <__aeabi_d2f+0xba>
 8002358:	4a14      	ldr	r2, [pc, #80]	; (80023ac <__aeabi_d2f+0x104>)
 800235a:	4694      	mov	ip, r2
 800235c:	4463      	add	r3, ip
 800235e:	409e      	lsls	r6, r3
 8002360:	4337      	orrs	r7, r6
 8002362:	003a      	movs	r2, r7
 8002364:	1e53      	subs	r3, r2, #1
 8002366:	419a      	sbcs	r2, r3
 8002368:	430a      	orrs	r2, r1
 800236a:	2100      	movs	r1, #0
 800236c:	e7ce      	b.n	800230c <__aeabi_d2f+0x64>
 800236e:	4a10      	ldr	r2, [pc, #64]	; (80023b0 <__aeabi_d2f+0x108>)
 8002370:	0038      	movs	r0, r7
 8002372:	4694      	mov	ip, r2
 8002374:	4463      	add	r3, ip
 8002376:	4098      	lsls	r0, r3
 8002378:	003a      	movs	r2, r7
 800237a:	1e41      	subs	r1, r0, #1
 800237c:	4188      	sbcs	r0, r1
 800237e:	409e      	lsls	r6, r3
 8002380:	40ea      	lsrs	r2, r5
 8002382:	4330      	orrs	r0, r6
 8002384:	4302      	orrs	r2, r0
 8002386:	2100      	movs	r1, #0
 8002388:	0753      	lsls	r3, r2, #29
 800238a:	d1c1      	bne.n	8002310 <__aeabi_d2f+0x68>
 800238c:	2180      	movs	r1, #128	; 0x80
 800238e:	0013      	movs	r3, r2
 8002390:	04c9      	lsls	r1, r1, #19
 8002392:	2001      	movs	r0, #1
 8002394:	400b      	ands	r3, r1
 8002396:	420a      	tst	r2, r1
 8002398:	d1c6      	bne.n	8002328 <__aeabi_d2f+0x80>
 800239a:	e7a3      	b.n	80022e4 <__aeabi_d2f+0x3c>
 800239c:	2300      	movs	r3, #0
 800239e:	e7a0      	b.n	80022e2 <__aeabi_d2f+0x3a>
 80023a0:	000b      	movs	r3, r1
 80023a2:	e79f      	b.n	80022e4 <__aeabi_d2f+0x3c>
 80023a4:	000007fe 	.word	0x000007fe
 80023a8:	fffffc80 	.word	0xfffffc80
 80023ac:	fffffca2 	.word	0xfffffca2
 80023b0:	fffffc82 	.word	0xfffffc82

080023b4 <__clzsi2>:
 80023b4:	211c      	movs	r1, #28
 80023b6:	2301      	movs	r3, #1
 80023b8:	041b      	lsls	r3, r3, #16
 80023ba:	4298      	cmp	r0, r3
 80023bc:	d301      	bcc.n	80023c2 <__clzsi2+0xe>
 80023be:	0c00      	lsrs	r0, r0, #16
 80023c0:	3910      	subs	r1, #16
 80023c2:	0a1b      	lsrs	r3, r3, #8
 80023c4:	4298      	cmp	r0, r3
 80023c6:	d301      	bcc.n	80023cc <__clzsi2+0x18>
 80023c8:	0a00      	lsrs	r0, r0, #8
 80023ca:	3908      	subs	r1, #8
 80023cc:	091b      	lsrs	r3, r3, #4
 80023ce:	4298      	cmp	r0, r3
 80023d0:	d301      	bcc.n	80023d6 <__clzsi2+0x22>
 80023d2:	0900      	lsrs	r0, r0, #4
 80023d4:	3904      	subs	r1, #4
 80023d6:	a202      	add	r2, pc, #8	; (adr r2, 80023e0 <__clzsi2+0x2c>)
 80023d8:	5c10      	ldrb	r0, [r2, r0]
 80023da:	1840      	adds	r0, r0, r1
 80023dc:	4770      	bx	lr
 80023de:	46c0      	nop			; (mov r8, r8)
 80023e0:	02020304 	.word	0x02020304
 80023e4:	01010101 	.word	0x01010101
	...

080023f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f6:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <HAL_MspInit+0x44>)
 80023f8:	699a      	ldr	r2, [r3, #24]
 80023fa:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <HAL_MspInit+0x44>)
 80023fc:	2101      	movs	r1, #1
 80023fe:	430a      	orrs	r2, r1
 8002400:	619a      	str	r2, [r3, #24]
 8002402:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <HAL_MspInit+0x44>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	2201      	movs	r2, #1
 8002408:	4013      	ands	r3, r2
 800240a:	607b      	str	r3, [r7, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	4b09      	ldr	r3, [pc, #36]	; (8002434 <HAL_MspInit+0x44>)
 8002410:	69da      	ldr	r2, [r3, #28]
 8002412:	4b08      	ldr	r3, [pc, #32]	; (8002434 <HAL_MspInit+0x44>)
 8002414:	2180      	movs	r1, #128	; 0x80
 8002416:	0549      	lsls	r1, r1, #21
 8002418:	430a      	orrs	r2, r1
 800241a:	61da      	str	r2, [r3, #28]
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_MspInit+0x44>)
 800241e:	69da      	ldr	r2, [r3, #28]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	055b      	lsls	r3, r3, #21
 8002424:	4013      	ands	r3, r2
 8002426:	603b      	str	r3, [r7, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800242a:	46c0      	nop			; (mov r8, r8)
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}
 8002432:	46c0      	nop			; (mov r8, r8)
 8002434:	40021000 	.word	0x40021000

08002438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800243c:	e7fe      	b.n	800243c <NMI_Handler+0x4>

0800243e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800243e:	b580      	push	{r7, lr}
 8002440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002442:	e7fe      	b.n	8002442 <HardFault_Handler+0x4>

08002444 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002448:	46c0      	nop			; (mov r8, r8)
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800245c:	f000 ff8c 	bl	8003378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002460:	46c0      	nop			; (mov r8, r8)
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002466:	b580      	push	{r7, lr}
 8002468:	af00      	add	r7, sp, #0
  return 1;
 800246a:	2301      	movs	r3, #1
}
 800246c:	0018      	movs	r0, r3
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <_kill>:

int _kill(int pid, int sig)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b082      	sub	sp, #8
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800247c:	f004 fcf8 	bl	8006e70 <__errno>
 8002480:	0003      	movs	r3, r0
 8002482:	2216      	movs	r2, #22
 8002484:	601a      	str	r2, [r3, #0]
  return -1;
 8002486:	2301      	movs	r3, #1
 8002488:	425b      	negs	r3, r3
}
 800248a:	0018      	movs	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	b002      	add	sp, #8
 8002490:	bd80      	pop	{r7, pc}

08002492 <_exit>:

void _exit (int status)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800249a:	2301      	movs	r3, #1
 800249c:	425a      	negs	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	0011      	movs	r1, r2
 80024a2:	0018      	movs	r0, r3
 80024a4:	f7ff ffe5 	bl	8002472 <_kill>
  while (1) {}    /* Make sure we hang here */
 80024a8:	e7fe      	b.n	80024a8 <_exit+0x16>

080024aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b086      	sub	sp, #24
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b6:	2300      	movs	r3, #0
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	e00a      	b.n	80024d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80024bc:	e000      	b.n	80024c0 <_read+0x16>
 80024be:	bf00      	nop
 80024c0:	0001      	movs	r1, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	60ba      	str	r2, [r7, #8]
 80024c8:	b2ca      	uxtb	r2, r1
 80024ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	3301      	adds	r3, #1
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	429a      	cmp	r2, r3
 80024d8:	dbf0      	blt.n	80024bc <_read+0x12>
  }

  return len;
 80024da:	687b      	ldr	r3, [r7, #4]
}
 80024dc:	0018      	movs	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	b006      	add	sp, #24
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b086      	sub	sp, #24
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	e009      	b.n	800250a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	1c5a      	adds	r2, r3, #1
 80024fa:	60ba      	str	r2, [r7, #8]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	0018      	movs	r0, r3
 8002500:	e000      	b.n	8002504 <_write+0x20>
 8002502:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	3301      	adds	r3, #1
 8002508:	617b      	str	r3, [r7, #20]
 800250a:	697a      	ldr	r2, [r7, #20]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	429a      	cmp	r2, r3
 8002510:	dbf1      	blt.n	80024f6 <_write+0x12>
  }
  return len;
 8002512:	687b      	ldr	r3, [r7, #4]
}
 8002514:	0018      	movs	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	b006      	add	sp, #24
 800251a:	bd80      	pop	{r7, pc}

0800251c <_close>:

int _close(int file)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002524:	2301      	movs	r3, #1
 8002526:	425b      	negs	r3, r3
}
 8002528:	0018      	movs	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	b002      	add	sp, #8
 800252e:	bd80      	pop	{r7, pc}

08002530 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	2280      	movs	r2, #128	; 0x80
 800253e:	0192      	lsls	r2, r2, #6
 8002540:	605a      	str	r2, [r3, #4]
  return 0;
 8002542:	2300      	movs	r3, #0
}
 8002544:	0018      	movs	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	b002      	add	sp, #8
 800254a:	bd80      	pop	{r7, pc}

0800254c <_isatty>:

int _isatty(int file)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002554:	2301      	movs	r3, #1
}
 8002556:	0018      	movs	r0, r3
 8002558:	46bd      	mov	sp, r7
 800255a:	b002      	add	sp, #8
 800255c:	bd80      	pop	{r7, pc}

0800255e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800256a:	2300      	movs	r3, #0
}
 800256c:	0018      	movs	r0, r3
 800256e:	46bd      	mov	sp, r7
 8002570:	b004      	add	sp, #16
 8002572:	bd80      	pop	{r7, pc}

08002574 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800257c:	4a14      	ldr	r2, [pc, #80]	; (80025d0 <_sbrk+0x5c>)
 800257e:	4b15      	ldr	r3, [pc, #84]	; (80025d4 <_sbrk+0x60>)
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002588:	4b13      	ldr	r3, [pc, #76]	; (80025d8 <_sbrk+0x64>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d102      	bne.n	8002596 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002590:	4b11      	ldr	r3, [pc, #68]	; (80025d8 <_sbrk+0x64>)
 8002592:	4a12      	ldr	r2, [pc, #72]	; (80025dc <_sbrk+0x68>)
 8002594:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002596:	4b10      	ldr	r3, [pc, #64]	; (80025d8 <_sbrk+0x64>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	18d3      	adds	r3, r2, r3
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d207      	bcs.n	80025b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025a4:	f004 fc64 	bl	8006e70 <__errno>
 80025a8:	0003      	movs	r3, r0
 80025aa:	220c      	movs	r2, #12
 80025ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025ae:	2301      	movs	r3, #1
 80025b0:	425b      	negs	r3, r3
 80025b2:	e009      	b.n	80025c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025b4:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <_sbrk+0x64>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025ba:	4b07      	ldr	r3, [pc, #28]	; (80025d8 <_sbrk+0x64>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	18d2      	adds	r2, r2, r3
 80025c2:	4b05      	ldr	r3, [pc, #20]	; (80025d8 <_sbrk+0x64>)
 80025c4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80025c6:	68fb      	ldr	r3, [r7, #12]
}
 80025c8:	0018      	movs	r0, r3
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b006      	add	sp, #24
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20002000 	.word	0x20002000
 80025d4:	00000400 	.word	0x00000400
 80025d8:	20000208 	.word	0x20000208
 80025dc:	200004d8 	.word	0x200004d8

080025e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80025e4:	46c0      	nop			; (mov r8, r8)
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80025ec:	480d      	ldr	r0, [pc, #52]	; (8002624 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80025ee:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80025f0:	f7ff fff6 	bl	80025e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025f4:	480c      	ldr	r0, [pc, #48]	; (8002628 <LoopForever+0x6>)
  ldr r1, =_edata
 80025f6:	490d      	ldr	r1, [pc, #52]	; (800262c <LoopForever+0xa>)
  ldr r2, =_sidata
 80025f8:	4a0d      	ldr	r2, [pc, #52]	; (8002630 <LoopForever+0xe>)
  movs r3, #0
 80025fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025fc:	e002      	b.n	8002604 <LoopCopyDataInit>

080025fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002602:	3304      	adds	r3, #4

08002604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002608:	d3f9      	bcc.n	80025fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800260a:	4a0a      	ldr	r2, [pc, #40]	; (8002634 <LoopForever+0x12>)
  ldr r4, =_ebss
 800260c:	4c0a      	ldr	r4, [pc, #40]	; (8002638 <LoopForever+0x16>)
  movs r3, #0
 800260e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002610:	e001      	b.n	8002616 <LoopFillZerobss>

08002612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002614:	3204      	adds	r2, #4

08002616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002618:	d3fb      	bcc.n	8002612 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800261a:	f004 fc2f 	bl	8006e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800261e:	f000 fc07 	bl	8002e30 <main>

08002622 <LoopForever>:

LoopForever:
    b LoopForever
 8002622:	e7fe      	b.n	8002622 <LoopForever>
  ldr   r0, =_estack
 8002624:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002628:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800262c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002630:	0800c5cc 	.word	0x0800c5cc
  ldr r2, =_sbss
 8002634:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002638:	200004d4 	.word	0x200004d4

0800263c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800263c:	e7fe      	b.n	800263c <ADC1_IRQHandler>
	...

08002640 <DFR0928_Select>:
    DFR0928_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    DFR0928_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void DFR0928_Select() {
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002644:	4b04      	ldr	r3, [pc, #16]	; (8002658 <DFR0928_Select+0x18>)
 8002646:	2200      	movs	r2, #0
 8002648:	2180      	movs	r1, #128	; 0x80
 800264a:	0018      	movs	r0, r3
 800264c:	f001 f8f8 	bl	8003840 <HAL_GPIO_WritePin>
}
 8002650:	46c0      	nop			; (mov r8, r8)
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	46c0      	nop			; (mov r8, r8)
 8002658:	48000800 	.word	0x48000800

0800265c <DFR0928_Unselect>:

void DFR0928_Unselect() {
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8002660:	4b04      	ldr	r3, [pc, #16]	; (8002674 <DFR0928_Unselect+0x18>)
 8002662:	2201      	movs	r2, #1
 8002664:	2180      	movs	r1, #128	; 0x80
 8002666:	0018      	movs	r0, r3
 8002668:	f001 f8ea 	bl	8003840 <HAL_GPIO_WritePin>
}
 800266c:	46c0      	nop			; (mov r8, r8)
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	46c0      	nop			; (mov r8, r8)
 8002674:	48000800 	.word	0x48000800

08002678 <DFR0928_Reset>:

static void DFR0928_Reset() {
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RT_GPIO_Port, RT_Pin, GPIO_PIN_RESET);
 800267c:	2380      	movs	r3, #128	; 0x80
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4808      	ldr	r0, [pc, #32]	; (80026a4 <DFR0928_Reset+0x2c>)
 8002682:	2200      	movs	r2, #0
 8002684:	0019      	movs	r1, r3
 8002686:	f001 f8db 	bl	8003840 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800268a:	2005      	movs	r0, #5
 800268c:	f000 fe90 	bl	80033b0 <HAL_Delay>
    HAL_GPIO_WritePin(RT_GPIO_Port, RT_Pin, GPIO_PIN_SET);
 8002690:	2380      	movs	r3, #128	; 0x80
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4803      	ldr	r0, [pc, #12]	; (80026a4 <DFR0928_Reset+0x2c>)
 8002696:	2201      	movs	r2, #1
 8002698:	0019      	movs	r1, r3
 800269a:	f001 f8d1 	bl	8003840 <HAL_GPIO_WritePin>
}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	48000400 	.word	0x48000400

080026a8 <DFR0928_WriteCommand>:

static void DFR0928_WriteCommand(uint8_t cmd) {
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	0002      	movs	r2, r0
 80026b0:	1dfb      	adds	r3, r7, #7
 80026b2:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 80026b4:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <DFR0928_WriteCommand+0x30>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	2140      	movs	r1, #64	; 0x40
 80026ba:	0018      	movs	r0, r3
 80026bc:	f001 f8c0 	bl	8003840 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&DFR0928_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80026c0:	2301      	movs	r3, #1
 80026c2:	425b      	negs	r3, r3
 80026c4:	1df9      	adds	r1, r7, #7
 80026c6:	4805      	ldr	r0, [pc, #20]	; (80026dc <DFR0928_WriteCommand+0x34>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	f001 febb 	bl	8004444 <HAL_SPI_Transmit>
}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b002      	add	sp, #8
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	48000400 	.word	0x48000400
 80026dc:	20000210 	.word	0x20000210

080026e0 <DFR0928_WriteData>:

static void DFR0928_WriteData(uint8_t* buff, size_t buff_size) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <DFR0928_WriteData+0x30>)
 80026ec:	2201      	movs	r2, #1
 80026ee:	2140      	movs	r1, #64	; 0x40
 80026f0:	0018      	movs	r0, r3
 80026f2:	f001 f8a5 	bl	8003840 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&DFR0928_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	b29a      	uxth	r2, r3
 80026fa:	2301      	movs	r3, #1
 80026fc:	425b      	negs	r3, r3
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	4804      	ldr	r0, [pc, #16]	; (8002714 <DFR0928_WriteData+0x34>)
 8002702:	f001 fe9f 	bl	8004444 <HAL_SPI_Transmit>
}
 8002706:	46c0      	nop			; (mov r8, r8)
 8002708:	46bd      	mov	sp, r7
 800270a:	b002      	add	sp, #8
 800270c:	bd80      	pop	{r7, pc}
 800270e:	46c0      	nop			; (mov r8, r8)
 8002710:	48000400 	.word	0x48000400
 8002714:	20000210 	.word	0x20000210

08002718 <DFR0928_ExecuteCommandList>:

static void DFR0928_ExecuteCommandList(const uint8_t *addr) {
 8002718:	b590      	push	{r4, r7, lr}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	607a      	str	r2, [r7, #4]
 8002726:	220f      	movs	r2, #15
 8002728:	18ba      	adds	r2, r7, r2
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800272e:	e04a      	b.n	80027c6 <DFR0928_ExecuteCommandList+0xae>
        uint8_t cmd = *addr++;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	607a      	str	r2, [r7, #4]
 8002736:	210b      	movs	r1, #11
 8002738:	187a      	adds	r2, r7, r1
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	7013      	strb	r3, [r2, #0]
        DFR0928_WriteCommand(cmd);
 800273e:	187b      	adds	r3, r7, r1
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	0018      	movs	r0, r3
 8002744:	f7ff ffb0 	bl	80026a8 <DFR0928_WriteCommand>

        numArgs = *addr++;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	1c5a      	adds	r2, r3, #1
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	200a      	movs	r0, #10
 8002750:	183a      	adds	r2, r7, r0
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8002756:	183b      	adds	r3, r7, r0
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	b29a      	uxth	r2, r3
 800275c:	230c      	movs	r3, #12
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	2180      	movs	r1, #128	; 0x80
 8002762:	400a      	ands	r2, r1
 8002764:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8002766:	183b      	adds	r3, r7, r0
 8002768:	183a      	adds	r2, r7, r0
 800276a:	7812      	ldrb	r2, [r2, #0]
 800276c:	217f      	movs	r1, #127	; 0x7f
 800276e:	400a      	ands	r2, r1
 8002770:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8002772:	183b      	adds	r3, r7, r0
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d00c      	beq.n	8002794 <DFR0928_ExecuteCommandList+0x7c>
            DFR0928_WriteData((uint8_t*)addr, numArgs);
 800277a:	0004      	movs	r4, r0
 800277c:	183b      	adds	r3, r7, r0
 800277e:	781a      	ldrb	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	0011      	movs	r1, r2
 8002784:	0018      	movs	r0, r3
 8002786:	f7ff ffab 	bl	80026e0 <DFR0928_WriteData>
            addr += numArgs;
 800278a:	193b      	adds	r3, r7, r4
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	18d3      	adds	r3, r2, r3
 8002792:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8002794:	210c      	movs	r1, #12
 8002796:	187b      	adds	r3, r7, r1
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d013      	beq.n	80027c6 <DFR0928_ExecuteCommandList+0xae>
            ms = *addr++;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	1c5a      	adds	r2, r3, #1
 80027a2:	607a      	str	r2, [r7, #4]
 80027a4:	781a      	ldrb	r2, [r3, #0]
 80027a6:	187b      	adds	r3, r7, r1
 80027a8:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 80027aa:	187b      	adds	r3, r7, r1
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	2bff      	cmp	r3, #255	; 0xff
 80027b0:	d103      	bne.n	80027ba <DFR0928_ExecuteCommandList+0xa2>
 80027b2:	187b      	adds	r3, r7, r1
 80027b4:	22fa      	movs	r2, #250	; 0xfa
 80027b6:	0052      	lsls	r2, r2, #1
 80027b8:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 80027ba:	230c      	movs	r3, #12
 80027bc:	18fb      	adds	r3, r7, r3
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	0018      	movs	r0, r3
 80027c2:	f000 fdf5 	bl	80033b0 <HAL_Delay>
    while(numCommands--) {
 80027c6:	220f      	movs	r2, #15
 80027c8:	18bb      	adds	r3, r7, r2
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	18ba      	adds	r2, r7, r2
 80027ce:	1e59      	subs	r1, r3, #1
 80027d0:	7011      	strb	r1, [r2, #0]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1ac      	bne.n	8002730 <DFR0928_ExecuteCommandList+0x18>
        }
    }
}
 80027d6:	46c0      	nop			; (mov r8, r8)
 80027d8:	46c0      	nop			; (mov r8, r8)
 80027da:	46bd      	mov	sp, r7
 80027dc:	b005      	add	sp, #20
 80027de:	bd90      	pop	{r4, r7, pc}

080027e0 <DFR0928_SetAddressWindow>:

static void DFR0928_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	0005      	movs	r5, r0
 80027e8:	000c      	movs	r4, r1
 80027ea:	0010      	movs	r0, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	1dfb      	adds	r3, r7, #7
 80027f0:	1c2a      	adds	r2, r5, #0
 80027f2:	701a      	strb	r2, [r3, #0]
 80027f4:	1dbb      	adds	r3, r7, #6
 80027f6:	1c22      	adds	r2, r4, #0
 80027f8:	701a      	strb	r2, [r3, #0]
 80027fa:	1d7b      	adds	r3, r7, #5
 80027fc:	1c02      	adds	r2, r0, #0
 80027fe:	701a      	strb	r2, [r3, #0]
 8002800:	1d3b      	adds	r3, r7, #4
 8002802:	1c0a      	adds	r2, r1, #0
 8002804:	701a      	strb	r2, [r3, #0]
    // column address set
    DFR0928_WriteCommand(DFR0928_CASET);
 8002806:	202a      	movs	r0, #42	; 0x2a
 8002808:	f7ff ff4e 	bl	80026a8 <DFR0928_WriteCommand>
    uint8_t data[] = { 0x00, x0 + DFR0928_XSTART, 0x00, x1 + DFR0928_XSTART };
 800280c:	210c      	movs	r1, #12
 800280e:	187b      	adds	r3, r7, r1
 8002810:	2200      	movs	r2, #0
 8002812:	701a      	strb	r2, [r3, #0]
 8002814:	187b      	adds	r3, r7, r1
 8002816:	1dfa      	adds	r2, r7, #7
 8002818:	7812      	ldrb	r2, [r2, #0]
 800281a:	705a      	strb	r2, [r3, #1]
 800281c:	187b      	adds	r3, r7, r1
 800281e:	2200      	movs	r2, #0
 8002820:	709a      	strb	r2, [r3, #2]
 8002822:	187b      	adds	r3, r7, r1
 8002824:	1d7a      	adds	r2, r7, #5
 8002826:	7812      	ldrb	r2, [r2, #0]
 8002828:	70da      	strb	r2, [r3, #3]
    DFR0928_WriteData(data, sizeof(data));
 800282a:	000c      	movs	r4, r1
 800282c:	187b      	adds	r3, r7, r1
 800282e:	2104      	movs	r1, #4
 8002830:	0018      	movs	r0, r3
 8002832:	f7ff ff55 	bl	80026e0 <DFR0928_WriteData>

    // row address set
    DFR0928_WriteCommand(DFR0928_RASET);
 8002836:	202b      	movs	r0, #43	; 0x2b
 8002838:	f7ff ff36 	bl	80026a8 <DFR0928_WriteCommand>
    data[1] = y0 + DFR0928_YSTART;
 800283c:	0021      	movs	r1, r4
 800283e:	187b      	adds	r3, r7, r1
 8002840:	1dba      	adds	r2, r7, #6
 8002842:	7812      	ldrb	r2, [r2, #0]
 8002844:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + DFR0928_YSTART;
 8002846:	187b      	adds	r3, r7, r1
 8002848:	1d3a      	adds	r2, r7, #4
 800284a:	7812      	ldrb	r2, [r2, #0]
 800284c:	70da      	strb	r2, [r3, #3]
    DFR0928_WriteData(data, sizeof(data));
 800284e:	187b      	adds	r3, r7, r1
 8002850:	2104      	movs	r1, #4
 8002852:	0018      	movs	r0, r3
 8002854:	f7ff ff44 	bl	80026e0 <DFR0928_WriteData>

    // write to RAM
    DFR0928_WriteCommand(DFR0928_RAMWR);
 8002858:	202c      	movs	r0, #44	; 0x2c
 800285a:	f7ff ff25 	bl	80026a8 <DFR0928_WriteCommand>
}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	46bd      	mov	sp, r7
 8002862:	b004      	add	sp, #16
 8002864:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002868 <DFR0928_Init>:

void DFR0928_Init() {
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
    DFR0928_Select();
 800286c:	f7ff fee8 	bl	8002640 <DFR0928_Select>
    DFR0928_Reset();
 8002870:	f7ff ff02 	bl	8002678 <DFR0928_Reset>
    DFR0928_ExecuteCommandList(init_cmds1);
 8002874:	4b08      	ldr	r3, [pc, #32]	; (8002898 <DFR0928_Init+0x30>)
 8002876:	0018      	movs	r0, r3
 8002878:	f7ff ff4e 	bl	8002718 <DFR0928_ExecuteCommandList>
    DFR0928_ExecuteCommandList(init_cmds2);
 800287c:	4b07      	ldr	r3, [pc, #28]	; (800289c <DFR0928_Init+0x34>)
 800287e:	0018      	movs	r0, r3
 8002880:	f7ff ff4a 	bl	8002718 <DFR0928_ExecuteCommandList>
    DFR0928_ExecuteCommandList(init_cmds3);
 8002884:	4b06      	ldr	r3, [pc, #24]	; (80028a0 <DFR0928_Init+0x38>)
 8002886:	0018      	movs	r0, r3
 8002888:	f7ff ff46 	bl	8002718 <DFR0928_ExecuteCommandList>
    DFR0928_Unselect();
 800288c:	f7ff fee6 	bl	800265c <DFR0928_Unselect>
}
 8002890:	46c0      	nop			; (mov r8, r8)
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	46c0      	nop			; (mov r8, r8)
 8002898:	080098f0 	.word	0x080098f0
 800289c:	0800992c 	.word	0x0800992c
 80028a0:	0800993c 	.word	0x0800993c

080028a4 <DFR0928_WriteChar>:
    DFR0928_WriteData(data, sizeof(data));

    DFR0928_Unselect();
}

static void DFR0928_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80028a4:	b082      	sub	sp, #8
 80028a6:	b5b0      	push	{r4, r5, r7, lr}
 80028a8:	b088      	sub	sp, #32
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	0004      	movs	r4, r0
 80028ae:	0008      	movs	r0, r1
 80028b0:	0011      	movs	r1, r2
 80028b2:	2204      	movs	r2, #4
 80028b4:	2530      	movs	r5, #48	; 0x30
 80028b6:	1952      	adds	r2, r2, r5
 80028b8:	19d2      	adds	r2, r2, r7
 80028ba:	6013      	str	r3, [r2, #0]
 80028bc:	1dbb      	adds	r3, r7, #6
 80028be:	1c22      	adds	r2, r4, #0
 80028c0:	801a      	strh	r2, [r3, #0]
 80028c2:	1d3b      	adds	r3, r7, #4
 80028c4:	1c02      	adds	r2, r0, #0
 80028c6:	801a      	strh	r2, [r3, #0]
 80028c8:	1cfb      	adds	r3, r7, #3
 80028ca:	1c0a      	adds	r2, r1, #0
 80028cc:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;

    DFR0928_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80028ce:	1dbb      	adds	r3, r7, #6
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	b2d8      	uxtb	r0, r3
 80028d4:	1d3b      	adds	r3, r7, #4
 80028d6:	881b      	ldrh	r3, [r3, #0]
 80028d8:	b2d9      	uxtb	r1, r3
 80028da:	1dbb      	adds	r3, r7, #6
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	2304      	movs	r3, #4
 80028e2:	195b      	adds	r3, r3, r5
 80028e4:	19db      	adds	r3, r3, r7
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	18d3      	adds	r3, r2, r3
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	3b01      	subs	r3, #1
 80028ee:	b2dc      	uxtb	r4, r3
 80028f0:	1d3b      	adds	r3, r7, #4
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	2304      	movs	r3, #4
 80028f8:	195b      	adds	r3, r3, r5
 80028fa:	19db      	adds	r3, r3, r7
 80028fc:	785b      	ldrb	r3, [r3, #1]
 80028fe:	18d3      	adds	r3, r2, r3
 8002900:	b2db      	uxtb	r3, r3
 8002902:	3b01      	subs	r3, #1
 8002904:	b2db      	uxtb	r3, r3
 8002906:	0022      	movs	r2, r4
 8002908:	f7ff ff6a 	bl	80027e0 <DFR0928_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 800290c:	2300      	movs	r3, #0
 800290e:	61fb      	str	r3, [r7, #28]
 8002910:	e053      	b.n	80029ba <DFR0928_WriteChar+0x116>
        b = font.data[(ch - 32) * font.height + i];
 8002912:	2304      	movs	r3, #4
 8002914:	2030      	movs	r0, #48	; 0x30
 8002916:	181b      	adds	r3, r3, r0
 8002918:	19db      	adds	r3, r3, r7
 800291a:	685a      	ldr	r2, [r3, #4]
 800291c:	1cfb      	adds	r3, r7, #3
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	3b20      	subs	r3, #32
 8002922:	2104      	movs	r1, #4
 8002924:	1809      	adds	r1, r1, r0
 8002926:	19c9      	adds	r1, r1, r7
 8002928:	7849      	ldrb	r1, [r1, #1]
 800292a:	434b      	muls	r3, r1
 800292c:	0019      	movs	r1, r3
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	18cb      	adds	r3, r1, r3
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	18d3      	adds	r3, r2, r3
 8002936:	881b      	ldrh	r3, [r3, #0]
 8002938:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800293a:	2300      	movs	r3, #0
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	e030      	b.n	80029a2 <DFR0928_WriteChar+0xfe>
            if((b << j) & 0x8000)  {
 8002940:	697a      	ldr	r2, [r7, #20]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	409a      	lsls	r2, r3
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	021b      	lsls	r3, r3, #8
 800294a:	4013      	ands	r3, r2
 800294c:	d013      	beq.n	8002976 <DFR0928_WriteChar+0xd2>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800294e:	203c      	movs	r0, #60	; 0x3c
 8002950:	183b      	adds	r3, r7, r0
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	b29b      	uxth	r3, r3
 8002958:	b2da      	uxtb	r2, r3
 800295a:	2110      	movs	r1, #16
 800295c:	187b      	adds	r3, r7, r1
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	183b      	adds	r3, r7, r0
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	187b      	adds	r3, r7, r1
 8002968:	705a      	strb	r2, [r3, #1]
                DFR0928_WriteData(data, sizeof(data));
 800296a:	187b      	adds	r3, r7, r1
 800296c:	2102      	movs	r1, #2
 800296e:	0018      	movs	r0, r3
 8002970:	f7ff feb6 	bl	80026e0 <DFR0928_WriteData>
 8002974:	e012      	b.n	800299c <DFR0928_WriteChar+0xf8>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8002976:	2040      	movs	r0, #64	; 0x40
 8002978:	183b      	adds	r3, r7, r0
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	0a1b      	lsrs	r3, r3, #8
 800297e:	b29b      	uxth	r3, r3
 8002980:	b2da      	uxtb	r2, r3
 8002982:	210c      	movs	r1, #12
 8002984:	187b      	adds	r3, r7, r1
 8002986:	701a      	strb	r2, [r3, #0]
 8002988:	183b      	adds	r3, r7, r0
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	b2da      	uxtb	r2, r3
 800298e:	187b      	adds	r3, r7, r1
 8002990:	705a      	strb	r2, [r3, #1]
                DFR0928_WriteData(data, sizeof(data));
 8002992:	187b      	adds	r3, r7, r1
 8002994:	2102      	movs	r1, #2
 8002996:	0018      	movs	r0, r3
 8002998:	f7ff fea2 	bl	80026e0 <DFR0928_WriteData>
        for(j = 0; j < font.width; j++) {
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	3301      	adds	r3, #1
 80029a0:	61bb      	str	r3, [r7, #24]
 80029a2:	2304      	movs	r3, #4
 80029a4:	2230      	movs	r2, #48	; 0x30
 80029a6:	189b      	adds	r3, r3, r2
 80029a8:	19db      	adds	r3, r3, r7
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	001a      	movs	r2, r3
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d3c5      	bcc.n	8002940 <DFR0928_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	3301      	adds	r3, #1
 80029b8:	61fb      	str	r3, [r7, #28]
 80029ba:	2304      	movs	r3, #4
 80029bc:	2230      	movs	r2, #48	; 0x30
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	19db      	adds	r3, r3, r7
 80029c2:	785b      	ldrb	r3, [r3, #1]
 80029c4:	001a      	movs	r2, r3
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d3a2      	bcc.n	8002912 <DFR0928_WriteChar+0x6e>
            }
        }
    }
}
 80029cc:	46c0      	nop			; (mov r8, r8)
 80029ce:	46c0      	nop			; (mov r8, r8)
 80029d0:	46bd      	mov	sp, r7
 80029d2:	b008      	add	sp, #32
 80029d4:	bcb0      	pop	{r4, r5, r7}
 80029d6:	bc08      	pop	{r3}
 80029d8:	b002      	add	sp, #8
 80029da:	4718      	bx	r3

080029dc <DFR0928_WriteString>:
        }
    }
}
*/

void DFR0928_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80029dc:	b082      	sub	sp, #8
 80029de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029e0:	b087      	sub	sp, #28
 80029e2:	af04      	add	r7, sp, #16
 80029e4:	603a      	str	r2, [r7, #0]
 80029e6:	2204      	movs	r2, #4
 80029e8:	2418      	movs	r4, #24
 80029ea:	1912      	adds	r2, r2, r4
 80029ec:	2408      	movs	r4, #8
 80029ee:	46a4      	mov	ip, r4
 80029f0:	44bc      	add	ip, r7
 80029f2:	4462      	add	r2, ip
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	1dbb      	adds	r3, r7, #6
 80029f8:	1c02      	adds	r2, r0, #0
 80029fa:	801a      	strh	r2, [r3, #0]
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	1c0a      	adds	r2, r1, #0
 8002a00:	801a      	strh	r2, [r3, #0]
    DFR0928_Select();
 8002a02:	f7ff fe1d 	bl	8002640 <DFR0928_Select>

    while(*str) {
 8002a06:	e060      	b.n	8002aca <DFR0928_WriteString+0xee>
        if(x + font.width >= DFR0928_WIDTH) {
 8002a08:	1dbb      	adds	r3, r7, #6
 8002a0a:	881b      	ldrh	r3, [r3, #0]
 8002a0c:	2204      	movs	r2, #4
 8002a0e:	2018      	movs	r0, #24
 8002a10:	1812      	adds	r2, r2, r0
 8002a12:	2108      	movs	r1, #8
 8002a14:	468c      	mov	ip, r1
 8002a16:	44bc      	add	ip, r7
 8002a18:	4462      	add	r2, ip
 8002a1a:	7812      	ldrb	r2, [r2, #0]
 8002a1c:	189b      	adds	r3, r3, r2
 8002a1e:	2b7f      	cmp	r3, #127	; 0x7f
 8002a20:	dd23      	ble.n	8002a6a <DFR0928_WriteString+0x8e>
            x = 0;
 8002a22:	1dbb      	adds	r3, r7, #6
 8002a24:	2200      	movs	r2, #0
 8002a26:	801a      	strh	r2, [r3, #0]
            y += font.height;
 8002a28:	2304      	movs	r3, #4
 8002a2a:	181b      	adds	r3, r3, r0
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	4694      	mov	ip, r2
 8002a30:	44bc      	add	ip, r7
 8002a32:	4463      	add	r3, ip
 8002a34:	785b      	ldrb	r3, [r3, #1]
 8002a36:	b299      	uxth	r1, r3
 8002a38:	1d3b      	adds	r3, r7, #4
 8002a3a:	1d3a      	adds	r2, r7, #4
 8002a3c:	8812      	ldrh	r2, [r2, #0]
 8002a3e:	188a      	adds	r2, r1, r2
 8002a40:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= DFR0928_HEIGHT) {
 8002a42:	1d3b      	adds	r3, r7, #4
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	2204      	movs	r2, #4
 8002a48:	1812      	adds	r2, r2, r0
 8002a4a:	2108      	movs	r1, #8
 8002a4c:	468c      	mov	ip, r1
 8002a4e:	44bc      	add	ip, r7
 8002a50:	4462      	add	r2, ip
 8002a52:	7852      	ldrb	r2, [r2, #1]
 8002a54:	189b      	adds	r3, r3, r2
 8002a56:	2b9f      	cmp	r3, #159	; 0x9f
 8002a58:	dc3c      	bgt.n	8002ad4 <DFR0928_WriteString+0xf8>
                break;
            }

            if(*str == ' ') {
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b20      	cmp	r3, #32
 8002a60:	d103      	bne.n	8002a6a <DFR0928_WriteString+0x8e>
                // skip spaces in the beginning of the new line
                str++;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	3301      	adds	r3, #1
 8002a66:	603b      	str	r3, [r7, #0]
                continue;
 8002a68:	e02f      	b.n	8002aca <DFR0928_WriteString+0xee>
            }
        }

        DFR0928_WriteChar(x, y, *str, font, color, bgcolor);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	781d      	ldrb	r5, [r3, #0]
 8002a6e:	2304      	movs	r3, #4
 8002a70:	2618      	movs	r6, #24
 8002a72:	199b      	adds	r3, r3, r6
 8002a74:	2208      	movs	r2, #8
 8002a76:	4694      	mov	ip, r2
 8002a78:	44bc      	add	ip, r7
 8002a7a:	4463      	add	r3, ip
 8002a7c:	1d3a      	adds	r2, r7, #4
 8002a7e:	8814      	ldrh	r4, [r2, #0]
 8002a80:	1dba      	adds	r2, r7, #6
 8002a82:	8810      	ldrh	r0, [r2, #0]
 8002a84:	2228      	movs	r2, #40	; 0x28
 8002a86:	2108      	movs	r1, #8
 8002a88:	1852      	adds	r2, r2, r1
 8002a8a:	19d2      	adds	r2, r2, r7
 8002a8c:	8812      	ldrh	r2, [r2, #0]
 8002a8e:	9202      	str	r2, [sp, #8]
 8002a90:	2224      	movs	r2, #36	; 0x24
 8002a92:	1852      	adds	r2, r2, r1
 8002a94:	19d2      	adds	r2, r2, r7
 8002a96:	8812      	ldrh	r2, [r2, #0]
 8002a98:	9201      	str	r2, [sp, #4]
 8002a9a:	466a      	mov	r2, sp
 8002a9c:	6859      	ldr	r1, [r3, #4]
 8002a9e:	6011      	str	r1, [r2, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	002a      	movs	r2, r5
 8002aa4:	0021      	movs	r1, r4
 8002aa6:	f7ff fefd 	bl	80028a4 <DFR0928_WriteChar>
        x += font.width;
 8002aaa:	2304      	movs	r3, #4
 8002aac:	199b      	adds	r3, r3, r6
 8002aae:	2208      	movs	r2, #8
 8002ab0:	4694      	mov	ip, r2
 8002ab2:	44bc      	add	ip, r7
 8002ab4:	4463      	add	r3, ip
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	b299      	uxth	r1, r3
 8002aba:	1dbb      	adds	r3, r7, #6
 8002abc:	1dba      	adds	r2, r7, #6
 8002abe:	8812      	ldrh	r2, [r2, #0]
 8002ac0:	188a      	adds	r2, r1, r2
 8002ac2:	801a      	strh	r2, [r3, #0]
        str++;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	603b      	str	r3, [r7, #0]
    while(*str) {
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d19a      	bne.n	8002a08 <DFR0928_WriteString+0x2c>
 8002ad2:	e000      	b.n	8002ad6 <DFR0928_WriteString+0xfa>
                break;
 8002ad4:	46c0      	nop			; (mov r8, r8)
    }

    DFR0928_Unselect();
 8002ad6:	f7ff fdc1 	bl	800265c <DFR0928_Unselect>
}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	46bd      	mov	sp, r7
 8002ade:	b003      	add	sp, #12
 8002ae0:	bcf0      	pop	{r4, r5, r6, r7}
 8002ae2:	bc08      	pop	{r3}
 8002ae4:	b002      	add	sp, #8
 8002ae6:	4718      	bx	r3

08002ae8 <DFR0928_FillRectangle>:

void DFR0928_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002ae8:	b5b0      	push	{r4, r5, r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	0005      	movs	r5, r0
 8002af0:	000c      	movs	r4, r1
 8002af2:	0010      	movs	r0, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	1dbb      	adds	r3, r7, #6
 8002af8:	1c2a      	adds	r2, r5, #0
 8002afa:	801a      	strh	r2, [r3, #0]
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	1c22      	adds	r2, r4, #0
 8002b00:	801a      	strh	r2, [r3, #0]
 8002b02:	1cbb      	adds	r3, r7, #2
 8002b04:	1c02      	adds	r2, r0, #0
 8002b06:	801a      	strh	r2, [r3, #0]
 8002b08:	003b      	movs	r3, r7
 8002b0a:	1c0a      	adds	r2, r1, #0
 8002b0c:	801a      	strh	r2, [r3, #0]
    // clipping
    if((x >= DFR0928_WIDTH) || (y >= DFR0928_HEIGHT)) return;
 8002b0e:	1dbb      	adds	r3, r7, #6
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	2b7f      	cmp	r3, #127	; 0x7f
 8002b14:	d900      	bls.n	8002b18 <DFR0928_FillRectangle+0x30>
 8002b16:	e078      	b.n	8002c0a <DFR0928_FillRectangle+0x122>
 8002b18:	1d3b      	adds	r3, r7, #4
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	2b9f      	cmp	r3, #159	; 0x9f
 8002b1e:	d900      	bls.n	8002b22 <DFR0928_FillRectangle+0x3a>
 8002b20:	e073      	b.n	8002c0a <DFR0928_FillRectangle+0x122>
    if((x + w - 1) >= DFR0928_WIDTH) w = DFR0928_WIDTH - x;
 8002b22:	1dbb      	adds	r3, r7, #6
 8002b24:	881a      	ldrh	r2, [r3, #0]
 8002b26:	1cbb      	adds	r3, r7, #2
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	18d3      	adds	r3, r2, r3
 8002b2c:	2b80      	cmp	r3, #128	; 0x80
 8002b2e:	dd05      	ble.n	8002b3c <DFR0928_FillRectangle+0x54>
 8002b30:	1cbb      	adds	r3, r7, #2
 8002b32:	1dba      	adds	r2, r7, #6
 8002b34:	8812      	ldrh	r2, [r2, #0]
 8002b36:	2180      	movs	r1, #128	; 0x80
 8002b38:	1a8a      	subs	r2, r1, r2
 8002b3a:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= DFR0928_HEIGHT) h = DFR0928_HEIGHT - y;
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	881a      	ldrh	r2, [r3, #0]
 8002b40:	003b      	movs	r3, r7
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	2ba0      	cmp	r3, #160	; 0xa0
 8002b48:	dd05      	ble.n	8002b56 <DFR0928_FillRectangle+0x6e>
 8002b4a:	003b      	movs	r3, r7
 8002b4c:	1d3a      	adds	r2, r7, #4
 8002b4e:	8812      	ldrh	r2, [r2, #0]
 8002b50:	21a0      	movs	r1, #160	; 0xa0
 8002b52:	1a8a      	subs	r2, r1, r2
 8002b54:	801a      	strh	r2, [r3, #0]

    DFR0928_Select();
 8002b56:	f7ff fd73 	bl	8002640 <DFR0928_Select>
    DFR0928_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002b5a:	1dbb      	adds	r3, r7, #6
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	b2d8      	uxtb	r0, r3
 8002b60:	1d3b      	adds	r3, r7, #4
 8002b62:	881b      	ldrh	r3, [r3, #0]
 8002b64:	b2d9      	uxtb	r1, r3
 8002b66:	1dbb      	adds	r3, r7, #6
 8002b68:	881b      	ldrh	r3, [r3, #0]
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	1cbb      	adds	r3, r7, #2
 8002b6e:	881b      	ldrh	r3, [r3, #0]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	18d3      	adds	r3, r2, r3
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	3b01      	subs	r3, #1
 8002b78:	b2dc      	uxtb	r4, r3
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	b2da      	uxtb	r2, r3
 8002b80:	003b      	movs	r3, r7
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	18d3      	adds	r3, r2, r3
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	0022      	movs	r2, r4
 8002b90:	f7ff fe26 	bl	80027e0 <DFR0928_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8002b94:	2120      	movs	r1, #32
 8002b96:	187b      	adds	r3, r7, r1
 8002b98:	881b      	ldrh	r3, [r3, #0]
 8002b9a:	0a1b      	lsrs	r3, r3, #8
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	200c      	movs	r0, #12
 8002ba2:	183b      	adds	r3, r7, r0
 8002ba4:	701a      	strb	r2, [r3, #0]
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	881b      	ldrh	r3, [r3, #0]
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	183b      	adds	r3, r7, r0
 8002bae:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 8002bb0:	4b18      	ldr	r3, [pc, #96]	; (8002c14 <DFR0928_FillRectangle+0x12c>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	2140      	movs	r1, #64	; 0x40
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f000 fe42 	bl	8003840 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	003a      	movs	r2, r7
 8002bc0:	8812      	ldrh	r2, [r2, #0]
 8002bc2:	801a      	strh	r2, [r3, #0]
 8002bc4:	e01a      	b.n	8002bfc <DFR0928_FillRectangle+0x114>
        for(x = w; x > 0; x--) {
 8002bc6:	1dbb      	adds	r3, r7, #6
 8002bc8:	1cba      	adds	r2, r7, #2
 8002bca:	8812      	ldrh	r2, [r2, #0]
 8002bcc:	801a      	strh	r2, [r3, #0]
 8002bce:	e00c      	b.n	8002bea <DFR0928_FillRectangle+0x102>
            HAL_SPI_Transmit(&DFR0928_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	425b      	negs	r3, r3
 8002bd4:	220c      	movs	r2, #12
 8002bd6:	18b9      	adds	r1, r7, r2
 8002bd8:	480f      	ldr	r0, [pc, #60]	; (8002c18 <DFR0928_FillRectangle+0x130>)
 8002bda:	2202      	movs	r2, #2
 8002bdc:	f001 fc32 	bl	8004444 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8002be0:	1dbb      	adds	r3, r7, #6
 8002be2:	881a      	ldrh	r2, [r3, #0]
 8002be4:	1dbb      	adds	r3, r7, #6
 8002be6:	3a01      	subs	r2, #1
 8002be8:	801a      	strh	r2, [r3, #0]
 8002bea:	1dbb      	adds	r3, r7, #6
 8002bec:	881b      	ldrh	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1ee      	bne.n	8002bd0 <DFR0928_FillRectangle+0xe8>
    for(y = h; y > 0; y--) {
 8002bf2:	1d3b      	adds	r3, r7, #4
 8002bf4:	881a      	ldrh	r2, [r3, #0]
 8002bf6:	1d3b      	adds	r3, r7, #4
 8002bf8:	3a01      	subs	r2, #1
 8002bfa:	801a      	strh	r2, [r3, #0]
 8002bfc:	1d3b      	adds	r3, r7, #4
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e0      	bne.n	8002bc6 <DFR0928_FillRectangle+0xde>
        }
    }

    DFR0928_Unselect();
 8002c04:	f7ff fd2a 	bl	800265c <DFR0928_Unselect>
 8002c08:	e000      	b.n	8002c0c <DFR0928_FillRectangle+0x124>
    if((x >= DFR0928_WIDTH) || (y >= DFR0928_HEIGHT)) return;
 8002c0a:	46c0      	nop			; (mov r8, r8)
}
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	b004      	add	sp, #16
 8002c10:	bdb0      	pop	{r4, r5, r7, pc}
 8002c12:	46c0      	nop			; (mov r8, r8)
 8002c14:	48000400 	.word	0x48000400
 8002c18:	20000210 	.word	0x20000210

08002c1c <DFR0928_FillScreen>:

    free(line);
    DFR0928_Unselect();
}

void DFR0928_FillScreen(uint16_t color) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af02      	add	r7, sp, #8
 8002c22:	0002      	movs	r2, r0
 8002c24:	1dbb      	adds	r3, r7, #6
 8002c26:	801a      	strh	r2, [r3, #0]
    DFR0928_FillRectangle(0, 0, DFR0928_WIDTH, DFR0928_HEIGHT, color);
 8002c28:	1dbb      	adds	r3, r7, #6
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	23a0      	movs	r3, #160	; 0xa0
 8002c30:	2280      	movs	r2, #128	; 0x80
 8002c32:	2100      	movs	r1, #0
 8002c34:	2000      	movs	r0, #0
 8002c36:	f7ff ff57 	bl	8002ae8 <DFR0928_FillRectangle>
}
 8002c3a:	46c0      	nop			; (mov r8, r8)
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	b002      	add	sp, #8
 8002c40:	bd80      	pop	{r7, pc}
	...

08002c44 <ShowWelcomeScreen>:
	DFR0928_WriteData(&gamma, sizeof(gamma));
	DFR0928_Unselect();
}

void ShowWelcomeScreen(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af04      	add	r7, sp, #16
  DFR0928_FillScreen(DFR0928_BLACK);
 8002c4a:	2000      	movs	r0, #0
 8002c4c:	f7ff ffe6 	bl	8002c1c <DFR0928_FillScreen>
  DFR0928_WriteString(0, 0, "Temperature", Font_7x10, DFR0928_RED, DFR0928_BLACK);
 8002c50:	4b1a      	ldr	r3, [pc, #104]	; (8002cbc <ShowWelcomeScreen+0x78>)
 8002c52:	481b      	ldr	r0, [pc, #108]	; (8002cc0 <ShowWelcomeScreen+0x7c>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	9202      	str	r2, [sp, #8]
 8002c58:	22f8      	movs	r2, #248	; 0xf8
 8002c5a:	0212      	lsls	r2, r2, #8
 8002c5c:	9201      	str	r2, [sp, #4]
 8002c5e:	466a      	mov	r2, sp
 8002c60:	6859      	ldr	r1, [r3, #4]
 8002c62:	6011      	str	r1, [r2, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0002      	movs	r2, r0
 8002c68:	2100      	movs	r1, #0
 8002c6a:	2000      	movs	r0, #0
 8002c6c:	f7ff feb6 	bl	80029dc <DFR0928_WriteString>
  DFR0928_WriteString(0, 3*10, "by katazaki", Font_11x18, DFR0928_GREEN, DFR0928_BLACK);
 8002c70:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <ShowWelcomeScreen+0x80>)
 8002c72:	4815      	ldr	r0, [pc, #84]	; (8002cc8 <ShowWelcomeScreen+0x84>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	9202      	str	r2, [sp, #8]
 8002c78:	22fc      	movs	r2, #252	; 0xfc
 8002c7a:	00d2      	lsls	r2, r2, #3
 8002c7c:	9201      	str	r2, [sp, #4]
 8002c7e:	466a      	mov	r2, sp
 8002c80:	6859      	ldr	r1, [r3, #4]
 8002c82:	6011      	str	r1, [r2, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	0002      	movs	r2, r0
 8002c88:	211e      	movs	r1, #30
 8002c8a:	2000      	movs	r0, #0
 8002c8c:	f7ff fea6 	bl	80029dc <DFR0928_WriteString>
  DFR0928_WriteString(0, 3*10+3*18, "August 2023", Font_16x26, DFR0928_BLUE, DFR0928_BLACK);
 8002c90:	4b0e      	ldr	r3, [pc, #56]	; (8002ccc <ShowWelcomeScreen+0x88>)
 8002c92:	480f      	ldr	r0, [pc, #60]	; (8002cd0 <ShowWelcomeScreen+0x8c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	9202      	str	r2, [sp, #8]
 8002c98:	221f      	movs	r2, #31
 8002c9a:	9201      	str	r2, [sp, #4]
 8002c9c:	466a      	mov	r2, sp
 8002c9e:	6859      	ldr	r1, [r3, #4]
 8002ca0:	6011      	str	r1, [r2, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	0002      	movs	r2, r0
 8002ca6:	2154      	movs	r1, #84	; 0x54
 8002ca8:	2000      	movs	r0, #0
 8002caa:	f7ff fe97 	bl	80029dc <DFR0928_WriteString>
  HAL_Delay(3000);
 8002cae:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <ShowWelcomeScreen+0x90>)
 8002cb0:	0018      	movs	r0, r3
 8002cb2:	f000 fb7d 	bl	80033b0 <HAL_Delay>
}
 8002cb6:	46c0      	nop			; (mov r8, r8)
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	20000004 	.word	0x20000004
 8002cc0:	08009850 	.word	0x08009850
 8002cc4:	2000000c 	.word	0x2000000c
 8002cc8:	0800985c 	.word	0x0800985c
 8002ccc:	20000014 	.word	0x20000014
 8002cd0:	08009868 	.word	0x08009868
 8002cd4:	00000bb8 	.word	0x00000bb8

08002cd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b08b      	sub	sp, #44	; 0x2c
 8002cdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cde:	2414      	movs	r4, #20
 8002ce0:	193b      	adds	r3, r7, r4
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	2314      	movs	r3, #20
 8002ce6:	001a      	movs	r2, r3
 8002ce8:	2100      	movs	r1, #0
 8002cea:	f004 f843 	bl	8006d74 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cee:	4b4d      	ldr	r3, [pc, #308]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002cf0:	695a      	ldr	r2, [r3, #20]
 8002cf2:	4b4c      	ldr	r3, [pc, #304]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002cf4:	2180      	movs	r1, #128	; 0x80
 8002cf6:	0309      	lsls	r1, r1, #12
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	615a      	str	r2, [r3, #20]
 8002cfc:	4b49      	ldr	r3, [pc, #292]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002cfe:	695a      	ldr	r2, [r3, #20]
 8002d00:	2380      	movs	r3, #128	; 0x80
 8002d02:	031b      	lsls	r3, r3, #12
 8002d04:	4013      	ands	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
 8002d08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d0a:	4b46      	ldr	r3, [pc, #280]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d0c:	695a      	ldr	r2, [r3, #20]
 8002d0e:	4b45      	ldr	r3, [pc, #276]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d10:	2180      	movs	r1, #128	; 0x80
 8002d12:	03c9      	lsls	r1, r1, #15
 8002d14:	430a      	orrs	r2, r1
 8002d16:	615a      	str	r2, [r3, #20]
 8002d18:	4b42      	ldr	r3, [pc, #264]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d1a:	695a      	ldr	r2, [r3, #20]
 8002d1c:	2380      	movs	r3, #128	; 0x80
 8002d1e:	03db      	lsls	r3, r3, #15
 8002d20:	4013      	ands	r3, r2
 8002d22:	60fb      	str	r3, [r7, #12]
 8002d24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d26:	4b3f      	ldr	r3, [pc, #252]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d28:	695a      	ldr	r2, [r3, #20]
 8002d2a:	4b3e      	ldr	r3, [pc, #248]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d2c:	2180      	movs	r1, #128	; 0x80
 8002d2e:	0289      	lsls	r1, r1, #10
 8002d30:	430a      	orrs	r2, r1
 8002d32:	615a      	str	r2, [r3, #20]
 8002d34:	4b3b      	ldr	r3, [pc, #236]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d36:	695a      	ldr	r2, [r3, #20]
 8002d38:	2380      	movs	r3, #128	; 0x80
 8002d3a:	029b      	lsls	r3, r3, #10
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
 8002d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d42:	4b38      	ldr	r3, [pc, #224]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d44:	695a      	ldr	r2, [r3, #20]
 8002d46:	4b37      	ldr	r3, [pc, #220]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d48:	2180      	movs	r1, #128	; 0x80
 8002d4a:	02c9      	lsls	r1, r1, #11
 8002d4c:	430a      	orrs	r2, r1
 8002d4e:	615a      	str	r2, [r3, #20]
 8002d50:	4b34      	ldr	r3, [pc, #208]	; (8002e24 <MX_GPIO_Init+0x14c>)
 8002d52:	695a      	ldr	r2, [r3, #20]
 8002d54:	2380      	movs	r3, #128	; 0x80
 8002d56:	02db      	lsls	r3, r3, #11
 8002d58:	4013      	ands	r3, r2
 8002d5a:	607b      	str	r3, [r7, #4]
 8002d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d5e:	2390      	movs	r3, #144	; 0x90
 8002d60:	05db      	lsls	r3, r3, #23
 8002d62:	2200      	movs	r2, #0
 8002d64:	2120      	movs	r1, #32
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 fd6a 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8002d6c:	4b2e      	ldr	r3, [pc, #184]	; (8002e28 <MX_GPIO_Init+0x150>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2180      	movs	r1, #128	; 0x80
 8002d72:	0018      	movs	r0, r3
 8002d74:	f000 fd64 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DC_Pin|RT_Pin, GPIO_PIN_RESET);
 8002d78:	2390      	movs	r3, #144	; 0x90
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	482b      	ldr	r0, [pc, #172]	; (8002e2c <MX_GPIO_Init+0x154>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	0019      	movs	r1, r3
 8002d82:	f000 fd5d 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d86:	193b      	adds	r3, r7, r4
 8002d88:	2280      	movs	r2, #128	; 0x80
 8002d8a:	0192      	lsls	r2, r2, #6
 8002d8c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d8e:	193b      	adds	r3, r7, r4
 8002d90:	2284      	movs	r2, #132	; 0x84
 8002d92:	0392      	lsls	r2, r2, #14
 8002d94:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d96:	193b      	adds	r3, r7, r4
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	4a22      	ldr	r2, [pc, #136]	; (8002e28 <MX_GPIO_Init+0x150>)
 8002da0:	0019      	movs	r1, r3
 8002da2:	0010      	movs	r0, r2
 8002da4:	f000 fbdc 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002da8:	193b      	adds	r3, r7, r4
 8002daa:	2220      	movs	r2, #32
 8002dac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dae:	193b      	adds	r3, r7, r4
 8002db0:	2201      	movs	r2, #1
 8002db2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	193b      	adds	r3, r7, r4
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	193b      	adds	r3, r7, r4
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002dc0:	193a      	adds	r2, r7, r4
 8002dc2:	2390      	movs	r3, #144	; 0x90
 8002dc4:	05db      	lsls	r3, r3, #23
 8002dc6:	0011      	movs	r1, r2
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f000 fbc9 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_Pin;
 8002dce:	193b      	adds	r3, r7, r4
 8002dd0:	2280      	movs	r2, #128	; 0x80
 8002dd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd4:	193b      	adds	r3, r7, r4
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dda:	193b      	adds	r3, r7, r4
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de0:	193b      	adds	r3, r7, r4
 8002de2:	2200      	movs	r2, #0
 8002de4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8002de6:	193b      	adds	r3, r7, r4
 8002de8:	4a0f      	ldr	r2, [pc, #60]	; (8002e28 <MX_GPIO_Init+0x150>)
 8002dea:	0019      	movs	r1, r3
 8002dec:	0010      	movs	r0, r2
 8002dee:	f000 fbb7 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = DC_Pin|RT_Pin;
 8002df2:	0021      	movs	r1, r4
 8002df4:	187b      	adds	r3, r7, r1
 8002df6:	2290      	movs	r2, #144	; 0x90
 8002df8:	0092      	lsls	r2, r2, #2
 8002dfa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dfc:	187b      	adds	r3, r7, r1
 8002dfe:	2201      	movs	r2, #1
 8002e00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e02:	187b      	adds	r3, r7, r1
 8002e04:	2200      	movs	r2, #0
 8002e06:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e08:	187b      	adds	r3, r7, r1
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	4a06      	ldr	r2, [pc, #24]	; (8002e2c <MX_GPIO_Init+0x154>)
 8002e12:	0019      	movs	r1, r3
 8002e14:	0010      	movs	r0, r2
 8002e16:	f000 fba3 	bl	8003560 <HAL_GPIO_Init>

}
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b00b      	add	sp, #44	; 0x2c
 8002e20:	bd90      	pop	{r4, r7, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	40021000 	.word	0x40021000
 8002e28:	48000800 	.word	0x48000800
 8002e2c:	48000400 	.word	0x48000400

08002e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b088      	sub	sp, #32
 8002e34:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e36:	f000 fa57 	bl	80032e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e3a:	f000 f87b 	bl	8002f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e3e:	f7ff ff4b 	bl	8002cd8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002e42:	f000 f999 	bl	8003178 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8002e46:	f000 f8d9 	bl	8002ffc <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002e4a:	f000 f965 	bl	8003118 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  DFR0928_Init();
 8002e4e:	f7ff fd0b 	bl	8002868 <DFR0928_Init>

  ShowWelcomeScreen();
 8002e52:	f7ff fef7 	bl	8002c44 <ShowWelcomeScreen>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Recibir valores de temperatura
    if (HAL_UART_Receive(&huart1, (uint8_t *)receivedData, sizeof(receivedData), 100) == HAL_OK)
 8002e56:	492e      	ldr	r1, [pc, #184]	; (8002f10 <main+0xe0>)
 8002e58:	482e      	ldr	r0, [pc, #184]	; (8002f14 <main+0xe4>)
 8002e5a:	2364      	movs	r3, #100	; 0x64
 8002e5c:	2204      	movs	r2, #4
 8002e5e:	f001 febb 	bl	8004bd8 <HAL_UART_Receive>
 8002e62:	1e03      	subs	r3, r0, #0
 8002e64:	d1f7      	bne.n	8002e56 <main+0x26>
    {
      // Transmitir recibido por UART2 con nueva línea
      HAL_UART_Transmit(&huart2, (uint8_t *)receivedData, sizeof(receivedData), 100);
 8002e66:	492a      	ldr	r1, [pc, #168]	; (8002f10 <main+0xe0>)
 8002e68:	482b      	ldr	r0, [pc, #172]	; (8002f18 <main+0xe8>)
 8002e6a:	2364      	movs	r3, #100	; 0x64
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	f001 fe13 	bl	8004a98 <HAL_UART_Transmit>
      HAL_UART_Transmit(&huart2, (uint8_t *)"\r\n", 2, 100); // Transmitir nueva línea
 8002e72:	492a      	ldr	r1, [pc, #168]	; (8002f1c <main+0xec>)
 8002e74:	4828      	ldr	r0, [pc, #160]	; (8002f18 <main+0xe8>)
 8002e76:	2364      	movs	r3, #100	; 0x64
 8002e78:	2202      	movs	r2, #2
 8002e7a:	f001 fe0d 	bl	8004a98 <HAL_UART_Transmit>

      // Mostrar valor de temperatura en la pantalla DFR0928
      float temperature = atof((char *)receivedData);
 8002e7e:	4b24      	ldr	r3, [pc, #144]	; (8002f10 <main+0xe0>)
 8002e80:	0018      	movs	r0, r3
 8002e82:	f002 fae7 	bl	8005454 <atof>
 8002e86:	0002      	movs	r2, r0
 8002e88:	000b      	movs	r3, r1
 8002e8a:	0010      	movs	r0, r2
 8002e8c:	0019      	movs	r1, r3
 8002e8e:	f7ff fa0b 	bl	80022a8 <__aeabi_d2f>
 8002e92:	1c03      	adds	r3, r0, #0
 8002e94:	60fb      	str	r3, [r7, #12]
      char tempString[10];
      sprintf(tempString, "%.2f", temperature);
 8002e96:	68f8      	ldr	r0, [r7, #12]
 8002e98:	f7ff f9be 	bl	8002218 <__aeabi_f2d>
 8002e9c:	0002      	movs	r2, r0
 8002e9e:	000b      	movs	r3, r1
 8002ea0:	491f      	ldr	r1, [pc, #124]	; (8002f20 <main+0xf0>)
 8002ea2:	0038      	movs	r0, r7
 8002ea4:	f003 fefa 	bl	8006c9c <siprintf>
      DFR0928_FillScreen(DFR0928_BLACK);
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	f7ff feb7 	bl	8002c1c <DFR0928_FillScreen>
      DFR0928_WriteString(0, 0, "Tempetarure", Font_11x18, DFR0928_GREEN, DFR0928_BLACK);
 8002eae:	4b1d      	ldr	r3, [pc, #116]	; (8002f24 <main+0xf4>)
 8002eb0:	481d      	ldr	r0, [pc, #116]	; (8002f28 <main+0xf8>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	9202      	str	r2, [sp, #8]
 8002eb6:	22fc      	movs	r2, #252	; 0xfc
 8002eb8:	00d2      	lsls	r2, r2, #3
 8002eba:	9201      	str	r2, [sp, #4]
 8002ebc:	466a      	mov	r2, sp
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	6011      	str	r1, [r2, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	0002      	movs	r2, r0
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	2000      	movs	r0, #0
 8002eca:	f7ff fd87 	bl	80029dc <DFR0928_WriteString>
      DFR0928_WriteString(0, 3*18, tempString, Font_16x26, DFR0928_RED, DFR0928_BLACK);
 8002ece:	4b17      	ldr	r3, [pc, #92]	; (8002f2c <main+0xfc>)
 8002ed0:	0038      	movs	r0, r7
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	9202      	str	r2, [sp, #8]
 8002ed6:	22f8      	movs	r2, #248	; 0xf8
 8002ed8:	0212      	lsls	r2, r2, #8
 8002eda:	9201      	str	r2, [sp, #4]
 8002edc:	466a      	mov	r2, sp
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	6011      	str	r1, [r2, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	0002      	movs	r2, r0
 8002ee6:	2136      	movs	r1, #54	; 0x36
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f7ff fd77 	bl	80029dc <DFR0928_WriteString>
      DFR0928_WriteString(0, 3*10+3*18, "centigrade", Font_11x18, DFR0928_RED, DFR0928_BLACK);
 8002eee:	4b0d      	ldr	r3, [pc, #52]	; (8002f24 <main+0xf4>)
 8002ef0:	480f      	ldr	r0, [pc, #60]	; (8002f30 <main+0x100>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	9202      	str	r2, [sp, #8]
 8002ef6:	22f8      	movs	r2, #248	; 0xf8
 8002ef8:	0212      	lsls	r2, r2, #8
 8002efa:	9201      	str	r2, [sp, #4]
 8002efc:	466a      	mov	r2, sp
 8002efe:	6859      	ldr	r1, [r3, #4]
 8002f00:	6011      	str	r1, [r2, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	0002      	movs	r2, r0
 8002f06:	2154      	movs	r1, #84	; 0x54
 8002f08:	2000      	movs	r0, #0
 8002f0a:	f7ff fd67 	bl	80029dc <DFR0928_WriteString>
    if (HAL_UART_Receive(&huart1, (uint8_t *)receivedData, sizeof(receivedData), 100) == HAL_OK)
 8002f0e:	e7a2      	b.n	8002e56 <main+0x26>
 8002f10:	2000020c 	.word	0x2000020c
 8002f14:	20000274 	.word	0x20000274
 8002f18:	200002fc 	.word	0x200002fc
 8002f1c:	08009874 	.word	0x08009874
 8002f20:	08009878 	.word	0x08009878
 8002f24:	2000000c 	.word	0x2000000c
 8002f28:	08009880 	.word	0x08009880
 8002f2c:	20000014 	.word	0x20000014
 8002f30:	0800988c 	.word	0x0800988c

08002f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f34:	b590      	push	{r4, r7, lr}
 8002f36:	b095      	sub	sp, #84	; 0x54
 8002f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f3a:	2420      	movs	r4, #32
 8002f3c:	193b      	adds	r3, r7, r4
 8002f3e:	0018      	movs	r0, r3
 8002f40:	2330      	movs	r3, #48	; 0x30
 8002f42:	001a      	movs	r2, r3
 8002f44:	2100      	movs	r1, #0
 8002f46:	f003 ff15 	bl	8006d74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f4a:	2310      	movs	r3, #16
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	0018      	movs	r0, r3
 8002f50:	2310      	movs	r3, #16
 8002f52:	001a      	movs	r2, r3
 8002f54:	2100      	movs	r1, #0
 8002f56:	f003 ff0d 	bl	8006d74 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f5a:	003b      	movs	r3, r7
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	2310      	movs	r3, #16
 8002f60:	001a      	movs	r2, r3
 8002f62:	2100      	movs	r1, #0
 8002f64:	f003 ff06 	bl	8006d74 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002f68:	0021      	movs	r1, r4
 8002f6a:	187b      	adds	r3, r7, r1
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f70:	187b      	adds	r3, r7, r1
 8002f72:	2201      	movs	r2, #1
 8002f74:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f76:	187b      	adds	r3, r7, r1
 8002f78:	2202      	movs	r2, #2
 8002f7a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f7c:	187b      	adds	r3, r7, r1
 8002f7e:	2280      	movs	r2, #128	; 0x80
 8002f80:	0252      	lsls	r2, r2, #9
 8002f82:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002f84:	187b      	adds	r3, r7, r1
 8002f86:	2280      	movs	r2, #128	; 0x80
 8002f88:	0352      	lsls	r2, r2, #13
 8002f8a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002f8c:	187b      	adds	r3, r7, r1
 8002f8e:	2200      	movs	r2, #0
 8002f90:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f92:	187b      	adds	r3, r7, r1
 8002f94:	0018      	movs	r0, r3
 8002f96:	f000 fc71 	bl	800387c <HAL_RCC_OscConfig>
 8002f9a:	1e03      	subs	r3, r0, #0
 8002f9c:	d001      	beq.n	8002fa2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8002f9e:	f000 f828 	bl	8002ff2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fa2:	2110      	movs	r1, #16
 8002fa4:	187b      	adds	r3, r7, r1
 8002fa6:	2207      	movs	r2, #7
 8002fa8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002faa:	187b      	adds	r3, r7, r1
 8002fac:	2202      	movs	r2, #2
 8002fae:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fb0:	187b      	adds	r3, r7, r1
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fb6:	187b      	adds	r3, r7, r1
 8002fb8:	2200      	movs	r2, #0
 8002fba:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002fbc:	187b      	adds	r3, r7, r1
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	f000 ff75 	bl	8003eb0 <HAL_RCC_ClockConfig>
 8002fc6:	1e03      	subs	r3, r0, #0
 8002fc8:	d001      	beq.n	8002fce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002fca:	f000 f812 	bl	8002ff2 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fce:	003b      	movs	r3, r7
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002fd4:	003b      	movs	r3, r7
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fda:	003b      	movs	r3, r7
 8002fdc:	0018      	movs	r0, r3
 8002fde:	f001 f8ab 	bl	8004138 <HAL_RCCEx_PeriphCLKConfig>
 8002fe2:	1e03      	subs	r3, r0, #0
 8002fe4:	d001      	beq.n	8002fea <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002fe6:	f000 f804 	bl	8002ff2 <Error_Handler>
  }
}
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b015      	add	sp, #84	; 0x54
 8002ff0:	bd90      	pop	{r4, r7, pc}

08002ff2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff6:	b672      	cpsid	i
}
 8002ff8:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ffa:	e7fe      	b.n	8002ffa <Error_Handler+0x8>

08002ffc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003000:	4b1c      	ldr	r3, [pc, #112]	; (8003074 <MX_SPI1_Init+0x78>)
 8003002:	4a1d      	ldr	r2, [pc, #116]	; (8003078 <MX_SPI1_Init+0x7c>)
 8003004:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003006:	4b1b      	ldr	r3, [pc, #108]	; (8003074 <MX_SPI1_Init+0x78>)
 8003008:	2282      	movs	r2, #130	; 0x82
 800300a:	0052      	lsls	r2, r2, #1
 800300c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800300e:	4b19      	ldr	r3, [pc, #100]	; (8003074 <MX_SPI1_Init+0x78>)
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	0212      	lsls	r2, r2, #8
 8003014:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003016:	4b17      	ldr	r3, [pc, #92]	; (8003074 <MX_SPI1_Init+0x78>)
 8003018:	22e0      	movs	r2, #224	; 0xe0
 800301a:	00d2      	lsls	r2, r2, #3
 800301c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800301e:	4b15      	ldr	r3, [pc, #84]	; (8003074 <MX_SPI1_Init+0x78>)
 8003020:	2200      	movs	r2, #0
 8003022:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003024:	4b13      	ldr	r3, [pc, #76]	; (8003074 <MX_SPI1_Init+0x78>)
 8003026:	2200      	movs	r2, #0
 8003028:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800302a:	4b12      	ldr	r3, [pc, #72]	; (8003074 <MX_SPI1_Init+0x78>)
 800302c:	2280      	movs	r2, #128	; 0x80
 800302e:	0092      	lsls	r2, r2, #2
 8003030:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003032:	4b10      	ldr	r3, [pc, #64]	; (8003074 <MX_SPI1_Init+0x78>)
 8003034:	2220      	movs	r2, #32
 8003036:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003038:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <MX_SPI1_Init+0x78>)
 800303a:	2200      	movs	r2, #0
 800303c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800303e:	4b0d      	ldr	r3, [pc, #52]	; (8003074 <MX_SPI1_Init+0x78>)
 8003040:	2200      	movs	r2, #0
 8003042:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003044:	4b0b      	ldr	r3, [pc, #44]	; (8003074 <MX_SPI1_Init+0x78>)
 8003046:	2200      	movs	r2, #0
 8003048:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800304a:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <MX_SPI1_Init+0x78>)
 800304c:	2207      	movs	r2, #7
 800304e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003050:	4b08      	ldr	r3, [pc, #32]	; (8003074 <MX_SPI1_Init+0x78>)
 8003052:	2200      	movs	r2, #0
 8003054:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003056:	4b07      	ldr	r3, [pc, #28]	; (8003074 <MX_SPI1_Init+0x78>)
 8003058:	2208      	movs	r2, #8
 800305a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800305c:	4b05      	ldr	r3, [pc, #20]	; (8003074 <MX_SPI1_Init+0x78>)
 800305e:	0018      	movs	r0, r3
 8003060:	f001 f938 	bl	80042d4 <HAL_SPI_Init>
 8003064:	1e03      	subs	r3, r0, #0
 8003066:	d001      	beq.n	800306c <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8003068:	f7ff ffc3 	bl	8002ff2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800306c:	46c0      	nop			; (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}
 8003072:	46c0      	nop			; (mov r8, r8)
 8003074:	20000210 	.word	0x20000210
 8003078:	40013000 	.word	0x40013000

0800307c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800307c:	b590      	push	{r4, r7, lr}
 800307e:	b08b      	sub	sp, #44	; 0x2c
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003084:	2414      	movs	r4, #20
 8003086:	193b      	adds	r3, r7, r4
 8003088:	0018      	movs	r0, r3
 800308a:	2314      	movs	r3, #20
 800308c:	001a      	movs	r2, r3
 800308e:	2100      	movs	r1, #0
 8003090:	f003 fe70 	bl	8006d74 <memset>
  if(spiHandle->Instance==SPI1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a1c      	ldr	r2, [pc, #112]	; (800310c <HAL_SPI_MspInit+0x90>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d131      	bne.n	8003102 <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800309e:	4b1c      	ldr	r3, [pc, #112]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030a0:	699a      	ldr	r2, [r3, #24]
 80030a2:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030a4:	2180      	movs	r1, #128	; 0x80
 80030a6:	0149      	lsls	r1, r1, #5
 80030a8:	430a      	orrs	r2, r1
 80030aa:	619a      	str	r2, [r3, #24]
 80030ac:	4b18      	ldr	r3, [pc, #96]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030ae:	699a      	ldr	r2, [r3, #24]
 80030b0:	2380      	movs	r3, #128	; 0x80
 80030b2:	015b      	lsls	r3, r3, #5
 80030b4:	4013      	ands	r3, r2
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ba:	4b15      	ldr	r3, [pc, #84]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030bc:	695a      	ldr	r2, [r3, #20]
 80030be:	4b14      	ldr	r3, [pc, #80]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030c0:	2180      	movs	r1, #128	; 0x80
 80030c2:	02c9      	lsls	r1, r1, #11
 80030c4:	430a      	orrs	r2, r1
 80030c6:	615a      	str	r2, [r3, #20]
 80030c8:	4b11      	ldr	r3, [pc, #68]	; (8003110 <HAL_SPI_MspInit+0x94>)
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	2380      	movs	r3, #128	; 0x80
 80030ce:	02db      	lsls	r3, r3, #11
 80030d0:	4013      	ands	r3, r2
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_Pin|MOSI_Pin;
 80030d6:	0021      	movs	r1, r4
 80030d8:	187b      	adds	r3, r7, r1
 80030da:	2228      	movs	r2, #40	; 0x28
 80030dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	187b      	adds	r3, r7, r1
 80030e0:	2202      	movs	r2, #2
 80030e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e4:	187b      	adds	r3, r7, r1
 80030e6:	2200      	movs	r2, #0
 80030e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030ea:	187b      	adds	r3, r7, r1
 80030ec:	2203      	movs	r2, #3
 80030ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80030f0:	187b      	adds	r3, r7, r1
 80030f2:	2200      	movs	r2, #0
 80030f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030f6:	187b      	adds	r3, r7, r1
 80030f8:	4a06      	ldr	r2, [pc, #24]	; (8003114 <HAL_SPI_MspInit+0x98>)
 80030fa:	0019      	movs	r1, r3
 80030fc:	0010      	movs	r0, r2
 80030fe:	f000 fa2f 	bl	8003560 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003102:	46c0      	nop			; (mov r8, r8)
 8003104:	46bd      	mov	sp, r7
 8003106:	b00b      	add	sp, #44	; 0x2c
 8003108:	bd90      	pop	{r4, r7, pc}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	40013000 	.word	0x40013000
 8003110:	40021000 	.word	0x40021000
 8003114:	48000400 	.word	0x48000400

08003118 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800311c:	4b14      	ldr	r3, [pc, #80]	; (8003170 <MX_USART1_UART_Init+0x58>)
 800311e:	4a15      	ldr	r2, [pc, #84]	; (8003174 <MX_USART1_UART_Init+0x5c>)
 8003120:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003122:	4b13      	ldr	r3, [pc, #76]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003124:	2296      	movs	r2, #150	; 0x96
 8003126:	0192      	lsls	r2, r2, #6
 8003128:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800312a:	4b11      	ldr	r3, [pc, #68]	; (8003170 <MX_USART1_UART_Init+0x58>)
 800312c:	2200      	movs	r2, #0
 800312e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003130:	4b0f      	ldr	r3, [pc, #60]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003132:	2200      	movs	r2, #0
 8003134:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003136:	4b0e      	ldr	r3, [pc, #56]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003138:	2200      	movs	r2, #0
 800313a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800313c:	4b0c      	ldr	r3, [pc, #48]	; (8003170 <MX_USART1_UART_Init+0x58>)
 800313e:	220c      	movs	r2, #12
 8003140:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003142:	4b0b      	ldr	r3, [pc, #44]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003144:	2200      	movs	r2, #0
 8003146:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003148:	4b09      	ldr	r3, [pc, #36]	; (8003170 <MX_USART1_UART_Init+0x58>)
 800314a:	2200      	movs	r2, #0
 800314c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800314e:	4b08      	ldr	r3, [pc, #32]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003150:	2200      	movs	r2, #0
 8003152:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003154:	4b06      	ldr	r3, [pc, #24]	; (8003170 <MX_USART1_UART_Init+0x58>)
 8003156:	2200      	movs	r2, #0
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800315a:	4b05      	ldr	r3, [pc, #20]	; (8003170 <MX_USART1_UART_Init+0x58>)
 800315c:	0018      	movs	r0, r3
 800315e:	f001 fc47 	bl	80049f0 <HAL_UART_Init>
 8003162:	1e03      	subs	r3, r0, #0
 8003164:	d001      	beq.n	800316a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003166:	f7ff ff44 	bl	8002ff2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000274 	.word	0x20000274
 8003174:	40013800 	.word	0x40013800

08003178 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800317c:	4b14      	ldr	r3, [pc, #80]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 800317e:	4a15      	ldr	r2, [pc, #84]	; (80031d4 <MX_USART2_UART_Init+0x5c>)
 8003180:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003182:	4b13      	ldr	r3, [pc, #76]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 8003184:	2296      	movs	r2, #150	; 0x96
 8003186:	0192      	lsls	r2, r2, #6
 8003188:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800318a:	4b11      	ldr	r3, [pc, #68]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 800318c:	2200      	movs	r2, #0
 800318e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003190:	4b0f      	ldr	r3, [pc, #60]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 8003192:	2200      	movs	r2, #0
 8003194:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003196:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 8003198:	2200      	movs	r2, #0
 800319a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 800319e:	220c      	movs	r2, #12
 80031a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031a2:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031a8:	4b09      	ldr	r3, [pc, #36]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031ae:	4b08      	ldr	r3, [pc, #32]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031b4:	4b06      	ldr	r3, [pc, #24]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031ba:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <MX_USART2_UART_Init+0x58>)
 80031bc:	0018      	movs	r0, r3
 80031be:	f001 fc17 	bl	80049f0 <HAL_UART_Init>
 80031c2:	1e03      	subs	r3, r0, #0
 80031c4:	d001      	beq.n	80031ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80031c6:	f7ff ff14 	bl	8002ff2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	200002fc 	.word	0x200002fc
 80031d4:	40004400 	.word	0x40004400

080031d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031d8:	b590      	push	{r4, r7, lr}
 80031da:	b08d      	sub	sp, #52	; 0x34
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	241c      	movs	r4, #28
 80031e2:	193b      	adds	r3, r7, r4
 80031e4:	0018      	movs	r0, r3
 80031e6:	2314      	movs	r3, #20
 80031e8:	001a      	movs	r2, r3
 80031ea:	2100      	movs	r1, #0
 80031ec:	f003 fdc2 	bl	8006d74 <memset>
  if(uartHandle->Instance==USART1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a39      	ldr	r2, [pc, #228]	; (80032dc <HAL_UART_MspInit+0x104>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d134      	bne.n	8003264 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031fa:	4b39      	ldr	r3, [pc, #228]	; (80032e0 <HAL_UART_MspInit+0x108>)
 80031fc:	699a      	ldr	r2, [r3, #24]
 80031fe:	4b38      	ldr	r3, [pc, #224]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003200:	2180      	movs	r1, #128	; 0x80
 8003202:	01c9      	lsls	r1, r1, #7
 8003204:	430a      	orrs	r2, r1
 8003206:	619a      	str	r2, [r3, #24]
 8003208:	4b35      	ldr	r3, [pc, #212]	; (80032e0 <HAL_UART_MspInit+0x108>)
 800320a:	699a      	ldr	r2, [r3, #24]
 800320c:	2380      	movs	r3, #128	; 0x80
 800320e:	01db      	lsls	r3, r3, #7
 8003210:	4013      	ands	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
 8003214:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003216:	4b32      	ldr	r3, [pc, #200]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003218:	695a      	ldr	r2, [r3, #20]
 800321a:	4b31      	ldr	r3, [pc, #196]	; (80032e0 <HAL_UART_MspInit+0x108>)
 800321c:	2180      	movs	r1, #128	; 0x80
 800321e:	0289      	lsls	r1, r1, #10
 8003220:	430a      	orrs	r2, r1
 8003222:	615a      	str	r2, [r3, #20]
 8003224:	4b2e      	ldr	r3, [pc, #184]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003226:	695a      	ldr	r2, [r3, #20]
 8003228:	2380      	movs	r3, #128	; 0x80
 800322a:	029b      	lsls	r3, r3, #10
 800322c:	4013      	ands	r3, r2
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003232:	193b      	adds	r3, r7, r4
 8003234:	22c0      	movs	r2, #192	; 0xc0
 8003236:	00d2      	lsls	r2, r2, #3
 8003238:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800323a:	0021      	movs	r1, r4
 800323c:	187b      	adds	r3, r7, r1
 800323e:	2202      	movs	r2, #2
 8003240:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003242:	187b      	adds	r3, r7, r1
 8003244:	2200      	movs	r2, #0
 8003246:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003248:	187b      	adds	r3, r7, r1
 800324a:	2203      	movs	r2, #3
 800324c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800324e:	187b      	adds	r3, r7, r1
 8003250:	2201      	movs	r2, #1
 8003252:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003254:	187a      	adds	r2, r7, r1
 8003256:	2390      	movs	r3, #144	; 0x90
 8003258:	05db      	lsls	r3, r3, #23
 800325a:	0011      	movs	r1, r2
 800325c:	0018      	movs	r0, r3
 800325e:	f000 f97f 	bl	8003560 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003262:	e037      	b.n	80032d4 <HAL_UART_MspInit+0xfc>
  else if(uartHandle->Instance==USART2)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a1e      	ldr	r2, [pc, #120]	; (80032e4 <HAL_UART_MspInit+0x10c>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d132      	bne.n	80032d4 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 800326e:	4b1c      	ldr	r3, [pc, #112]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	4b1b      	ldr	r3, [pc, #108]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003274:	2180      	movs	r1, #128	; 0x80
 8003276:	0289      	lsls	r1, r1, #10
 8003278:	430a      	orrs	r2, r1
 800327a:	61da      	str	r2, [r3, #28]
 800327c:	4b18      	ldr	r3, [pc, #96]	; (80032e0 <HAL_UART_MspInit+0x108>)
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	2380      	movs	r3, #128	; 0x80
 8003282:	029b      	lsls	r3, r3, #10
 8003284:	4013      	ands	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
 8003288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800328a:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <HAL_UART_MspInit+0x108>)
 800328c:	695a      	ldr	r2, [r3, #20]
 800328e:	4b14      	ldr	r3, [pc, #80]	; (80032e0 <HAL_UART_MspInit+0x108>)
 8003290:	2180      	movs	r1, #128	; 0x80
 8003292:	0289      	lsls	r1, r1, #10
 8003294:	430a      	orrs	r2, r1
 8003296:	615a      	str	r2, [r3, #20]
 8003298:	4b11      	ldr	r3, [pc, #68]	; (80032e0 <HAL_UART_MspInit+0x108>)
 800329a:	695a      	ldr	r2, [r3, #20]
 800329c:	2380      	movs	r3, #128	; 0x80
 800329e:	029b      	lsls	r3, r3, #10
 80032a0:	4013      	ands	r3, r2
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80032a6:	211c      	movs	r1, #28
 80032a8:	187b      	adds	r3, r7, r1
 80032aa:	220c      	movs	r2, #12
 80032ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ae:	187b      	adds	r3, r7, r1
 80032b0:	2202      	movs	r2, #2
 80032b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b4:	187b      	adds	r3, r7, r1
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032ba:	187b      	adds	r3, r7, r1
 80032bc:	2203      	movs	r2, #3
 80032be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80032c0:	187b      	adds	r3, r7, r1
 80032c2:	2201      	movs	r2, #1
 80032c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c6:	187a      	adds	r2, r7, r1
 80032c8:	2390      	movs	r3, #144	; 0x90
 80032ca:	05db      	lsls	r3, r3, #23
 80032cc:	0011      	movs	r1, r2
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f946 	bl	8003560 <HAL_GPIO_Init>
}
 80032d4:	46c0      	nop			; (mov r8, r8)
 80032d6:	46bd      	mov	sp, r7
 80032d8:	b00d      	add	sp, #52	; 0x34
 80032da:	bd90      	pop	{r4, r7, pc}
 80032dc:	40013800 	.word	0x40013800
 80032e0:	40021000 	.word	0x40021000
 80032e4:	40004400 	.word	0x40004400

080032e8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032ec:	4b07      	ldr	r3, [pc, #28]	; (800330c <HAL_Init+0x24>)
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_Init+0x24>)
 80032f2:	2110      	movs	r1, #16
 80032f4:	430a      	orrs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80032f8:	2000      	movs	r0, #0
 80032fa:	f000 f809 	bl	8003310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032fe:	f7ff f877 	bl	80023f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
}
 8003304:	0018      	movs	r0, r3
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	40022000 	.word	0x40022000

08003310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003310:	b590      	push	{r4, r7, lr}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003318:	4b14      	ldr	r3, [pc, #80]	; (800336c <HAL_InitTick+0x5c>)
 800331a:	681c      	ldr	r4, [r3, #0]
 800331c:	4b14      	ldr	r3, [pc, #80]	; (8003370 <HAL_InitTick+0x60>)
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	0019      	movs	r1, r3
 8003322:	23fa      	movs	r3, #250	; 0xfa
 8003324:	0098      	lsls	r0, r3, #2
 8003326:	f7fc ff0b 	bl	8000140 <__udivsi3>
 800332a:	0003      	movs	r3, r0
 800332c:	0019      	movs	r1, r3
 800332e:	0020      	movs	r0, r4
 8003330:	f7fc ff06 	bl	8000140 <__udivsi3>
 8003334:	0003      	movs	r3, r0
 8003336:	0018      	movs	r0, r3
 8003338:	f000 f905 	bl	8003546 <HAL_SYSTICK_Config>
 800333c:	1e03      	subs	r3, r0, #0
 800333e:	d001      	beq.n	8003344 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e00f      	b.n	8003364 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b03      	cmp	r3, #3
 8003348:	d80b      	bhi.n	8003362 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	2301      	movs	r3, #1
 800334e:	425b      	negs	r3, r3
 8003350:	2200      	movs	r2, #0
 8003352:	0018      	movs	r0, r3
 8003354:	f000 f8e2 	bl	800351c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003358:	4b06      	ldr	r3, [pc, #24]	; (8003374 <HAL_InitTick+0x64>)
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800335e:	2300      	movs	r3, #0
 8003360:	e000      	b.n	8003364 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
}
 8003364:	0018      	movs	r0, r3
 8003366:	46bd      	mov	sp, r7
 8003368:	b003      	add	sp, #12
 800336a:	bd90      	pop	{r4, r7, pc}
 800336c:	20000000 	.word	0x20000000
 8003370:	20000020 	.word	0x20000020
 8003374:	2000001c 	.word	0x2000001c

08003378 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800337c:	4b05      	ldr	r3, [pc, #20]	; (8003394 <HAL_IncTick+0x1c>)
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	001a      	movs	r2, r3
 8003382:	4b05      	ldr	r3, [pc, #20]	; (8003398 <HAL_IncTick+0x20>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	18d2      	adds	r2, r2, r3
 8003388:	4b03      	ldr	r3, [pc, #12]	; (8003398 <HAL_IncTick+0x20>)
 800338a:	601a      	str	r2, [r3, #0]
}
 800338c:	46c0      	nop			; (mov r8, r8)
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	20000020 	.word	0x20000020
 8003398:	20000384 	.word	0x20000384

0800339c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  return uwTick;
 80033a0:	4b02      	ldr	r3, [pc, #8]	; (80033ac <HAL_GetTick+0x10>)
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	0018      	movs	r0, r3
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	46c0      	nop			; (mov r8, r8)
 80033ac:	20000384 	.word	0x20000384

080033b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033b8:	f7ff fff0 	bl	800339c <HAL_GetTick>
 80033bc:	0003      	movs	r3, r0
 80033be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	3301      	adds	r3, #1
 80033c8:	d005      	beq.n	80033d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033ca:	4b0a      	ldr	r3, [pc, #40]	; (80033f4 <HAL_Delay+0x44>)
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	001a      	movs	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	189b      	adds	r3, r3, r2
 80033d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80033d6:	46c0      	nop			; (mov r8, r8)
 80033d8:	f7ff ffe0 	bl	800339c <HAL_GetTick>
 80033dc:	0002      	movs	r2, r0
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d8f7      	bhi.n	80033d8 <HAL_Delay+0x28>
  {
  }
}
 80033e8:	46c0      	nop			; (mov r8, r8)
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	46bd      	mov	sp, r7
 80033ee:	b004      	add	sp, #16
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	20000020 	.word	0x20000020

080033f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033f8:	b590      	push	{r4, r7, lr}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	0002      	movs	r2, r0
 8003400:	6039      	str	r1, [r7, #0]
 8003402:	1dfb      	adds	r3, r7, #7
 8003404:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003406:	1dfb      	adds	r3, r7, #7
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	2b7f      	cmp	r3, #127	; 0x7f
 800340c:	d828      	bhi.n	8003460 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800340e:	4a2f      	ldr	r2, [pc, #188]	; (80034cc <__NVIC_SetPriority+0xd4>)
 8003410:	1dfb      	adds	r3, r7, #7
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	b25b      	sxtb	r3, r3
 8003416:	089b      	lsrs	r3, r3, #2
 8003418:	33c0      	adds	r3, #192	; 0xc0
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	589b      	ldr	r3, [r3, r2]
 800341e:	1dfa      	adds	r2, r7, #7
 8003420:	7812      	ldrb	r2, [r2, #0]
 8003422:	0011      	movs	r1, r2
 8003424:	2203      	movs	r2, #3
 8003426:	400a      	ands	r2, r1
 8003428:	00d2      	lsls	r2, r2, #3
 800342a:	21ff      	movs	r1, #255	; 0xff
 800342c:	4091      	lsls	r1, r2
 800342e:	000a      	movs	r2, r1
 8003430:	43d2      	mvns	r2, r2
 8003432:	401a      	ands	r2, r3
 8003434:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	019b      	lsls	r3, r3, #6
 800343a:	22ff      	movs	r2, #255	; 0xff
 800343c:	401a      	ands	r2, r3
 800343e:	1dfb      	adds	r3, r7, #7
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	0018      	movs	r0, r3
 8003444:	2303      	movs	r3, #3
 8003446:	4003      	ands	r3, r0
 8003448:	00db      	lsls	r3, r3, #3
 800344a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800344c:	481f      	ldr	r0, [pc, #124]	; (80034cc <__NVIC_SetPriority+0xd4>)
 800344e:	1dfb      	adds	r3, r7, #7
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	b25b      	sxtb	r3, r3
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	430a      	orrs	r2, r1
 8003458:	33c0      	adds	r3, #192	; 0xc0
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800345e:	e031      	b.n	80034c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003460:	4a1b      	ldr	r2, [pc, #108]	; (80034d0 <__NVIC_SetPriority+0xd8>)
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	0019      	movs	r1, r3
 8003468:	230f      	movs	r3, #15
 800346a:	400b      	ands	r3, r1
 800346c:	3b08      	subs	r3, #8
 800346e:	089b      	lsrs	r3, r3, #2
 8003470:	3306      	adds	r3, #6
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	18d3      	adds	r3, r2, r3
 8003476:	3304      	adds	r3, #4
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	1dfa      	adds	r2, r7, #7
 800347c:	7812      	ldrb	r2, [r2, #0]
 800347e:	0011      	movs	r1, r2
 8003480:	2203      	movs	r2, #3
 8003482:	400a      	ands	r2, r1
 8003484:	00d2      	lsls	r2, r2, #3
 8003486:	21ff      	movs	r1, #255	; 0xff
 8003488:	4091      	lsls	r1, r2
 800348a:	000a      	movs	r2, r1
 800348c:	43d2      	mvns	r2, r2
 800348e:	401a      	ands	r2, r3
 8003490:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	019b      	lsls	r3, r3, #6
 8003496:	22ff      	movs	r2, #255	; 0xff
 8003498:	401a      	ands	r2, r3
 800349a:	1dfb      	adds	r3, r7, #7
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	0018      	movs	r0, r3
 80034a0:	2303      	movs	r3, #3
 80034a2:	4003      	ands	r3, r0
 80034a4:	00db      	lsls	r3, r3, #3
 80034a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034a8:	4809      	ldr	r0, [pc, #36]	; (80034d0 <__NVIC_SetPriority+0xd8>)
 80034aa:	1dfb      	adds	r3, r7, #7
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	001c      	movs	r4, r3
 80034b0:	230f      	movs	r3, #15
 80034b2:	4023      	ands	r3, r4
 80034b4:	3b08      	subs	r3, #8
 80034b6:	089b      	lsrs	r3, r3, #2
 80034b8:	430a      	orrs	r2, r1
 80034ba:	3306      	adds	r3, #6
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	18c3      	adds	r3, r0, r3
 80034c0:	3304      	adds	r3, #4
 80034c2:	601a      	str	r2, [r3, #0]
}
 80034c4:	46c0      	nop			; (mov r8, r8)
 80034c6:	46bd      	mov	sp, r7
 80034c8:	b003      	add	sp, #12
 80034ca:	bd90      	pop	{r4, r7, pc}
 80034cc:	e000e100 	.word	0xe000e100
 80034d0:	e000ed00 	.word	0xe000ed00

080034d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	1e5a      	subs	r2, r3, #1
 80034e0:	2380      	movs	r3, #128	; 0x80
 80034e2:	045b      	lsls	r3, r3, #17
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d301      	bcc.n	80034ec <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034e8:	2301      	movs	r3, #1
 80034ea:	e010      	b.n	800350e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ec:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <SysTick_Config+0x44>)
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	3a01      	subs	r2, #1
 80034f2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034f4:	2301      	movs	r3, #1
 80034f6:	425b      	negs	r3, r3
 80034f8:	2103      	movs	r1, #3
 80034fa:	0018      	movs	r0, r3
 80034fc:	f7ff ff7c 	bl	80033f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003500:	4b05      	ldr	r3, [pc, #20]	; (8003518 <SysTick_Config+0x44>)
 8003502:	2200      	movs	r2, #0
 8003504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003506:	4b04      	ldr	r3, [pc, #16]	; (8003518 <SysTick_Config+0x44>)
 8003508:	2207      	movs	r2, #7
 800350a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800350c:	2300      	movs	r3, #0
}
 800350e:	0018      	movs	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	b002      	add	sp, #8
 8003514:	bd80      	pop	{r7, pc}
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	e000e010 	.word	0xe000e010

0800351c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
 8003526:	210f      	movs	r1, #15
 8003528:	187b      	adds	r3, r7, r1
 800352a:	1c02      	adds	r2, r0, #0
 800352c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	187b      	adds	r3, r7, r1
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	b25b      	sxtb	r3, r3
 8003536:	0011      	movs	r1, r2
 8003538:	0018      	movs	r0, r3
 800353a:	f7ff ff5d 	bl	80033f8 <__NVIC_SetPriority>
}
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	46bd      	mov	sp, r7
 8003542:	b004      	add	sp, #16
 8003544:	bd80      	pop	{r7, pc}

08003546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b082      	sub	sp, #8
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	0018      	movs	r0, r3
 8003552:	f7ff ffbf 	bl	80034d4 <SysTick_Config>
 8003556:	0003      	movs	r3, r0
}
 8003558:	0018      	movs	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	b002      	add	sp, #8
 800355e:	bd80      	pop	{r7, pc}

08003560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800356a:	2300      	movs	r3, #0
 800356c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800356e:	e14f      	b.n	8003810 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2101      	movs	r1, #1
 8003576:	697a      	ldr	r2, [r7, #20]
 8003578:	4091      	lsls	r1, r2
 800357a:	000a      	movs	r2, r1
 800357c:	4013      	ands	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d100      	bne.n	8003588 <HAL_GPIO_Init+0x28>
 8003586:	e140      	b.n	800380a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	2203      	movs	r2, #3
 800358e:	4013      	ands	r3, r2
 8003590:	2b01      	cmp	r3, #1
 8003592:	d005      	beq.n	80035a0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2203      	movs	r2, #3
 800359a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800359c:	2b02      	cmp	r3, #2
 800359e:	d130      	bne.n	8003602 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	2203      	movs	r2, #3
 80035ac:	409a      	lsls	r2, r3
 80035ae:	0013      	movs	r3, r2
 80035b0:	43da      	mvns	r2, r3
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	4013      	ands	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	409a      	lsls	r2, r3
 80035c2:	0013      	movs	r3, r2
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035d6:	2201      	movs	r2, #1
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	409a      	lsls	r2, r3
 80035dc:	0013      	movs	r3, r2
 80035de:	43da      	mvns	r2, r3
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	4013      	ands	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	091b      	lsrs	r3, r3, #4
 80035ec:	2201      	movs	r2, #1
 80035ee:	401a      	ands	r2, r3
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	409a      	lsls	r2, r3
 80035f4:	0013      	movs	r3, r2
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2203      	movs	r2, #3
 8003608:	4013      	ands	r3, r2
 800360a:	2b03      	cmp	r3, #3
 800360c:	d017      	beq.n	800363e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	2203      	movs	r2, #3
 800361a:	409a      	lsls	r2, r3
 800361c:	0013      	movs	r3, r2
 800361e:	43da      	mvns	r2, r3
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4013      	ands	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	689a      	ldr	r2, [r3, #8]
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	409a      	lsls	r2, r3
 8003630:	0013      	movs	r3, r2
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	4313      	orrs	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	693a      	ldr	r2, [r7, #16]
 800363c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2203      	movs	r2, #3
 8003644:	4013      	ands	r3, r2
 8003646:	2b02      	cmp	r3, #2
 8003648:	d123      	bne.n	8003692 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	08da      	lsrs	r2, r3, #3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	3208      	adds	r2, #8
 8003652:	0092      	lsls	r2, r2, #2
 8003654:	58d3      	ldr	r3, [r2, r3]
 8003656:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	2207      	movs	r2, #7
 800365c:	4013      	ands	r3, r2
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	220f      	movs	r2, #15
 8003662:	409a      	lsls	r2, r3
 8003664:	0013      	movs	r3, r2
 8003666:	43da      	mvns	r2, r3
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	4013      	ands	r3, r2
 800366c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	2107      	movs	r1, #7
 8003676:	400b      	ands	r3, r1
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	409a      	lsls	r2, r3
 800367c:	0013      	movs	r3, r2
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	08da      	lsrs	r2, r3, #3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	3208      	adds	r2, #8
 800368c:	0092      	lsls	r2, r2, #2
 800368e:	6939      	ldr	r1, [r7, #16]
 8003690:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003698:	697b      	ldr	r3, [r7, #20]
 800369a:	005b      	lsls	r3, r3, #1
 800369c:	2203      	movs	r2, #3
 800369e:	409a      	lsls	r2, r3
 80036a0:	0013      	movs	r3, r2
 80036a2:	43da      	mvns	r2, r3
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	4013      	ands	r3, r2
 80036a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2203      	movs	r2, #3
 80036b0:	401a      	ands	r2, r3
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	409a      	lsls	r2, r3
 80036b8:	0013      	movs	r3, r2
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	4313      	orrs	r3, r2
 80036be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	23c0      	movs	r3, #192	; 0xc0
 80036cc:	029b      	lsls	r3, r3, #10
 80036ce:	4013      	ands	r3, r2
 80036d0:	d100      	bne.n	80036d4 <HAL_GPIO_Init+0x174>
 80036d2:	e09a      	b.n	800380a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036d4:	4b54      	ldr	r3, [pc, #336]	; (8003828 <HAL_GPIO_Init+0x2c8>)
 80036d6:	699a      	ldr	r2, [r3, #24]
 80036d8:	4b53      	ldr	r3, [pc, #332]	; (8003828 <HAL_GPIO_Init+0x2c8>)
 80036da:	2101      	movs	r1, #1
 80036dc:	430a      	orrs	r2, r1
 80036de:	619a      	str	r2, [r3, #24]
 80036e0:	4b51      	ldr	r3, [pc, #324]	; (8003828 <HAL_GPIO_Init+0x2c8>)
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4013      	ands	r3, r2
 80036e8:	60bb      	str	r3, [r7, #8]
 80036ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036ec:	4a4f      	ldr	r2, [pc, #316]	; (800382c <HAL_GPIO_Init+0x2cc>)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	089b      	lsrs	r3, r3, #2
 80036f2:	3302      	adds	r3, #2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	589b      	ldr	r3, [r3, r2]
 80036f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2203      	movs	r2, #3
 80036fe:	4013      	ands	r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	220f      	movs	r2, #15
 8003704:	409a      	lsls	r2, r3
 8003706:	0013      	movs	r3, r2
 8003708:	43da      	mvns	r2, r3
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	4013      	ands	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	2390      	movs	r3, #144	; 0x90
 8003714:	05db      	lsls	r3, r3, #23
 8003716:	429a      	cmp	r2, r3
 8003718:	d013      	beq.n	8003742 <HAL_GPIO_Init+0x1e2>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a44      	ldr	r2, [pc, #272]	; (8003830 <HAL_GPIO_Init+0x2d0>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d00d      	beq.n	800373e <HAL_GPIO_Init+0x1de>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a43      	ldr	r2, [pc, #268]	; (8003834 <HAL_GPIO_Init+0x2d4>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d007      	beq.n	800373a <HAL_GPIO_Init+0x1da>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a42      	ldr	r2, [pc, #264]	; (8003838 <HAL_GPIO_Init+0x2d8>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d101      	bne.n	8003736 <HAL_GPIO_Init+0x1d6>
 8003732:	2303      	movs	r3, #3
 8003734:	e006      	b.n	8003744 <HAL_GPIO_Init+0x1e4>
 8003736:	2305      	movs	r3, #5
 8003738:	e004      	b.n	8003744 <HAL_GPIO_Init+0x1e4>
 800373a:	2302      	movs	r3, #2
 800373c:	e002      	b.n	8003744 <HAL_GPIO_Init+0x1e4>
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <HAL_GPIO_Init+0x1e4>
 8003742:	2300      	movs	r3, #0
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	2103      	movs	r1, #3
 8003748:	400a      	ands	r2, r1
 800374a:	0092      	lsls	r2, r2, #2
 800374c:	4093      	lsls	r3, r2
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003754:	4935      	ldr	r1, [pc, #212]	; (800382c <HAL_GPIO_Init+0x2cc>)
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	089b      	lsrs	r3, r3, #2
 800375a:	3302      	adds	r3, #2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	693a      	ldr	r2, [r7, #16]
 8003760:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003762:	4b36      	ldr	r3, [pc, #216]	; (800383c <HAL_GPIO_Init+0x2dc>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	43da      	mvns	r2, r3
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685a      	ldr	r2, [r3, #4]
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	035b      	lsls	r3, r3, #13
 800377a:	4013      	ands	r3, r2
 800377c:	d003      	beq.n	8003786 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800377e:	693a      	ldr	r2, [r7, #16]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003786:	4b2d      	ldr	r3, [pc, #180]	; (800383c <HAL_GPIO_Init+0x2dc>)
 8003788:	693a      	ldr	r2, [r7, #16]
 800378a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800378c:	4b2b      	ldr	r3, [pc, #172]	; (800383c <HAL_GPIO_Init+0x2dc>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	43da      	mvns	r2, r3
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4013      	ands	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	039b      	lsls	r3, r3, #14
 80037a4:	4013      	ands	r3, r2
 80037a6:	d003      	beq.n	80037b0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037b0:	4b22      	ldr	r3, [pc, #136]	; (800383c <HAL_GPIO_Init+0x2dc>)
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80037b6:	4b21      	ldr	r3, [pc, #132]	; (800383c <HAL_GPIO_Init+0x2dc>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	43da      	mvns	r2, r3
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	4013      	ands	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	685a      	ldr	r2, [r3, #4]
 80037ca:	2380      	movs	r3, #128	; 0x80
 80037cc:	029b      	lsls	r3, r3, #10
 80037ce:	4013      	ands	r3, r2
 80037d0:	d003      	beq.n	80037da <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80037d2:	693a      	ldr	r2, [r7, #16]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80037da:	4b18      	ldr	r3, [pc, #96]	; (800383c <HAL_GPIO_Init+0x2dc>)
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80037e0:	4b16      	ldr	r3, [pc, #88]	; (800383c <HAL_GPIO_Init+0x2dc>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	43da      	mvns	r2, r3
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	4013      	ands	r3, r2
 80037ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	2380      	movs	r3, #128	; 0x80
 80037f6:	025b      	lsls	r3, r3, #9
 80037f8:	4013      	ands	r3, r2
 80037fa:	d003      	beq.n	8003804 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4313      	orrs	r3, r2
 8003802:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003804:	4b0d      	ldr	r3, [pc, #52]	; (800383c <HAL_GPIO_Init+0x2dc>)
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	3301      	adds	r3, #1
 800380e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	40da      	lsrs	r2, r3
 8003818:	1e13      	subs	r3, r2, #0
 800381a:	d000      	beq.n	800381e <HAL_GPIO_Init+0x2be>
 800381c:	e6a8      	b.n	8003570 <HAL_GPIO_Init+0x10>
  } 
}
 800381e:	46c0      	nop			; (mov r8, r8)
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	46bd      	mov	sp, r7
 8003824:	b006      	add	sp, #24
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40021000 	.word	0x40021000
 800382c:	40010000 	.word	0x40010000
 8003830:	48000400 	.word	0x48000400
 8003834:	48000800 	.word	0x48000800
 8003838:	48000c00 	.word	0x48000c00
 800383c:	40010400 	.word	0x40010400

08003840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	0008      	movs	r0, r1
 800384a:	0011      	movs	r1, r2
 800384c:	1cbb      	adds	r3, r7, #2
 800384e:	1c02      	adds	r2, r0, #0
 8003850:	801a      	strh	r2, [r3, #0]
 8003852:	1c7b      	adds	r3, r7, #1
 8003854:	1c0a      	adds	r2, r1, #0
 8003856:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003858:	1c7b      	adds	r3, r7, #1
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d004      	beq.n	800386a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003860:	1cbb      	adds	r3, r7, #2
 8003862:	881a      	ldrh	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003868:	e003      	b.n	8003872 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800386a:	1cbb      	adds	r3, r7, #2
 800386c:	881a      	ldrh	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	46bd      	mov	sp, r7
 8003876:	b002      	add	sp, #8
 8003878:	bd80      	pop	{r7, pc}
	...

0800387c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e301      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2201      	movs	r2, #1
 8003894:	4013      	ands	r3, r2
 8003896:	d100      	bne.n	800389a <HAL_RCC_OscConfig+0x1e>
 8003898:	e08d      	b.n	80039b6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800389a:	4bc3      	ldr	r3, [pc, #780]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	220c      	movs	r2, #12
 80038a0:	4013      	ands	r3, r2
 80038a2:	2b04      	cmp	r3, #4
 80038a4:	d00e      	beq.n	80038c4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038a6:	4bc0      	ldr	r3, [pc, #768]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	220c      	movs	r2, #12
 80038ac:	4013      	ands	r3, r2
 80038ae:	2b08      	cmp	r3, #8
 80038b0:	d116      	bne.n	80038e0 <HAL_RCC_OscConfig+0x64>
 80038b2:	4bbd      	ldr	r3, [pc, #756]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	2380      	movs	r3, #128	; 0x80
 80038b8:	025b      	lsls	r3, r3, #9
 80038ba:	401a      	ands	r2, r3
 80038bc:	2380      	movs	r3, #128	; 0x80
 80038be:	025b      	lsls	r3, r3, #9
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d10d      	bne.n	80038e0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c4:	4bb8      	ldr	r3, [pc, #736]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	2380      	movs	r3, #128	; 0x80
 80038ca:	029b      	lsls	r3, r3, #10
 80038cc:	4013      	ands	r3, r2
 80038ce:	d100      	bne.n	80038d2 <HAL_RCC_OscConfig+0x56>
 80038d0:	e070      	b.n	80039b4 <HAL_RCC_OscConfig+0x138>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d000      	beq.n	80038dc <HAL_RCC_OscConfig+0x60>
 80038da:	e06b      	b.n	80039b4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e2d8      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d107      	bne.n	80038f8 <HAL_RCC_OscConfig+0x7c>
 80038e8:	4baf      	ldr	r3, [pc, #700]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	4bae      	ldr	r3, [pc, #696]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80038ee:	2180      	movs	r1, #128	; 0x80
 80038f0:	0249      	lsls	r1, r1, #9
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]
 80038f6:	e02f      	b.n	8003958 <HAL_RCC_OscConfig+0xdc>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10c      	bne.n	800391a <HAL_RCC_OscConfig+0x9e>
 8003900:	4ba9      	ldr	r3, [pc, #676]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003902:	681a      	ldr	r2, [r3, #0]
 8003904:	4ba8      	ldr	r3, [pc, #672]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003906:	49a9      	ldr	r1, [pc, #676]	; (8003bac <HAL_RCC_OscConfig+0x330>)
 8003908:	400a      	ands	r2, r1
 800390a:	601a      	str	r2, [r3, #0]
 800390c:	4ba6      	ldr	r3, [pc, #664]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	4ba5      	ldr	r3, [pc, #660]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003912:	49a7      	ldr	r1, [pc, #668]	; (8003bb0 <HAL_RCC_OscConfig+0x334>)
 8003914:	400a      	ands	r2, r1
 8003916:	601a      	str	r2, [r3, #0]
 8003918:	e01e      	b.n	8003958 <HAL_RCC_OscConfig+0xdc>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2b05      	cmp	r3, #5
 8003920:	d10e      	bne.n	8003940 <HAL_RCC_OscConfig+0xc4>
 8003922:	4ba1      	ldr	r3, [pc, #644]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4ba0      	ldr	r3, [pc, #640]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003928:	2180      	movs	r1, #128	; 0x80
 800392a:	02c9      	lsls	r1, r1, #11
 800392c:	430a      	orrs	r2, r1
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	4b9d      	ldr	r3, [pc, #628]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	4b9c      	ldr	r3, [pc, #624]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003936:	2180      	movs	r1, #128	; 0x80
 8003938:	0249      	lsls	r1, r1, #9
 800393a:	430a      	orrs	r2, r1
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	e00b      	b.n	8003958 <HAL_RCC_OscConfig+0xdc>
 8003940:	4b99      	ldr	r3, [pc, #612]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	4b98      	ldr	r3, [pc, #608]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003946:	4999      	ldr	r1, [pc, #612]	; (8003bac <HAL_RCC_OscConfig+0x330>)
 8003948:	400a      	ands	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	4b96      	ldr	r3, [pc, #600]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	4b95      	ldr	r3, [pc, #596]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003952:	4997      	ldr	r1, [pc, #604]	; (8003bb0 <HAL_RCC_OscConfig+0x334>)
 8003954:	400a      	ands	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d014      	beq.n	800398a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003960:	f7ff fd1c 	bl	800339c <HAL_GetTick>
 8003964:	0003      	movs	r3, r0
 8003966:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800396a:	f7ff fd17 	bl	800339c <HAL_GetTick>
 800396e:	0002      	movs	r2, r0
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b64      	cmp	r3, #100	; 0x64
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e28a      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800397c:	4b8a      	ldr	r3, [pc, #552]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	2380      	movs	r3, #128	; 0x80
 8003982:	029b      	lsls	r3, r3, #10
 8003984:	4013      	ands	r3, r2
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0xee>
 8003988:	e015      	b.n	80039b6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800398a:	f7ff fd07 	bl	800339c <HAL_GetTick>
 800398e:	0003      	movs	r3, r0
 8003990:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003994:	f7ff fd02 	bl	800339c <HAL_GetTick>
 8003998:	0002      	movs	r2, r0
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e275      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039a6:	4b80      	ldr	r3, [pc, #512]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	2380      	movs	r3, #128	; 0x80
 80039ac:	029b      	lsls	r3, r3, #10
 80039ae:	4013      	ands	r3, r2
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x118>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2202      	movs	r2, #2
 80039bc:	4013      	ands	r3, r2
 80039be:	d100      	bne.n	80039c2 <HAL_RCC_OscConfig+0x146>
 80039c0:	e069      	b.n	8003a96 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80039c2:	4b79      	ldr	r3, [pc, #484]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	220c      	movs	r2, #12
 80039c8:	4013      	ands	r3, r2
 80039ca:	d00b      	beq.n	80039e4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80039cc:	4b76      	ldr	r3, [pc, #472]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	220c      	movs	r2, #12
 80039d2:	4013      	ands	r3, r2
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d11c      	bne.n	8003a12 <HAL_RCC_OscConfig+0x196>
 80039d8:	4b73      	ldr	r3, [pc, #460]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	2380      	movs	r3, #128	; 0x80
 80039de:	025b      	lsls	r3, r3, #9
 80039e0:	4013      	ands	r3, r2
 80039e2:	d116      	bne.n	8003a12 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039e4:	4b70      	ldr	r3, [pc, #448]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2202      	movs	r2, #2
 80039ea:	4013      	ands	r3, r2
 80039ec:	d005      	beq.n	80039fa <HAL_RCC_OscConfig+0x17e>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d001      	beq.n	80039fa <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e24b      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039fa:	4b6b      	ldr	r3, [pc, #428]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	22f8      	movs	r2, #248	; 0xf8
 8003a00:	4393      	bics	r3, r2
 8003a02:	0019      	movs	r1, r3
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	691b      	ldr	r3, [r3, #16]
 8003a08:	00da      	lsls	r2, r3, #3
 8003a0a:	4b67      	ldr	r3, [pc, #412]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a10:	e041      	b.n	8003a96 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d024      	beq.n	8003a64 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a1a:	4b63      	ldr	r3, [pc, #396]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4b62      	ldr	r3, [pc, #392]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a20:	2101      	movs	r1, #1
 8003a22:	430a      	orrs	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a26:	f7ff fcb9 	bl	800339c <HAL_GetTick>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a30:	f7ff fcb4 	bl	800339c <HAL_GetTick>
 8003a34:	0002      	movs	r2, r0
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e227      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a42:	4b59      	ldr	r3, [pc, #356]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2202      	movs	r2, #2
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d0f1      	beq.n	8003a30 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a4c:	4b56      	ldr	r3, [pc, #344]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	22f8      	movs	r2, #248	; 0xf8
 8003a52:	4393      	bics	r3, r2
 8003a54:	0019      	movs	r1, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	691b      	ldr	r3, [r3, #16]
 8003a5a:	00da      	lsls	r2, r3, #3
 8003a5c:	4b52      	ldr	r3, [pc, #328]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	601a      	str	r2, [r3, #0]
 8003a62:	e018      	b.n	8003a96 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a64:	4b50      	ldr	r3, [pc, #320]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	4b4f      	ldr	r3, [pc, #316]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	438a      	bics	r2, r1
 8003a6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a70:	f7ff fc94 	bl	800339c <HAL_GetTick>
 8003a74:	0003      	movs	r3, r0
 8003a76:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a78:	e008      	b.n	8003a8c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a7a:	f7ff fc8f 	bl	800339c <HAL_GetTick>
 8003a7e:	0002      	movs	r2, r0
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d901      	bls.n	8003a8c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e202      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a8c:	4b46      	ldr	r3, [pc, #280]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2202      	movs	r2, #2
 8003a92:	4013      	ands	r3, r2
 8003a94:	d1f1      	bne.n	8003a7a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2208      	movs	r2, #8
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	d036      	beq.n	8003b0e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69db      	ldr	r3, [r3, #28]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d019      	beq.n	8003adc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aa8:	4b3f      	ldr	r3, [pc, #252]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003aaa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003aac:	4b3e      	ldr	r3, [pc, #248]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003aae:	2101      	movs	r1, #1
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ab4:	f7ff fc72 	bl	800339c <HAL_GetTick>
 8003ab8:	0003      	movs	r3, r0
 8003aba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003abe:	f7ff fc6d 	bl	800339c <HAL_GetTick>
 8003ac2:	0002      	movs	r2, r0
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e1e0      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ad0:	4b35      	ldr	r3, [pc, #212]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d0f1      	beq.n	8003abe <HAL_RCC_OscConfig+0x242>
 8003ada:	e018      	b.n	8003b0e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003adc:	4b32      	ldr	r3, [pc, #200]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003ade:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ae0:	4b31      	ldr	r3, [pc, #196]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003ae2:	2101      	movs	r1, #1
 8003ae4:	438a      	bics	r2, r1
 8003ae6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae8:	f7ff fc58 	bl	800339c <HAL_GetTick>
 8003aec:	0003      	movs	r3, r0
 8003aee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003af0:	e008      	b.n	8003b04 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003af2:	f7ff fc53 	bl	800339c <HAL_GetTick>
 8003af6:	0002      	movs	r2, r0
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e1c6      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b04:	4b28      	ldr	r3, [pc, #160]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b08:	2202      	movs	r2, #2
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	d1f1      	bne.n	8003af2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2204      	movs	r2, #4
 8003b14:	4013      	ands	r3, r2
 8003b16:	d100      	bne.n	8003b1a <HAL_RCC_OscConfig+0x29e>
 8003b18:	e0b4      	b.n	8003c84 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1a:	201f      	movs	r0, #31
 8003b1c:	183b      	adds	r3, r7, r0
 8003b1e:	2200      	movs	r2, #0
 8003b20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b22:	4b21      	ldr	r3, [pc, #132]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b24:	69da      	ldr	r2, [r3, #28]
 8003b26:	2380      	movs	r3, #128	; 0x80
 8003b28:	055b      	lsls	r3, r3, #21
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	d110      	bne.n	8003b50 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2e:	4b1e      	ldr	r3, [pc, #120]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b30:	69da      	ldr	r2, [r3, #28]
 8003b32:	4b1d      	ldr	r3, [pc, #116]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b34:	2180      	movs	r1, #128	; 0x80
 8003b36:	0549      	lsls	r1, r1, #21
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	61da      	str	r2, [r3, #28]
 8003b3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b3e:	69da      	ldr	r2, [r3, #28]
 8003b40:	2380      	movs	r3, #128	; 0x80
 8003b42:	055b      	lsls	r3, r3, #21
 8003b44:	4013      	ands	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b4a:	183b      	adds	r3, r7, r0
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b50:	4b18      	ldr	r3, [pc, #96]	; (8003bb4 <HAL_RCC_OscConfig+0x338>)
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	2380      	movs	r3, #128	; 0x80
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d11a      	bne.n	8003b92 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b5c:	4b15      	ldr	r3, [pc, #84]	; (8003bb4 <HAL_RCC_OscConfig+0x338>)
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b14      	ldr	r3, [pc, #80]	; (8003bb4 <HAL_RCC_OscConfig+0x338>)
 8003b62:	2180      	movs	r1, #128	; 0x80
 8003b64:	0049      	lsls	r1, r1, #1
 8003b66:	430a      	orrs	r2, r1
 8003b68:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b6a:	f7ff fc17 	bl	800339c <HAL_GetTick>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b74:	f7ff fc12 	bl	800339c <HAL_GetTick>
 8003b78:	0002      	movs	r2, r0
 8003b7a:	69bb      	ldr	r3, [r7, #24]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b64      	cmp	r3, #100	; 0x64
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e185      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b86:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_OscConfig+0x338>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d0f0      	beq.n	8003b74 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d10e      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x33c>
 8003b9a:	4b03      	ldr	r3, [pc, #12]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003b9c:	6a1a      	ldr	r2, [r3, #32]
 8003b9e:	4b02      	ldr	r3, [pc, #8]	; (8003ba8 <HAL_RCC_OscConfig+0x32c>)
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	621a      	str	r2, [r3, #32]
 8003ba6:	e035      	b.n	8003c14 <HAL_RCC_OscConfig+0x398>
 8003ba8:	40021000 	.word	0x40021000
 8003bac:	fffeffff 	.word	0xfffeffff
 8003bb0:	fffbffff 	.word	0xfffbffff
 8003bb4:	40007000 	.word	0x40007000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d10c      	bne.n	8003bda <HAL_RCC_OscConfig+0x35e>
 8003bc0:	4bb6      	ldr	r3, [pc, #728]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bc2:	6a1a      	ldr	r2, [r3, #32]
 8003bc4:	4bb5      	ldr	r3, [pc, #724]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bc6:	2101      	movs	r1, #1
 8003bc8:	438a      	bics	r2, r1
 8003bca:	621a      	str	r2, [r3, #32]
 8003bcc:	4bb3      	ldr	r3, [pc, #716]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bce:	6a1a      	ldr	r2, [r3, #32]
 8003bd0:	4bb2      	ldr	r3, [pc, #712]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bd2:	2104      	movs	r1, #4
 8003bd4:	438a      	bics	r2, r1
 8003bd6:	621a      	str	r2, [r3, #32]
 8003bd8:	e01c      	b.n	8003c14 <HAL_RCC_OscConfig+0x398>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	2b05      	cmp	r3, #5
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCC_OscConfig+0x380>
 8003be2:	4bae      	ldr	r3, [pc, #696]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003be4:	6a1a      	ldr	r2, [r3, #32]
 8003be6:	4bad      	ldr	r3, [pc, #692]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003be8:	2104      	movs	r1, #4
 8003bea:	430a      	orrs	r2, r1
 8003bec:	621a      	str	r2, [r3, #32]
 8003bee:	4bab      	ldr	r3, [pc, #684]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bf0:	6a1a      	ldr	r2, [r3, #32]
 8003bf2:	4baa      	ldr	r3, [pc, #680]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bf4:	2101      	movs	r1, #1
 8003bf6:	430a      	orrs	r2, r1
 8003bf8:	621a      	str	r2, [r3, #32]
 8003bfa:	e00b      	b.n	8003c14 <HAL_RCC_OscConfig+0x398>
 8003bfc:	4ba7      	ldr	r3, [pc, #668]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	4ba6      	ldr	r3, [pc, #664]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c02:	2101      	movs	r1, #1
 8003c04:	438a      	bics	r2, r1
 8003c06:	621a      	str	r2, [r3, #32]
 8003c08:	4ba4      	ldr	r3, [pc, #656]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c0a:	6a1a      	ldr	r2, [r3, #32]
 8003c0c:	4ba3      	ldr	r3, [pc, #652]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c0e:	2104      	movs	r1, #4
 8003c10:	438a      	bics	r2, r1
 8003c12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d014      	beq.n	8003c46 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1c:	f7ff fbbe 	bl	800339c <HAL_GetTick>
 8003c20:	0003      	movs	r3, r0
 8003c22:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c24:	e009      	b.n	8003c3a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c26:	f7ff fbb9 	bl	800339c <HAL_GetTick>
 8003c2a:	0002      	movs	r2, r0
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	4a9b      	ldr	r2, [pc, #620]	; (8003ea0 <HAL_RCC_OscConfig+0x624>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e12b      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c3a:	4b98      	ldr	r3, [pc, #608]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c3c:	6a1b      	ldr	r3, [r3, #32]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	4013      	ands	r3, r2
 8003c42:	d0f0      	beq.n	8003c26 <HAL_RCC_OscConfig+0x3aa>
 8003c44:	e013      	b.n	8003c6e <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c46:	f7ff fba9 	bl	800339c <HAL_GetTick>
 8003c4a:	0003      	movs	r3, r0
 8003c4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c4e:	e009      	b.n	8003c64 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c50:	f7ff fba4 	bl	800339c <HAL_GetTick>
 8003c54:	0002      	movs	r2, r0
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	4a91      	ldr	r2, [pc, #580]	; (8003ea0 <HAL_RCC_OscConfig+0x624>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e116      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c64:	4b8d      	ldr	r3, [pc, #564]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	2202      	movs	r2, #2
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c6e:	231f      	movs	r3, #31
 8003c70:	18fb      	adds	r3, r7, r3
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d105      	bne.n	8003c84 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c78:	4b88      	ldr	r3, [pc, #544]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	4b87      	ldr	r3, [pc, #540]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c7e:	4989      	ldr	r1, [pc, #548]	; (8003ea4 <HAL_RCC_OscConfig+0x628>)
 8003c80:	400a      	ands	r2, r1
 8003c82:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2210      	movs	r2, #16
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d12a      	bne.n	8003cec <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003c96:	4b81      	ldr	r3, [pc, #516]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c9a:	4b80      	ldr	r3, [pc, #512]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003c9c:	2104      	movs	r1, #4
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003ca2:	4b7e      	ldr	r3, [pc, #504]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ca6:	4b7d      	ldr	r3, [pc, #500]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003ca8:	2101      	movs	r1, #1
 8003caa:	430a      	orrs	r2, r1
 8003cac:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cae:	f7ff fb75 	bl	800339c <HAL_GetTick>
 8003cb2:	0003      	movs	r3, r0
 8003cb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003cb8:	f7ff fb70 	bl	800339c <HAL_GetTick>
 8003cbc:	0002      	movs	r2, r0
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e0e3      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003cca:	4b74      	ldr	r3, [pc, #464]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cce:	2202      	movs	r2, #2
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	d0f1      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003cd4:	4b71      	ldr	r3, [pc, #452]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003cd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cd8:	22f8      	movs	r2, #248	; 0xf8
 8003cda:	4393      	bics	r3, r2
 8003cdc:	0019      	movs	r1, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	699b      	ldr	r3, [r3, #24]
 8003ce2:	00da      	lsls	r2, r3, #3
 8003ce4:	4b6d      	ldr	r3, [pc, #436]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	635a      	str	r2, [r3, #52]	; 0x34
 8003cea:	e034      	b.n	8003d56 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	3305      	adds	r3, #5
 8003cf2:	d111      	bne.n	8003d18 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8003cf4:	4b69      	ldr	r3, [pc, #420]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003cf6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003cf8:	4b68      	ldr	r3, [pc, #416]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003cfa:	2104      	movs	r1, #4
 8003cfc:	438a      	bics	r2, r1
 8003cfe:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8003d00:	4b66      	ldr	r3, [pc, #408]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d04:	22f8      	movs	r2, #248	; 0xf8
 8003d06:	4393      	bics	r3, r2
 8003d08:	0019      	movs	r1, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	699b      	ldr	r3, [r3, #24]
 8003d0e:	00da      	lsls	r2, r3, #3
 8003d10:	4b62      	ldr	r3, [pc, #392]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d12:	430a      	orrs	r2, r1
 8003d14:	635a      	str	r2, [r3, #52]	; 0x34
 8003d16:	e01e      	b.n	8003d56 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003d18:	4b60      	ldr	r3, [pc, #384]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d1c:	4b5f      	ldr	r3, [pc, #380]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d1e:	2104      	movs	r1, #4
 8003d20:	430a      	orrs	r2, r1
 8003d22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8003d24:	4b5d      	ldr	r3, [pc, #372]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d28:	4b5c      	ldr	r3, [pc, #368]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	438a      	bics	r2, r1
 8003d2e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d30:	f7ff fb34 	bl	800339c <HAL_GetTick>
 8003d34:	0003      	movs	r3, r0
 8003d36:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003d3a:	f7ff fb2f 	bl	800339c <HAL_GetTick>
 8003d3e:	0002      	movs	r2, r0
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e0a2      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003d4c:	4b53      	ldr	r3, [pc, #332]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d50:	2202      	movs	r2, #2
 8003d52:	4013      	ands	r3, r2
 8003d54:	d1f1      	bne.n	8003d3a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d100      	bne.n	8003d60 <HAL_RCC_OscConfig+0x4e4>
 8003d5e:	e097      	b.n	8003e90 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d60:	4b4e      	ldr	r3, [pc, #312]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	220c      	movs	r2, #12
 8003d66:	4013      	ands	r3, r2
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d100      	bne.n	8003d6e <HAL_RCC_OscConfig+0x4f2>
 8003d6c:	e06b      	b.n	8003e46 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d14c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d76:	4b49      	ldr	r3, [pc, #292]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	4b48      	ldr	r3, [pc, #288]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003d7c:	494a      	ldr	r1, [pc, #296]	; (8003ea8 <HAL_RCC_OscConfig+0x62c>)
 8003d7e:	400a      	ands	r2, r1
 8003d80:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d82:	f7ff fb0b 	bl	800339c <HAL_GetTick>
 8003d86:	0003      	movs	r3, r0
 8003d88:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d8c:	f7ff fb06 	bl	800339c <HAL_GetTick>
 8003d90:	0002      	movs	r2, r0
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e079      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d9e:	4b3f      	ldr	r3, [pc, #252]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	2380      	movs	r3, #128	; 0x80
 8003da4:	049b      	lsls	r3, r3, #18
 8003da6:	4013      	ands	r3, r2
 8003da8:	d1f0      	bne.n	8003d8c <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003daa:	4b3c      	ldr	r3, [pc, #240]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dae:	220f      	movs	r2, #15
 8003db0:	4393      	bics	r3, r2
 8003db2:	0019      	movs	r1, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db8:	4b38      	ldr	r3, [pc, #224]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dba:	430a      	orrs	r2, r1
 8003dbc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003dbe:	4b37      	ldr	r3, [pc, #220]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	4a3a      	ldr	r2, [pc, #232]	; (8003eac <HAL_RCC_OscConfig+0x630>)
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	0019      	movs	r1, r3
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd0:	431a      	orrs	r2, r3
 8003dd2:	4b32      	ldr	r3, [pc, #200]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dd8:	4b30      	ldr	r3, [pc, #192]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	4b2f      	ldr	r3, [pc, #188]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003dde:	2180      	movs	r1, #128	; 0x80
 8003de0:	0449      	lsls	r1, r1, #17
 8003de2:	430a      	orrs	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de6:	f7ff fad9 	bl	800339c <HAL_GetTick>
 8003dea:	0003      	movs	r3, r0
 8003dec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003df0:	f7ff fad4 	bl	800339c <HAL_GetTick>
 8003df4:	0002      	movs	r2, r0
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e047      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e02:	4b26      	ldr	r3, [pc, #152]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	2380      	movs	r3, #128	; 0x80
 8003e08:	049b      	lsls	r3, r3, #18
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCC_OscConfig+0x574>
 8003e0e:	e03f      	b.n	8003e90 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e10:	4b22      	ldr	r3, [pc, #136]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	4b21      	ldr	r3, [pc, #132]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e16:	4924      	ldr	r1, [pc, #144]	; (8003ea8 <HAL_RCC_OscConfig+0x62c>)
 8003e18:	400a      	ands	r2, r1
 8003e1a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1c:	f7ff fabe 	bl	800339c <HAL_GetTick>
 8003e20:	0003      	movs	r3, r0
 8003e22:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e26:	f7ff fab9 	bl	800339c <HAL_GetTick>
 8003e2a:	0002      	movs	r2, r0
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e02c      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e38:	4b18      	ldr	r3, [pc, #96]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	2380      	movs	r3, #128	; 0x80
 8003e3e:	049b      	lsls	r3, r3, #18
 8003e40:	4013      	ands	r3, r2
 8003e42:	d1f0      	bne.n	8003e26 <HAL_RCC_OscConfig+0x5aa>
 8003e44:	e024      	b.n	8003e90 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d101      	bne.n	8003e52 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e01f      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8003e52:	4b12      	ldr	r3, [pc, #72]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8003e58:	4b10      	ldr	r3, [pc, #64]	; (8003e9c <HAL_RCC_OscConfig+0x620>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	697a      	ldr	r2, [r7, #20]
 8003e60:	2380      	movs	r3, #128	; 0x80
 8003e62:	025b      	lsls	r3, r3, #9
 8003e64:	401a      	ands	r2, r3
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d10e      	bne.n	8003e8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	220f      	movs	r2, #15
 8003e72:	401a      	ands	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d107      	bne.n	8003e8c <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	23f0      	movs	r3, #240	; 0xf0
 8003e80:	039b      	lsls	r3, r3, #14
 8003e82:	401a      	ands	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	0018      	movs	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b008      	add	sp, #32
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			; (mov r8, r8)
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	00001388 	.word	0x00001388
 8003ea4:	efffffff 	.word	0xefffffff
 8003ea8:	feffffff 	.word	0xfeffffff
 8003eac:	ffc2ffff 	.word	0xffc2ffff

08003eb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e0b3      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ec4:	4b5b      	ldr	r3, [pc, #364]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	4013      	ands	r3, r2
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d911      	bls.n	8003ef6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ed2:	4b58      	ldr	r3, [pc, #352]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	4393      	bics	r3, r2
 8003eda:	0019      	movs	r1, r3
 8003edc:	4b55      	ldr	r3, [pc, #340]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ee4:	4b53      	ldr	r3, [pc, #332]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4013      	ands	r3, r2
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d001      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e09a      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2202      	movs	r2, #2
 8003efc:	4013      	ands	r3, r2
 8003efe:	d015      	beq.n	8003f2c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2204      	movs	r2, #4
 8003f06:	4013      	ands	r3, r2
 8003f08:	d006      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003f0a:	4b4b      	ldr	r3, [pc, #300]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f0c:	685a      	ldr	r2, [r3, #4]
 8003f0e:	4b4a      	ldr	r3, [pc, #296]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f10:	21e0      	movs	r1, #224	; 0xe0
 8003f12:	00c9      	lsls	r1, r1, #3
 8003f14:	430a      	orrs	r2, r1
 8003f16:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f18:	4b47      	ldr	r3, [pc, #284]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	22f0      	movs	r2, #240	; 0xf0
 8003f1e:	4393      	bics	r3, r2
 8003f20:	0019      	movs	r1, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	4b44      	ldr	r3, [pc, #272]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2201      	movs	r2, #1
 8003f32:	4013      	ands	r3, r2
 8003f34:	d040      	beq.n	8003fb8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3e:	4b3e      	ldr	r3, [pc, #248]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	2380      	movs	r3, #128	; 0x80
 8003f44:	029b      	lsls	r3, r3, #10
 8003f46:	4013      	ands	r3, r2
 8003f48:	d114      	bne.n	8003f74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e06e      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d107      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f56:	4b38      	ldr	r3, [pc, #224]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	2380      	movs	r3, #128	; 0x80
 8003f5c:	049b      	lsls	r3, r3, #18
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d108      	bne.n	8003f74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e062      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f66:	4b34      	ldr	r3, [pc, #208]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d101      	bne.n	8003f74 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e05b      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f74:	4b30      	ldr	r3, [pc, #192]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2203      	movs	r2, #3
 8003f7a:	4393      	bics	r3, r2
 8003f7c:	0019      	movs	r1, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685a      	ldr	r2, [r3, #4]
 8003f82:	4b2d      	ldr	r3, [pc, #180]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f88:	f7ff fa08 	bl	800339c <HAL_GetTick>
 8003f8c:	0003      	movs	r3, r0
 8003f8e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f90:	e009      	b.n	8003fa6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f92:	f7ff fa03 	bl	800339c <HAL_GetTick>
 8003f96:	0002      	movs	r2, r0
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	4a27      	ldr	r2, [pc, #156]	; (800403c <HAL_RCC_ClockConfig+0x18c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e042      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fa6:	4b24      	ldr	r3, [pc, #144]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	220c      	movs	r2, #12
 8003fac:	401a      	ands	r2, r3
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d1ec      	bne.n	8003f92 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fb8:	4b1e      	ldr	r3, [pc, #120]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	429a      	cmp	r2, r3
 8003fc4:	d211      	bcs.n	8003fea <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fc6:	4b1b      	ldr	r3, [pc, #108]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	4393      	bics	r3, r2
 8003fce:	0019      	movs	r1, r3
 8003fd0:	4b18      	ldr	r3, [pc, #96]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd8:	4b16      	ldr	r3, [pc, #88]	; (8004034 <HAL_RCC_ClockConfig+0x184>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	4013      	ands	r3, r2
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d001      	beq.n	8003fea <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e020      	b.n	800402c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2204      	movs	r2, #4
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	d009      	beq.n	8004008 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff4:	4b10      	ldr	r3, [pc, #64]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	4a11      	ldr	r2, [pc, #68]	; (8004040 <HAL_RCC_ClockConfig+0x190>)
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	0019      	movs	r1, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68da      	ldr	r2, [r3, #12]
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8004004:	430a      	orrs	r2, r1
 8004006:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004008:	f000 f820 	bl	800404c <HAL_RCC_GetSysClockFreq>
 800400c:	0001      	movs	r1, r0
 800400e:	4b0a      	ldr	r3, [pc, #40]	; (8004038 <HAL_RCC_ClockConfig+0x188>)
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	091b      	lsrs	r3, r3, #4
 8004014:	220f      	movs	r2, #15
 8004016:	4013      	ands	r3, r2
 8004018:	4a0a      	ldr	r2, [pc, #40]	; (8004044 <HAL_RCC_ClockConfig+0x194>)
 800401a:	5cd3      	ldrb	r3, [r2, r3]
 800401c:	000a      	movs	r2, r1
 800401e:	40da      	lsrs	r2, r3
 8004020:	4b09      	ldr	r3, [pc, #36]	; (8004048 <HAL_RCC_ClockConfig+0x198>)
 8004022:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004024:	2000      	movs	r0, #0
 8004026:	f7ff f973 	bl	8003310 <HAL_InitTick>
  
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	0018      	movs	r0, r3
 800402e:	46bd      	mov	sp, r7
 8004030:	b004      	add	sp, #16
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40022000 	.word	0x40022000
 8004038:	40021000 	.word	0x40021000
 800403c:	00001388 	.word	0x00001388
 8004040:	fffff8ff 	.word	0xfffff8ff
 8004044:	080098d8 	.word	0x080098d8
 8004048:	20000000 	.word	0x20000000

0800404c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b086      	sub	sp, #24
 8004050:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004066:	4b20      	ldr	r3, [pc, #128]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	220c      	movs	r2, #12
 8004070:	4013      	ands	r3, r2
 8004072:	2b04      	cmp	r3, #4
 8004074:	d002      	beq.n	800407c <HAL_RCC_GetSysClockFreq+0x30>
 8004076:	2b08      	cmp	r3, #8
 8004078:	d003      	beq.n	8004082 <HAL_RCC_GetSysClockFreq+0x36>
 800407a:	e02c      	b.n	80040d6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800407c:	4b1b      	ldr	r3, [pc, #108]	; (80040ec <HAL_RCC_GetSysClockFreq+0xa0>)
 800407e:	613b      	str	r3, [r7, #16]
      break;
 8004080:	e02c      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	0c9b      	lsrs	r3, r3, #18
 8004086:	220f      	movs	r2, #15
 8004088:	4013      	ands	r3, r2
 800408a:	4a19      	ldr	r2, [pc, #100]	; (80040f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800408c:	5cd3      	ldrb	r3, [r2, r3]
 800408e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004090:	4b15      	ldr	r3, [pc, #84]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004094:	220f      	movs	r2, #15
 8004096:	4013      	ands	r3, r2
 8004098:	4a16      	ldr	r2, [pc, #88]	; (80040f4 <HAL_RCC_GetSysClockFreq+0xa8>)
 800409a:	5cd3      	ldrb	r3, [r2, r3]
 800409c:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	025b      	lsls	r3, r3, #9
 80040a4:	4013      	ands	r3, r2
 80040a6:	d009      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040a8:	68b9      	ldr	r1, [r7, #8]
 80040aa:	4810      	ldr	r0, [pc, #64]	; (80040ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80040ac:	f7fc f848 	bl	8000140 <__udivsi3>
 80040b0:	0003      	movs	r3, r0
 80040b2:	001a      	movs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4353      	muls	r3, r2
 80040b8:	617b      	str	r3, [r7, #20]
 80040ba:	e009      	b.n	80040d0 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	000a      	movs	r2, r1
 80040c0:	0152      	lsls	r2, r2, #5
 80040c2:	1a52      	subs	r2, r2, r1
 80040c4:	0193      	lsls	r3, r2, #6
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	185b      	adds	r3, r3, r1
 80040cc:	021b      	lsls	r3, r3, #8
 80040ce:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	613b      	str	r3, [r7, #16]
      break;
 80040d4:	e002      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040d6:	4b05      	ldr	r3, [pc, #20]	; (80040ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80040d8:	613b      	str	r3, [r7, #16]
      break;
 80040da:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80040dc:	693b      	ldr	r3, [r7, #16]
}
 80040de:	0018      	movs	r0, r3
 80040e0:	46bd      	mov	sp, r7
 80040e2:	b006      	add	sp, #24
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	40021000 	.word	0x40021000
 80040ec:	007a1200 	.word	0x007a1200
 80040f0:	0800c17c 	.word	0x0800c17c
 80040f4:	0800c18c 	.word	0x0800c18c

080040f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040fc:	4b02      	ldr	r3, [pc, #8]	; (8004108 <HAL_RCC_GetHCLKFreq+0x10>)
 80040fe:	681b      	ldr	r3, [r3, #0]
}
 8004100:	0018      	movs	r0, r3
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			; (mov r8, r8)
 8004108:	20000000 	.word	0x20000000

0800410c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004110:	f7ff fff2 	bl	80040f8 <HAL_RCC_GetHCLKFreq>
 8004114:	0001      	movs	r1, r0
 8004116:	4b06      	ldr	r3, [pc, #24]	; (8004130 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	0a1b      	lsrs	r3, r3, #8
 800411c:	2207      	movs	r2, #7
 800411e:	4013      	ands	r3, r2
 8004120:	4a04      	ldr	r2, [pc, #16]	; (8004134 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004122:	5cd3      	ldrb	r3, [r2, r3]
 8004124:	40d9      	lsrs	r1, r3
 8004126:	000b      	movs	r3, r1
}    
 8004128:	0018      	movs	r0, r3
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	46c0      	nop			; (mov r8, r8)
 8004130:	40021000 	.word	0x40021000
 8004134:	080098e8 	.word	0x080098e8

08004138 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004144:	2300      	movs	r3, #0
 8004146:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	2380      	movs	r3, #128	; 0x80
 800414e:	025b      	lsls	r3, r3, #9
 8004150:	4013      	ands	r3, r2
 8004152:	d100      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004154:	e08e      	b.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004156:	2017      	movs	r0, #23
 8004158:	183b      	adds	r3, r7, r0
 800415a:	2200      	movs	r2, #0
 800415c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800415e:	4b57      	ldr	r3, [pc, #348]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004160:	69da      	ldr	r2, [r3, #28]
 8004162:	2380      	movs	r3, #128	; 0x80
 8004164:	055b      	lsls	r3, r3, #21
 8004166:	4013      	ands	r3, r2
 8004168:	d110      	bne.n	800418c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800416a:	4b54      	ldr	r3, [pc, #336]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800416c:	69da      	ldr	r2, [r3, #28]
 800416e:	4b53      	ldr	r3, [pc, #332]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004170:	2180      	movs	r1, #128	; 0x80
 8004172:	0549      	lsls	r1, r1, #21
 8004174:	430a      	orrs	r2, r1
 8004176:	61da      	str	r2, [r3, #28]
 8004178:	4b50      	ldr	r3, [pc, #320]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800417a:	69da      	ldr	r2, [r3, #28]
 800417c:	2380      	movs	r3, #128	; 0x80
 800417e:	055b      	lsls	r3, r3, #21
 8004180:	4013      	ands	r3, r2
 8004182:	60bb      	str	r3, [r7, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004186:	183b      	adds	r3, r7, r0
 8004188:	2201      	movs	r2, #1
 800418a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800418c:	4b4c      	ldr	r3, [pc, #304]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	2380      	movs	r3, #128	; 0x80
 8004192:	005b      	lsls	r3, r3, #1
 8004194:	4013      	ands	r3, r2
 8004196:	d11a      	bne.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004198:	4b49      	ldr	r3, [pc, #292]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4b48      	ldr	r3, [pc, #288]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 800419e:	2180      	movs	r1, #128	; 0x80
 80041a0:	0049      	lsls	r1, r1, #1
 80041a2:	430a      	orrs	r2, r1
 80041a4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041a6:	f7ff f8f9 	bl	800339c <HAL_GetTick>
 80041aa:	0003      	movs	r3, r0
 80041ac:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ae:	e008      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041b0:	f7ff f8f4 	bl	800339c <HAL_GetTick>
 80041b4:	0002      	movs	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b64      	cmp	r3, #100	; 0x64
 80041bc:	d901      	bls.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e077      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c2:	4b3f      	ldr	r3, [pc, #252]	; (80042c0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 80041c4:	681a      	ldr	r2, [r3, #0]
 80041c6:	2380      	movs	r3, #128	; 0x80
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	4013      	ands	r3, r2
 80041cc:	d0f0      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041ce:	4b3b      	ldr	r3, [pc, #236]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80041d0:	6a1a      	ldr	r2, [r3, #32]
 80041d2:	23c0      	movs	r3, #192	; 0xc0
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	4013      	ands	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d034      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x112>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685a      	ldr	r2, [r3, #4]
 80041e4:	23c0      	movs	r3, #192	; 0xc0
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	4013      	ands	r3, r2
 80041ea:	68fa      	ldr	r2, [r7, #12]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d02c      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041f0:	4b32      	ldr	r3, [pc, #200]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	4a33      	ldr	r2, [pc, #204]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041fa:	4b30      	ldr	r3, [pc, #192]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80041fc:	6a1a      	ldr	r2, [r3, #32]
 80041fe:	4b2f      	ldr	r3, [pc, #188]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004200:	2180      	movs	r1, #128	; 0x80
 8004202:	0249      	lsls	r1, r1, #9
 8004204:	430a      	orrs	r2, r1
 8004206:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004208:	4b2c      	ldr	r3, [pc, #176]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800420a:	6a1a      	ldr	r2, [r3, #32]
 800420c:	4b2b      	ldr	r3, [pc, #172]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800420e:	492e      	ldr	r1, [pc, #184]	; (80042c8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8004210:	400a      	ands	r2, r1
 8004212:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004214:	4b29      	ldr	r3, [pc, #164]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2201      	movs	r2, #1
 800421e:	4013      	ands	r3, r2
 8004220:	d013      	beq.n	800424a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004222:	f7ff f8bb 	bl	800339c <HAL_GetTick>
 8004226:	0003      	movs	r3, r0
 8004228:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800422a:	e009      	b.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800422c:	f7ff f8b6 	bl	800339c <HAL_GetTick>
 8004230:	0002      	movs	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	4a25      	ldr	r2, [pc, #148]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d901      	bls.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 800423c:	2303      	movs	r3, #3
 800423e:	e038      	b.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004240:	4b1e      	ldr	r3, [pc, #120]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	2202      	movs	r2, #2
 8004246:	4013      	ands	r3, r2
 8004248:	d0f0      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800424a:	4b1c      	ldr	r3, [pc, #112]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	4a1d      	ldr	r2, [pc, #116]	; (80042c4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8004250:	4013      	ands	r3, r2
 8004252:	0019      	movs	r1, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	4b18      	ldr	r3, [pc, #96]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800425a:	430a      	orrs	r2, r1
 800425c:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800425e:	2317      	movs	r3, #23
 8004260:	18fb      	adds	r3, r7, r3
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d105      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004268:	4b14      	ldr	r3, [pc, #80]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	4b13      	ldr	r3, [pc, #76]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800426e:	4918      	ldr	r1, [pc, #96]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8004270:	400a      	ands	r2, r1
 8004272:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2201      	movs	r2, #1
 800427a:	4013      	ands	r3, r2
 800427c:	d009      	beq.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800427e:	4b0f      	ldr	r3, [pc, #60]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8004280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004282:	2203      	movs	r2, #3
 8004284:	4393      	bics	r3, r2
 8004286:	0019      	movs	r1, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800428e:	430a      	orrs	r2, r1
 8004290:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2220      	movs	r2, #32
 8004298:	4013      	ands	r3, r2
 800429a:	d009      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800429c:	4b07      	ldr	r3, [pc, #28]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	2210      	movs	r2, #16
 80042a2:	4393      	bics	r3, r2
 80042a4:	0019      	movs	r1, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	4b04      	ldr	r3, [pc, #16]	; (80042bc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80042ac:	430a      	orrs	r2, r1
 80042ae:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	0018      	movs	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b006      	add	sp, #24
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	40021000 	.word	0x40021000
 80042c0:	40007000 	.word	0x40007000
 80042c4:	fffffcff 	.word	0xfffffcff
 80042c8:	fffeffff 	.word	0xfffeffff
 80042cc:	00001388 	.word	0x00001388
 80042d0:	efffffff 	.word	0xefffffff

080042d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e0a8      	b.n	8004438 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d109      	bne.n	8004302 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	2382      	movs	r3, #130	; 0x82
 80042f4:	005b      	lsls	r3, r3, #1
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d009      	beq.n	800430e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	61da      	str	r2, [r3, #28]
 8004300:	e005      	b.n	800430e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	225d      	movs	r2, #93	; 0x5d
 8004318:	5c9b      	ldrb	r3, [r3, r2]
 800431a:	b2db      	uxtb	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d107      	bne.n	8004330 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	225c      	movs	r2, #92	; 0x5c
 8004324:	2100      	movs	r1, #0
 8004326:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	0018      	movs	r0, r3
 800432c:	f7fe fea6 	bl	800307c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	225d      	movs	r2, #93	; 0x5d
 8004334:	2102      	movs	r1, #2
 8004336:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	2140      	movs	r1, #64	; 0x40
 8004344:	438a      	bics	r2, r1
 8004346:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	23e0      	movs	r3, #224	; 0xe0
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	429a      	cmp	r2, r3
 8004352:	d902      	bls.n	800435a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004354:	2300      	movs	r3, #0
 8004356:	60fb      	str	r3, [r7, #12]
 8004358:	e002      	b.n	8004360 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	015b      	lsls	r3, r3, #5
 800435e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	23f0      	movs	r3, #240	; 0xf0
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	429a      	cmp	r2, r3
 800436a:	d008      	beq.n	800437e <HAL_SPI_Init+0xaa>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	23e0      	movs	r3, #224	; 0xe0
 8004372:	00db      	lsls	r3, r3, #3
 8004374:	429a      	cmp	r2, r3
 8004376:	d002      	beq.n	800437e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	2382      	movs	r3, #130	; 0x82
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	401a      	ands	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6899      	ldr	r1, [r3, #8]
 800438c:	2384      	movs	r3, #132	; 0x84
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	400b      	ands	r3, r1
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	2102      	movs	r1, #2
 800439a:	400b      	ands	r3, r1
 800439c:	431a      	orrs	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	2101      	movs	r1, #1
 80043a4:	400b      	ands	r3, r1
 80043a6:	431a      	orrs	r2, r3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6999      	ldr	r1, [r3, #24]
 80043ac:	2380      	movs	r3, #128	; 0x80
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	400b      	ands	r3, r1
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	2138      	movs	r1, #56	; 0x38
 80043ba:	400b      	ands	r3, r1
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	2180      	movs	r1, #128	; 0x80
 80043c4:	400b      	ands	r3, r1
 80043c6:	431a      	orrs	r2, r3
 80043c8:	0011      	movs	r1, r2
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80043ce:	2380      	movs	r3, #128	; 0x80
 80043d0:	019b      	lsls	r3, r3, #6
 80043d2:	401a      	ands	r2, r3
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	0c1b      	lsrs	r3, r3, #16
 80043e2:	2204      	movs	r2, #4
 80043e4:	401a      	ands	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	2110      	movs	r1, #16
 80043ec:	400b      	ands	r3, r1
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043f4:	2108      	movs	r1, #8
 80043f6:	400b      	ands	r3, r1
 80043f8:	431a      	orrs	r2, r3
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68d9      	ldr	r1, [r3, #12]
 80043fe:	23f0      	movs	r3, #240	; 0xf0
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	400b      	ands	r3, r1
 8004404:	431a      	orrs	r2, r3
 8004406:	0011      	movs	r1, r2
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	2380      	movs	r3, #128	; 0x80
 800440c:	015b      	lsls	r3, r3, #5
 800440e:	401a      	ands	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	430a      	orrs	r2, r1
 8004416:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	69da      	ldr	r2, [r3, #28]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4907      	ldr	r1, [pc, #28]	; (8004440 <HAL_SPI_Init+0x16c>)
 8004424:	400a      	ands	r2, r1
 8004426:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	225d      	movs	r2, #93	; 0x5d
 8004432:	2101      	movs	r1, #1
 8004434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	0018      	movs	r0, r3
 800443a:	46bd      	mov	sp, r7
 800443c:	b004      	add	sp, #16
 800443e:	bd80      	pop	{r7, pc}
 8004440:	fffff7ff 	.word	0xfffff7ff

08004444 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	603b      	str	r3, [r7, #0]
 8004450:	1dbb      	adds	r3, r7, #6
 8004452:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004454:	231f      	movs	r3, #31
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	2200      	movs	r2, #0
 800445a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	225c      	movs	r2, #92	; 0x5c
 8004460:	5c9b      	ldrb	r3, [r3, r2]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_SPI_Transmit+0x26>
 8004466:	2302      	movs	r3, #2
 8004468:	e147      	b.n	80046fa <HAL_SPI_Transmit+0x2b6>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	225c      	movs	r2, #92	; 0x5c
 800446e:	2101      	movs	r1, #1
 8004470:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004472:	f7fe ff93 	bl	800339c <HAL_GetTick>
 8004476:	0003      	movs	r3, r0
 8004478:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800447a:	2316      	movs	r3, #22
 800447c:	18fb      	adds	r3, r7, r3
 800447e:	1dba      	adds	r2, r7, #6
 8004480:	8812      	ldrh	r2, [r2, #0]
 8004482:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	225d      	movs	r2, #93	; 0x5d
 8004488:	5c9b      	ldrb	r3, [r3, r2]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b01      	cmp	r3, #1
 800448e:	d004      	beq.n	800449a <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8004490:	231f      	movs	r3, #31
 8004492:	18fb      	adds	r3, r7, r3
 8004494:	2202      	movs	r2, #2
 8004496:	701a      	strb	r2, [r3, #0]
    goto error;
 8004498:	e128      	b.n	80046ec <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <HAL_SPI_Transmit+0x64>
 80044a0:	1dbb      	adds	r3, r7, #6
 80044a2:	881b      	ldrh	r3, [r3, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80044a8:	231f      	movs	r3, #31
 80044aa:	18fb      	adds	r3, r7, r3
 80044ac:	2201      	movs	r2, #1
 80044ae:	701a      	strb	r2, [r3, #0]
    goto error;
 80044b0:	e11c      	b.n	80046ec <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	225d      	movs	r2, #93	; 0x5d
 80044b6:	2103      	movs	r1, #3
 80044b8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	1dba      	adds	r2, r7, #6
 80044ca:	8812      	ldrh	r2, [r2, #0]
 80044cc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	1dba      	adds	r2, r7, #6
 80044d2:	8812      	ldrh	r2, [r2, #0]
 80044d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2244      	movs	r2, #68	; 0x44
 80044e0:	2100      	movs	r1, #0
 80044e2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2246      	movs	r2, #70	; 0x46
 80044e8:	2100      	movs	r1, #0
 80044ea:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	2380      	movs	r3, #128	; 0x80
 80044fe:	021b      	lsls	r3, r3, #8
 8004500:	429a      	cmp	r2, r3
 8004502:	d110      	bne.n	8004526 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2140      	movs	r1, #64	; 0x40
 8004510:	438a      	bics	r2, r1
 8004512:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	2180      	movs	r1, #128	; 0x80
 8004520:	01c9      	lsls	r1, r1, #7
 8004522:	430a      	orrs	r2, r1
 8004524:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2240      	movs	r2, #64	; 0x40
 800452e:	4013      	ands	r3, r2
 8004530:	2b40      	cmp	r3, #64	; 0x40
 8004532:	d007      	beq.n	8004544 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2140      	movs	r1, #64	; 0x40
 8004540:	430a      	orrs	r2, r1
 8004542:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	68da      	ldr	r2, [r3, #12]
 8004548:	23e0      	movs	r3, #224	; 0xe0
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	429a      	cmp	r2, r3
 800454e:	d952      	bls.n	80045f6 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d004      	beq.n	8004562 <HAL_SPI_Transmit+0x11e>
 8004558:	2316      	movs	r3, #22
 800455a:	18fb      	adds	r3, r7, r3
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d143      	bne.n	80045ea <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004566:	881a      	ldrh	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004572:	1c9a      	adds	r2, r3, #2
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800457c:	b29b      	uxth	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b29a      	uxth	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004586:	e030      	b.n	80045ea <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	2202      	movs	r2, #2
 8004590:	4013      	ands	r3, r2
 8004592:	2b02      	cmp	r3, #2
 8004594:	d112      	bne.n	80045bc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459a:	881a      	ldrh	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a6:	1c9a      	adds	r2, r3, #2
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045ba:	e016      	b.n	80045ea <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045bc:	f7fe feee 	bl	800339c <HAL_GetTick>
 80045c0:	0002      	movs	r2, r0
 80045c2:	69bb      	ldr	r3, [r7, #24]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	683a      	ldr	r2, [r7, #0]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d802      	bhi.n	80045d2 <HAL_SPI_Transmit+0x18e>
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	3301      	adds	r3, #1
 80045d0:	d102      	bne.n	80045d8 <HAL_SPI_Transmit+0x194>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d108      	bne.n	80045ea <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80045d8:	231f      	movs	r3, #31
 80045da:	18fb      	adds	r3, r7, r3
 80045dc:	2203      	movs	r2, #3
 80045de:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	225d      	movs	r2, #93	; 0x5d
 80045e4:	2101      	movs	r1, #1
 80045e6:	5499      	strb	r1, [r3, r2]
          goto error;
 80045e8:	e080      	b.n	80046ec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1c9      	bne.n	8004588 <HAL_SPI_Transmit+0x144>
 80045f4:	e053      	b.n	800469e <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d004      	beq.n	8004608 <HAL_SPI_Transmit+0x1c4>
 80045fe:	2316      	movs	r3, #22
 8004600:	18fb      	adds	r3, r7, r3
 8004602:	881b      	ldrh	r3, [r3, #0]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d145      	bne.n	8004694 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	330c      	adds	r3, #12
 8004612:	7812      	ldrb	r2, [r2, #0]
 8004614:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461a:	1c5a      	adds	r2, r3, #1
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004624:	b29b      	uxth	r3, r3
 8004626:	3b01      	subs	r3, #1
 8004628:	b29a      	uxth	r2, r3
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800462e:	e031      	b.n	8004694 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	2202      	movs	r2, #2
 8004638:	4013      	ands	r3, r2
 800463a:	2b02      	cmp	r3, #2
 800463c:	d113      	bne.n	8004666 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	330c      	adds	r3, #12
 8004648:	7812      	ldrb	r2, [r2, #0]
 800464a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004664:	e016      	b.n	8004694 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004666:	f7fe fe99 	bl	800339c <HAL_GetTick>
 800466a:	0002      	movs	r2, r0
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d802      	bhi.n	800467c <HAL_SPI_Transmit+0x238>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	3301      	adds	r3, #1
 800467a:	d102      	bne.n	8004682 <HAL_SPI_Transmit+0x23e>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d108      	bne.n	8004694 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8004682:	231f      	movs	r3, #31
 8004684:	18fb      	adds	r3, r7, r3
 8004686:	2203      	movs	r2, #3
 8004688:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	225d      	movs	r2, #93	; 0x5d
 800468e:	2101      	movs	r1, #1
 8004690:	5499      	strb	r1, [r3, r2]
          goto error;
 8004692:	e02b      	b.n	80046ec <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004698:	b29b      	uxth	r3, r3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1c8      	bne.n	8004630 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	6839      	ldr	r1, [r7, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f95d 	bl	8004964 <SPI_EndRxTxTransaction>
 80046aa:	1e03      	subs	r3, r0, #0
 80046ac:	d002      	beq.n	80046b4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d10a      	bne.n	80046d2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046bc:	2300      	movs	r3, #0
 80046be:	613b      	str	r3, [r7, #16]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	68db      	ldr	r3, [r3, #12]
 80046c6:	613b      	str	r3, [r7, #16]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d004      	beq.n	80046e4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80046da:	231f      	movs	r3, #31
 80046dc:	18fb      	adds	r3, r7, r3
 80046de:	2201      	movs	r2, #1
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	e003      	b.n	80046ec <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	225d      	movs	r2, #93	; 0x5d
 80046e8:	2101      	movs	r1, #1
 80046ea:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	225c      	movs	r2, #92	; 0x5c
 80046f0:	2100      	movs	r1, #0
 80046f2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80046f4:	231f      	movs	r3, #31
 80046f6:	18fb      	adds	r3, r7, r3
 80046f8:	781b      	ldrb	r3, [r3, #0]
}
 80046fa:	0018      	movs	r0, r3
 80046fc:	46bd      	mov	sp, r7
 80046fe:	b008      	add	sp, #32
 8004700:	bd80      	pop	{r7, pc}
	...

08004704 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b088      	sub	sp, #32
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	603b      	str	r3, [r7, #0]
 8004710:	1dfb      	adds	r3, r7, #7
 8004712:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004714:	f7fe fe42 	bl	800339c <HAL_GetTick>
 8004718:	0002      	movs	r2, r0
 800471a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	18d3      	adds	r3, r2, r3
 8004722:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004724:	f7fe fe3a 	bl	800339c <HAL_GetTick>
 8004728:	0003      	movs	r3, r0
 800472a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800472c:	4b3a      	ldr	r3, [pc, #232]	; (8004818 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	015b      	lsls	r3, r3, #5
 8004732:	0d1b      	lsrs	r3, r3, #20
 8004734:	69fa      	ldr	r2, [r7, #28]
 8004736:	4353      	muls	r3, r2
 8004738:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800473a:	e058      	b.n	80047ee <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	d055      	beq.n	80047ee <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004742:	f7fe fe2b 	bl	800339c <HAL_GetTick>
 8004746:	0002      	movs	r2, r0
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	429a      	cmp	r2, r3
 8004750:	d902      	bls.n	8004758 <SPI_WaitFlagStateUntilTimeout+0x54>
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d142      	bne.n	80047de <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	21e0      	movs	r1, #224	; 0xe0
 8004764:	438a      	bics	r2, r1
 8004766:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	2382      	movs	r3, #130	; 0x82
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	429a      	cmp	r2, r3
 8004772:	d113      	bne.n	800479c <SPI_WaitFlagStateUntilTimeout+0x98>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	2380      	movs	r3, #128	; 0x80
 800477a:	021b      	lsls	r3, r3, #8
 800477c:	429a      	cmp	r2, r3
 800477e:	d005      	beq.n	800478c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	689a      	ldr	r2, [r3, #8]
 8004784:	2380      	movs	r3, #128	; 0x80
 8004786:	00db      	lsls	r3, r3, #3
 8004788:	429a      	cmp	r2, r3
 800478a:	d107      	bne.n	800479c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	2140      	movs	r1, #64	; 0x40
 8004798:	438a      	bics	r2, r1
 800479a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047a0:	2380      	movs	r3, #128	; 0x80
 80047a2:	019b      	lsls	r3, r3, #6
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d110      	bne.n	80047ca <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	491a      	ldr	r1, [pc, #104]	; (800481c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80047b4:	400a      	ands	r2, r1
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2180      	movs	r1, #128	; 0x80
 80047c4:	0189      	lsls	r1, r1, #6
 80047c6:	430a      	orrs	r2, r1
 80047c8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	225d      	movs	r2, #93	; 0x5d
 80047ce:	2101      	movs	r1, #1
 80047d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	225c      	movs	r2, #92	; 0x5c
 80047d6:	2100      	movs	r1, #0
 80047d8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e017      	b.n	800480e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	4013      	ands	r3, r2
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	425a      	negs	r2, r3
 80047fe:	4153      	adcs	r3, r2
 8004800:	b2db      	uxtb	r3, r3
 8004802:	001a      	movs	r2, r3
 8004804:	1dfb      	adds	r3, r7, #7
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	429a      	cmp	r2, r3
 800480a:	d197      	bne.n	800473c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	0018      	movs	r0, r3
 8004810:	46bd      	mov	sp, r7
 8004812:	b008      	add	sp, #32
 8004814:	bd80      	pop	{r7, pc}
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	20000000 	.word	0x20000000
 800481c:	ffffdfff 	.word	0xffffdfff

08004820 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b08a      	sub	sp, #40	; 0x28
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800482e:	2317      	movs	r3, #23
 8004830:	18fb      	adds	r3, r7, r3
 8004832:	2200      	movs	r2, #0
 8004834:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004836:	f7fe fdb1 	bl	800339c <HAL_GetTick>
 800483a:	0002      	movs	r2, r0
 800483c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	18d3      	adds	r3, r2, r3
 8004844:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004846:	f7fe fda9 	bl	800339c <HAL_GetTick>
 800484a:	0003      	movs	r3, r0
 800484c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004856:	4b41      	ldr	r3, [pc, #260]	; (800495c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	0013      	movs	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	189b      	adds	r3, r3, r2
 8004860:	00da      	lsls	r2, r3, #3
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	0d1b      	lsrs	r3, r3, #20
 8004866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004868:	4353      	muls	r3, r2
 800486a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800486c:	e068      	b.n	8004940 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	23c0      	movs	r3, #192	; 0xc0
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	429a      	cmp	r2, r3
 8004876:	d10a      	bne.n	800488e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d107      	bne.n	800488e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800487e:	69fb      	ldr	r3, [r7, #28]
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	b2da      	uxtb	r2, r3
 8004884:	2117      	movs	r1, #23
 8004886:	187b      	adds	r3, r7, r1
 8004888:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800488a:	187b      	adds	r3, r7, r1
 800488c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	3301      	adds	r3, #1
 8004892:	d055      	beq.n	8004940 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004894:	f7fe fd82 	bl	800339c <HAL_GetTick>
 8004898:	0002      	movs	r2, r0
 800489a:	6a3b      	ldr	r3, [r7, #32]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d902      	bls.n	80048aa <SPI_WaitFifoStateUntilTimeout+0x8a>
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d142      	bne.n	8004930 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	21e0      	movs	r1, #224	; 0xe0
 80048b6:	438a      	bics	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	2382      	movs	r3, #130	; 0x82
 80048c0:	005b      	lsls	r3, r3, #1
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d113      	bne.n	80048ee <SPI_WaitFifoStateUntilTimeout+0xce>
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	2380      	movs	r3, #128	; 0x80
 80048cc:	021b      	lsls	r3, r3, #8
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d005      	beq.n	80048de <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	2380      	movs	r3, #128	; 0x80
 80048d8:	00db      	lsls	r3, r3, #3
 80048da:	429a      	cmp	r2, r3
 80048dc:	d107      	bne.n	80048ee <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2140      	movs	r1, #64	; 0x40
 80048ea:	438a      	bics	r2, r1
 80048ec:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80048f2:	2380      	movs	r3, #128	; 0x80
 80048f4:	019b      	lsls	r3, r3, #6
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d110      	bne.n	800491c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4916      	ldr	r1, [pc, #88]	; (8004960 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8004906:	400a      	ands	r2, r1
 8004908:	601a      	str	r2, [r3, #0]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2180      	movs	r1, #128	; 0x80
 8004916:	0189      	lsls	r1, r1, #6
 8004918:	430a      	orrs	r2, r1
 800491a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	225d      	movs	r2, #93	; 0x5d
 8004920:	2101      	movs	r1, #1
 8004922:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	225c      	movs	r2, #92	; 0x5c
 8004928:	2100      	movs	r1, #0
 800492a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e010      	b.n	8004952 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004930:	69bb      	ldr	r3, [r7, #24]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	3b01      	subs	r3, #1
 800493e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	4013      	ands	r3, r2
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	429a      	cmp	r2, r3
 800494e:	d18e      	bne.n	800486e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	0018      	movs	r0, r3
 8004954:	46bd      	mov	sp, r7
 8004956:	b00a      	add	sp, #40	; 0x28
 8004958:	bd80      	pop	{r7, pc}
 800495a:	46c0      	nop			; (mov r8, r8)
 800495c:	20000000 	.word	0x20000000
 8004960:	ffffdfff 	.word	0xffffdfff

08004964 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af02      	add	r7, sp, #8
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	23c0      	movs	r3, #192	; 0xc0
 8004974:	0159      	lsls	r1, r3, #5
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	9300      	str	r3, [sp, #0]
 800497c:	0013      	movs	r3, r2
 800497e:	2200      	movs	r2, #0
 8004980:	f7ff ff4e 	bl	8004820 <SPI_WaitFifoStateUntilTimeout>
 8004984:	1e03      	subs	r3, r0, #0
 8004986:	d007      	beq.n	8004998 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800498c:	2220      	movs	r2, #32
 800498e:	431a      	orrs	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e027      	b.n	80049e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	0013      	movs	r3, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	2180      	movs	r1, #128	; 0x80
 80049a6:	f7ff fead 	bl	8004704 <SPI_WaitFlagStateUntilTimeout>
 80049aa:	1e03      	subs	r3, r0, #0
 80049ac:	d007      	beq.n	80049be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049b2:	2220      	movs	r2, #32
 80049b4:	431a      	orrs	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e014      	b.n	80049e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	23c0      	movs	r3, #192	; 0xc0
 80049c2:	00d9      	lsls	r1, r3, #3
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	0013      	movs	r3, r2
 80049cc:	2200      	movs	r2, #0
 80049ce:	f7ff ff27 	bl	8004820 <SPI_WaitFifoStateUntilTimeout>
 80049d2:	1e03      	subs	r3, r0, #0
 80049d4:	d007      	beq.n	80049e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049da:	2220      	movs	r2, #32
 80049dc:	431a      	orrs	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e000      	b.n	80049e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	0018      	movs	r0, r3
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b004      	add	sp, #16
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d101      	bne.n	8004a02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e044      	b.n	8004a8c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d107      	bne.n	8004a1a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2278      	movs	r2, #120	; 0x78
 8004a0e:	2100      	movs	r1, #0
 8004a10:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	0018      	movs	r0, r3
 8004a16:	f7fe fbdf 	bl	80031d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2224      	movs	r2, #36	; 0x24
 8004a1e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2101      	movs	r1, #1
 8004a2c:	438a      	bics	r2, r1
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	0018      	movs	r0, r3
 8004a34:	f000 f9a4 	bl	8004d80 <UART_SetConfig>
 8004a38:	0003      	movs	r3, r0
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d101      	bne.n	8004a42 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e024      	b.n	8004a8c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f000 fad7 	bl	8005000 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	490d      	ldr	r1, [pc, #52]	; (8004a94 <HAL_UART_Init+0xa4>)
 8004a5e:	400a      	ands	r2, r1
 8004a60:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2108      	movs	r1, #8
 8004a6e:	438a      	bics	r2, r1
 8004a70:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2101      	movs	r1, #1
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	0018      	movs	r0, r3
 8004a86:	f000 fb6f 	bl	8005168 <UART_CheckIdleState>
 8004a8a:	0003      	movs	r3, r0
}
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b002      	add	sp, #8
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	fffff7ff 	.word	0xfffff7ff

08004a98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b08a      	sub	sp, #40	; 0x28
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	603b      	str	r3, [r7, #0]
 8004aa4:	1dbb      	adds	r3, r7, #6
 8004aa6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004aac:	2b20      	cmp	r3, #32
 8004aae:	d000      	beq.n	8004ab2 <HAL_UART_Transmit+0x1a>
 8004ab0:	e08d      	b.n	8004bce <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d003      	beq.n	8004ac0 <HAL_UART_Transmit+0x28>
 8004ab8:	1dbb      	adds	r3, r7, #6
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d101      	bne.n	8004ac4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e085      	b.n	8004bd0 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	689a      	ldr	r2, [r3, #8]
 8004ac8:	2380      	movs	r3, #128	; 0x80
 8004aca:	015b      	lsls	r3, r3, #5
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d109      	bne.n	8004ae4 <HAL_UART_Transmit+0x4c>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d105      	bne.n	8004ae4 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	2201      	movs	r2, #1
 8004adc:	4013      	ands	r3, r2
 8004ade:	d001      	beq.n	8004ae4 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e075      	b.n	8004bd0 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2284      	movs	r2, #132	; 0x84
 8004ae8:	2100      	movs	r1, #0
 8004aea:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2221      	movs	r2, #33	; 0x21
 8004af0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004af2:	f7fe fc53 	bl	800339c <HAL_GetTick>
 8004af6:	0003      	movs	r3, r0
 8004af8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	1dba      	adds	r2, r7, #6
 8004afe:	2150      	movs	r1, #80	; 0x50
 8004b00:	8812      	ldrh	r2, [r2, #0]
 8004b02:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1dba      	adds	r2, r7, #6
 8004b08:	2152      	movs	r1, #82	; 0x52
 8004b0a:	8812      	ldrh	r2, [r2, #0]
 8004b0c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	689a      	ldr	r2, [r3, #8]
 8004b12:	2380      	movs	r3, #128	; 0x80
 8004b14:	015b      	lsls	r3, r3, #5
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d108      	bne.n	8004b2c <HAL_UART_Transmit+0x94>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d104      	bne.n	8004b2c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	61bb      	str	r3, [r7, #24]
 8004b2a:	e003      	b.n	8004b34 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b34:	e030      	b.n	8004b98 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	68f8      	ldr	r0, [r7, #12]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	0013      	movs	r3, r2
 8004b40:	2200      	movs	r2, #0
 8004b42:	2180      	movs	r1, #128	; 0x80
 8004b44:	f000 fbb8 	bl	80052b8 <UART_WaitOnFlagUntilTimeout>
 8004b48:	1e03      	subs	r3, r0, #0
 8004b4a:	d004      	beq.n	8004b56 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e03c      	b.n	8004bd0 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d10b      	bne.n	8004b74 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b5c:	69bb      	ldr	r3, [r7, #24]
 8004b5e:	881a      	ldrh	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	05d2      	lsls	r2, r2, #23
 8004b66:	0dd2      	lsrs	r2, r2, #23
 8004b68:	b292      	uxth	r2, r2
 8004b6a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	3302      	adds	r3, #2
 8004b70:	61bb      	str	r3, [r7, #24]
 8004b72:	e008      	b.n	8004b86 <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	781a      	ldrb	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	b292      	uxth	r2, r2
 8004b7e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b80:	69fb      	ldr	r3, [r7, #28]
 8004b82:	3301      	adds	r3, #1
 8004b84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2252      	movs	r2, #82	; 0x52
 8004b8a:	5a9b      	ldrh	r3, [r3, r2]
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	3b01      	subs	r3, #1
 8004b90:	b299      	uxth	r1, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2252      	movs	r2, #82	; 0x52
 8004b96:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2252      	movs	r2, #82	; 0x52
 8004b9c:	5a9b      	ldrh	r3, [r3, r2]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1c8      	bne.n	8004b36 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	0013      	movs	r3, r2
 8004bae:	2200      	movs	r2, #0
 8004bb0:	2140      	movs	r1, #64	; 0x40
 8004bb2:	f000 fb81 	bl	80052b8 <UART_WaitOnFlagUntilTimeout>
 8004bb6:	1e03      	subs	r3, r0, #0
 8004bb8:	d004      	beq.n	8004bc4 <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e005      	b.n	8004bd0 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	e000      	b.n	8004bd0 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8004bce:	2302      	movs	r3, #2
  }
}
 8004bd0:	0018      	movs	r0, r3
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	b008      	add	sp, #32
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b08a      	sub	sp, #40	; 0x28
 8004bdc:	af02      	add	r7, sp, #8
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	603b      	str	r3, [r7, #0]
 8004be4:	1dbb      	adds	r3, r7, #6
 8004be6:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2280      	movs	r2, #128	; 0x80
 8004bec:	589b      	ldr	r3, [r3, r2]
 8004bee:	2b20      	cmp	r3, #32
 8004bf0:	d000      	beq.n	8004bf4 <HAL_UART_Receive+0x1c>
 8004bf2:	e0bd      	b.n	8004d70 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d003      	beq.n	8004c02 <HAL_UART_Receive+0x2a>
 8004bfa:	1dbb      	adds	r3, r7, #6
 8004bfc:	881b      	ldrh	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d101      	bne.n	8004c06 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e0b5      	b.n	8004d72 <HAL_UART_Receive+0x19a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	2380      	movs	r3, #128	; 0x80
 8004c0c:	015b      	lsls	r3, r3, #5
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d109      	bne.n	8004c26 <HAL_UART_Receive+0x4e>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	691b      	ldr	r3, [r3, #16]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d105      	bne.n	8004c26 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	4013      	ands	r3, r2
 8004c20:	d001      	beq.n	8004c26 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e0a5      	b.n	8004d72 <HAL_UART_Receive+0x19a>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2284      	movs	r2, #132	; 0x84
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2280      	movs	r2, #128	; 0x80
 8004c32:	2122      	movs	r1, #34	; 0x22
 8004c34:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c3c:	f7fe fbae 	bl	800339c <HAL_GetTick>
 8004c40:	0003      	movs	r3, r0
 8004c42:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	1dba      	adds	r2, r7, #6
 8004c48:	2158      	movs	r1, #88	; 0x58
 8004c4a:	8812      	ldrh	r2, [r2, #0]
 8004c4c:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	1dba      	adds	r2, r7, #6
 8004c52:	215a      	movs	r1, #90	; 0x5a
 8004c54:	8812      	ldrh	r2, [r2, #0]
 8004c56:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689a      	ldr	r2, [r3, #8]
 8004c5c:	2380      	movs	r3, #128	; 0x80
 8004c5e:	015b      	lsls	r3, r3, #5
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d10d      	bne.n	8004c80 <HAL_UART_Receive+0xa8>
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d104      	bne.n	8004c76 <HAL_UART_Receive+0x9e>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	225c      	movs	r2, #92	; 0x5c
 8004c70:	4942      	ldr	r1, [pc, #264]	; (8004d7c <HAL_UART_Receive+0x1a4>)
 8004c72:	5299      	strh	r1, [r3, r2]
 8004c74:	e01a      	b.n	8004cac <HAL_UART_Receive+0xd4>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	225c      	movs	r2, #92	; 0x5c
 8004c7a:	21ff      	movs	r1, #255	; 0xff
 8004c7c:	5299      	strh	r1, [r3, r2]
 8004c7e:	e015      	b.n	8004cac <HAL_UART_Receive+0xd4>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10d      	bne.n	8004ca4 <HAL_UART_Receive+0xcc>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d104      	bne.n	8004c9a <HAL_UART_Receive+0xc2>
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	225c      	movs	r2, #92	; 0x5c
 8004c94:	21ff      	movs	r1, #255	; 0xff
 8004c96:	5299      	strh	r1, [r3, r2]
 8004c98:	e008      	b.n	8004cac <HAL_UART_Receive+0xd4>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	225c      	movs	r2, #92	; 0x5c
 8004c9e:	217f      	movs	r1, #127	; 0x7f
 8004ca0:	5299      	strh	r1, [r3, r2]
 8004ca2:	e003      	b.n	8004cac <HAL_UART_Receive+0xd4>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	225c      	movs	r2, #92	; 0x5c
 8004ca8:	2100      	movs	r1, #0
 8004caa:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8004cac:	2312      	movs	r3, #18
 8004cae:	18fb      	adds	r3, r7, r3
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	215c      	movs	r1, #92	; 0x5c
 8004cb4:	5a52      	ldrh	r2, [r2, r1]
 8004cb6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	2380      	movs	r3, #128	; 0x80
 8004cbe:	015b      	lsls	r3, r3, #5
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d108      	bne.n	8004cd6 <HAL_UART_Receive+0xfe>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d104      	bne.n	8004cd6 <HAL_UART_Receive+0xfe>
    {
      pdata8bits  = NULL;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	61bb      	str	r3, [r7, #24]
 8004cd4:	e003      	b.n	8004cde <HAL_UART_Receive+0x106>
    }
    else
    {
      pdata8bits  = pData;
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004cde:	e03b      	b.n	8004d58 <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	68f8      	ldr	r0, [r7, #12]
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	0013      	movs	r3, r2
 8004cea:	2200      	movs	r2, #0
 8004cec:	2120      	movs	r1, #32
 8004cee:	f000 fae3 	bl	80052b8 <UART_WaitOnFlagUntilTimeout>
 8004cf2:	1e03      	subs	r3, r0, #0
 8004cf4:	d005      	beq.n	8004d02 <HAL_UART_Receive+0x12a>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2280      	movs	r2, #128	; 0x80
 8004cfa:	2120      	movs	r1, #32
 8004cfc:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e037      	b.n	8004d72 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10e      	bne.n	8004d26 <HAL_UART_Receive+0x14e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	2212      	movs	r2, #18
 8004d12:	18ba      	adds	r2, r7, r2
 8004d14:	8812      	ldrh	r2, [r2, #0]
 8004d16:	4013      	ands	r3, r2
 8004d18:	b29a      	uxth	r2, r3
 8004d1a:	69bb      	ldr	r3, [r7, #24]
 8004d1c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d1e:	69bb      	ldr	r3, [r7, #24]
 8004d20:	3302      	adds	r3, #2
 8004d22:	61bb      	str	r3, [r7, #24]
 8004d24:	e00f      	b.n	8004d46 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	2212      	movs	r2, #18
 8004d32:	18ba      	adds	r2, r7, r2
 8004d34:	8812      	ldrh	r2, [r2, #0]
 8004d36:	b2d2      	uxtb	r2, r2
 8004d38:	4013      	ands	r3, r2
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	3301      	adds	r3, #1
 8004d44:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	225a      	movs	r2, #90	; 0x5a
 8004d4a:	5a9b      	ldrh	r3, [r3, r2]
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b299      	uxth	r1, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	225a      	movs	r2, #90	; 0x5a
 8004d56:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	225a      	movs	r2, #90	; 0x5a
 8004d5c:	5a9b      	ldrh	r3, [r3, r2]
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1bd      	bne.n	8004ce0 <HAL_UART_Receive+0x108>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2280      	movs	r2, #128	; 0x80
 8004d68:	2120      	movs	r1, #32
 8004d6a:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	e000      	b.n	8004d72 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004d70:	2302      	movs	r3, #2
  }
}
 8004d72:	0018      	movs	r0, r3
 8004d74:	46bd      	mov	sp, r7
 8004d76:	b008      	add	sp, #32
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	46c0      	nop			; (mov r8, r8)
 8004d7c:	000001ff 	.word	0x000001ff

08004d80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d88:	231e      	movs	r3, #30
 8004d8a:	18fb      	adds	r3, r7, r3
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	431a      	orrs	r2, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	69db      	ldr	r3, [r3, #28]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a8d      	ldr	r2, [pc, #564]	; (8004fe4 <UART_SetConfig+0x264>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	0019      	movs	r1, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	4a88      	ldr	r2, [pc, #544]	; (8004fe8 <UART_SetConfig+0x268>)
 8004dc6:	4013      	ands	r3, r2
 8004dc8:	0019      	movs	r1, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68da      	ldr	r2, [r3, #12]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	699b      	ldr	r3, [r3, #24]
 8004dda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	4a7f      	ldr	r2, [pc, #508]	; (8004fec <UART_SetConfig+0x26c>)
 8004dee:	4013      	ands	r3, r2
 8004df0:	0019      	movs	r1, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a7b      	ldr	r2, [pc, #492]	; (8004ff0 <UART_SetConfig+0x270>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d127      	bne.n	8004e56 <UART_SetConfig+0xd6>
 8004e06:	4b7b      	ldr	r3, [pc, #492]	; (8004ff4 <UART_SetConfig+0x274>)
 8004e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0a:	2203      	movs	r2, #3
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	2b03      	cmp	r3, #3
 8004e10:	d00d      	beq.n	8004e2e <UART_SetConfig+0xae>
 8004e12:	d81b      	bhi.n	8004e4c <UART_SetConfig+0xcc>
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d014      	beq.n	8004e42 <UART_SetConfig+0xc2>
 8004e18:	d818      	bhi.n	8004e4c <UART_SetConfig+0xcc>
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d002      	beq.n	8004e24 <UART_SetConfig+0xa4>
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d00a      	beq.n	8004e38 <UART_SetConfig+0xb8>
 8004e22:	e013      	b.n	8004e4c <UART_SetConfig+0xcc>
 8004e24:	231f      	movs	r3, #31
 8004e26:	18fb      	adds	r3, r7, r3
 8004e28:	2200      	movs	r2, #0
 8004e2a:	701a      	strb	r2, [r3, #0]
 8004e2c:	e021      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e2e:	231f      	movs	r3, #31
 8004e30:	18fb      	adds	r3, r7, r3
 8004e32:	2202      	movs	r2, #2
 8004e34:	701a      	strb	r2, [r3, #0]
 8004e36:	e01c      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e38:	231f      	movs	r3, #31
 8004e3a:	18fb      	adds	r3, r7, r3
 8004e3c:	2204      	movs	r2, #4
 8004e3e:	701a      	strb	r2, [r3, #0]
 8004e40:	e017      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e42:	231f      	movs	r3, #31
 8004e44:	18fb      	adds	r3, r7, r3
 8004e46:	2208      	movs	r2, #8
 8004e48:	701a      	strb	r2, [r3, #0]
 8004e4a:	e012      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e4c:	231f      	movs	r3, #31
 8004e4e:	18fb      	adds	r3, r7, r3
 8004e50:	2210      	movs	r2, #16
 8004e52:	701a      	strb	r2, [r3, #0]
 8004e54:	e00d      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a67      	ldr	r2, [pc, #412]	; (8004ff8 <UART_SetConfig+0x278>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d104      	bne.n	8004e6a <UART_SetConfig+0xea>
 8004e60:	231f      	movs	r3, #31
 8004e62:	18fb      	adds	r3, r7, r3
 8004e64:	2200      	movs	r2, #0
 8004e66:	701a      	strb	r2, [r3, #0]
 8004e68:	e003      	b.n	8004e72 <UART_SetConfig+0xf2>
 8004e6a:	231f      	movs	r3, #31
 8004e6c:	18fb      	adds	r3, r7, r3
 8004e6e:	2210      	movs	r2, #16
 8004e70:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	69da      	ldr	r2, [r3, #28]
 8004e76:	2380      	movs	r3, #128	; 0x80
 8004e78:	021b      	lsls	r3, r3, #8
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d15c      	bne.n	8004f38 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8004e7e:	231f      	movs	r3, #31
 8004e80:	18fb      	adds	r3, r7, r3
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	2b08      	cmp	r3, #8
 8004e86:	d015      	beq.n	8004eb4 <UART_SetConfig+0x134>
 8004e88:	dc18      	bgt.n	8004ebc <UART_SetConfig+0x13c>
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d00d      	beq.n	8004eaa <UART_SetConfig+0x12a>
 8004e8e:	dc15      	bgt.n	8004ebc <UART_SetConfig+0x13c>
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <UART_SetConfig+0x11a>
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d005      	beq.n	8004ea4 <UART_SetConfig+0x124>
 8004e98:	e010      	b.n	8004ebc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e9a:	f7ff f937 	bl	800410c <HAL_RCC_GetPCLK1Freq>
 8004e9e:	0003      	movs	r3, r0
 8004ea0:	61bb      	str	r3, [r7, #24]
        break;
 8004ea2:	e012      	b.n	8004eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ea4:	4b55      	ldr	r3, [pc, #340]	; (8004ffc <UART_SetConfig+0x27c>)
 8004ea6:	61bb      	str	r3, [r7, #24]
        break;
 8004ea8:	e00f      	b.n	8004eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eaa:	f7ff f8cf 	bl	800404c <HAL_RCC_GetSysClockFreq>
 8004eae:	0003      	movs	r3, r0
 8004eb0:	61bb      	str	r3, [r7, #24]
        break;
 8004eb2:	e00a      	b.n	8004eca <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004eb4:	2380      	movs	r3, #128	; 0x80
 8004eb6:	021b      	lsls	r3, r3, #8
 8004eb8:	61bb      	str	r3, [r7, #24]
        break;
 8004eba:	e006      	b.n	8004eca <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004ec0:	231e      	movs	r3, #30
 8004ec2:	18fb      	adds	r3, r7, r3
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	701a      	strb	r2, [r3, #0]
        break;
 8004ec8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d100      	bne.n	8004ed2 <UART_SetConfig+0x152>
 8004ed0:	e07a      	b.n	8004fc8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	005a      	lsls	r2, r3, #1
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	085b      	lsrs	r3, r3, #1
 8004edc:	18d2      	adds	r2, r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	0019      	movs	r1, r3
 8004ee4:	0010      	movs	r0, r2
 8004ee6:	f7fb f92b 	bl	8000140 <__udivsi3>
 8004eea:	0003      	movs	r3, r0
 8004eec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	2b0f      	cmp	r3, #15
 8004ef2:	d91c      	bls.n	8004f2e <UART_SetConfig+0x1ae>
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	2380      	movs	r3, #128	; 0x80
 8004ef8:	025b      	lsls	r3, r3, #9
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d217      	bcs.n	8004f2e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	200e      	movs	r0, #14
 8004f04:	183b      	adds	r3, r7, r0
 8004f06:	210f      	movs	r1, #15
 8004f08:	438a      	bics	r2, r1
 8004f0a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	085b      	lsrs	r3, r3, #1
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	2207      	movs	r2, #7
 8004f14:	4013      	ands	r3, r2
 8004f16:	b299      	uxth	r1, r3
 8004f18:	183b      	adds	r3, r7, r0
 8004f1a:	183a      	adds	r2, r7, r0
 8004f1c:	8812      	ldrh	r2, [r2, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	183a      	adds	r2, r7, r0
 8004f28:	8812      	ldrh	r2, [r2, #0]
 8004f2a:	60da      	str	r2, [r3, #12]
 8004f2c:	e04c      	b.n	8004fc8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004f2e:	231e      	movs	r3, #30
 8004f30:	18fb      	adds	r3, r7, r3
 8004f32:	2201      	movs	r2, #1
 8004f34:	701a      	strb	r2, [r3, #0]
 8004f36:	e047      	b.n	8004fc8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f38:	231f      	movs	r3, #31
 8004f3a:	18fb      	adds	r3, r7, r3
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b08      	cmp	r3, #8
 8004f40:	d015      	beq.n	8004f6e <UART_SetConfig+0x1ee>
 8004f42:	dc18      	bgt.n	8004f76 <UART_SetConfig+0x1f6>
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d00d      	beq.n	8004f64 <UART_SetConfig+0x1e4>
 8004f48:	dc15      	bgt.n	8004f76 <UART_SetConfig+0x1f6>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <UART_SetConfig+0x1d4>
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d005      	beq.n	8004f5e <UART_SetConfig+0x1de>
 8004f52:	e010      	b.n	8004f76 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f54:	f7ff f8da 	bl	800410c <HAL_RCC_GetPCLK1Freq>
 8004f58:	0003      	movs	r3, r0
 8004f5a:	61bb      	str	r3, [r7, #24]
        break;
 8004f5c:	e012      	b.n	8004f84 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f5e:	4b27      	ldr	r3, [pc, #156]	; (8004ffc <UART_SetConfig+0x27c>)
 8004f60:	61bb      	str	r3, [r7, #24]
        break;
 8004f62:	e00f      	b.n	8004f84 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f64:	f7ff f872 	bl	800404c <HAL_RCC_GetSysClockFreq>
 8004f68:	0003      	movs	r3, r0
 8004f6a:	61bb      	str	r3, [r7, #24]
        break;
 8004f6c:	e00a      	b.n	8004f84 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f6e:	2380      	movs	r3, #128	; 0x80
 8004f70:	021b      	lsls	r3, r3, #8
 8004f72:	61bb      	str	r3, [r7, #24]
        break;
 8004f74:	e006      	b.n	8004f84 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f7a:	231e      	movs	r3, #30
 8004f7c:	18fb      	adds	r3, r7, r3
 8004f7e:	2201      	movs	r2, #1
 8004f80:	701a      	strb	r2, [r3, #0]
        break;
 8004f82:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004f84:	69bb      	ldr	r3, [r7, #24]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d01e      	beq.n	8004fc8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	085a      	lsrs	r2, r3, #1
 8004f90:	69bb      	ldr	r3, [r7, #24]
 8004f92:	18d2      	adds	r2, r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	0019      	movs	r1, r3
 8004f9a:	0010      	movs	r0, r2
 8004f9c:	f7fb f8d0 	bl	8000140 <__udivsi3>
 8004fa0:	0003      	movs	r3, r0
 8004fa2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	d90a      	bls.n	8004fc0 <UART_SetConfig+0x240>
 8004faa:	693a      	ldr	r2, [r7, #16]
 8004fac:	2380      	movs	r3, #128	; 0x80
 8004fae:	025b      	lsls	r3, r3, #9
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d205      	bcs.n	8004fc0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fb4:	693b      	ldr	r3, [r7, #16]
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60da      	str	r2, [r3, #12]
 8004fbe:	e003      	b.n	8004fc8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8004fc0:	231e      	movs	r3, #30
 8004fc2:	18fb      	adds	r3, r7, r3
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004fd4:	231e      	movs	r3, #30
 8004fd6:	18fb      	adds	r3, r7, r3
 8004fd8:	781b      	ldrb	r3, [r3, #0]
}
 8004fda:	0018      	movs	r0, r3
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	b008      	add	sp, #32
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	46c0      	nop			; (mov r8, r8)
 8004fe4:	ffff69f3 	.word	0xffff69f3
 8004fe8:	ffffcfff 	.word	0xffffcfff
 8004fec:	fffff4ff 	.word	0xfffff4ff
 8004ff0:	40013800 	.word	0x40013800
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40004400 	.word	0x40004400
 8004ffc:	007a1200 	.word	0x007a1200

08005000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800500c:	2201      	movs	r2, #1
 800500e:	4013      	ands	r3, r2
 8005010:	d00b      	beq.n	800502a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	4a4a      	ldr	r2, [pc, #296]	; (8005144 <UART_AdvFeatureConfig+0x144>)
 800501a:	4013      	ands	r3, r2
 800501c:	0019      	movs	r1, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502e:	2202      	movs	r2, #2
 8005030:	4013      	ands	r3, r2
 8005032:	d00b      	beq.n	800504c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	4a43      	ldr	r2, [pc, #268]	; (8005148 <UART_AdvFeatureConfig+0x148>)
 800503c:	4013      	ands	r3, r2
 800503e:	0019      	movs	r1, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005050:	2204      	movs	r2, #4
 8005052:	4013      	ands	r3, r2
 8005054:	d00b      	beq.n	800506e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	4a3b      	ldr	r2, [pc, #236]	; (800514c <UART_AdvFeatureConfig+0x14c>)
 800505e:	4013      	ands	r3, r2
 8005060:	0019      	movs	r1, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	2208      	movs	r2, #8
 8005074:	4013      	ands	r3, r2
 8005076:	d00b      	beq.n	8005090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	4a34      	ldr	r2, [pc, #208]	; (8005150 <UART_AdvFeatureConfig+0x150>)
 8005080:	4013      	ands	r3, r2
 8005082:	0019      	movs	r1, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	2210      	movs	r2, #16
 8005096:	4013      	ands	r3, r2
 8005098:	d00b      	beq.n	80050b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	4a2c      	ldr	r2, [pc, #176]	; (8005154 <UART_AdvFeatureConfig+0x154>)
 80050a2:	4013      	ands	r3, r2
 80050a4:	0019      	movs	r1, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	2220      	movs	r2, #32
 80050b8:	4013      	ands	r3, r2
 80050ba:	d00b      	beq.n	80050d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	4a25      	ldr	r2, [pc, #148]	; (8005158 <UART_AdvFeatureConfig+0x158>)
 80050c4:	4013      	ands	r3, r2
 80050c6:	0019      	movs	r1, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	2240      	movs	r2, #64	; 0x40
 80050da:	4013      	ands	r3, r2
 80050dc:	d01d      	beq.n	800511a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	4a1d      	ldr	r2, [pc, #116]	; (800515c <UART_AdvFeatureConfig+0x15c>)
 80050e6:	4013      	ands	r3, r2
 80050e8:	0019      	movs	r1, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	430a      	orrs	r2, r1
 80050f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050fa:	2380      	movs	r3, #128	; 0x80
 80050fc:	035b      	lsls	r3, r3, #13
 80050fe:	429a      	cmp	r2, r3
 8005100:	d10b      	bne.n	800511a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	4a15      	ldr	r2, [pc, #84]	; (8005160 <UART_AdvFeatureConfig+0x160>)
 800510a:	4013      	ands	r3, r2
 800510c:	0019      	movs	r1, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511e:	2280      	movs	r2, #128	; 0x80
 8005120:	4013      	ands	r3, r2
 8005122:	d00b      	beq.n	800513c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	4a0e      	ldr	r2, [pc, #56]	; (8005164 <UART_AdvFeatureConfig+0x164>)
 800512c:	4013      	ands	r3, r2
 800512e:	0019      	movs	r1, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	430a      	orrs	r2, r1
 800513a:	605a      	str	r2, [r3, #4]
  }
}
 800513c:	46c0      	nop			; (mov r8, r8)
 800513e:	46bd      	mov	sp, r7
 8005140:	b002      	add	sp, #8
 8005142:	bd80      	pop	{r7, pc}
 8005144:	fffdffff 	.word	0xfffdffff
 8005148:	fffeffff 	.word	0xfffeffff
 800514c:	fffbffff 	.word	0xfffbffff
 8005150:	ffff7fff 	.word	0xffff7fff
 8005154:	ffffefff 	.word	0xffffefff
 8005158:	ffffdfff 	.word	0xffffdfff
 800515c:	ffefffff 	.word	0xffefffff
 8005160:	ff9fffff 	.word	0xff9fffff
 8005164:	fff7ffff 	.word	0xfff7ffff

08005168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b092      	sub	sp, #72	; 0x48
 800516c:	af02      	add	r7, sp, #8
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2284      	movs	r2, #132	; 0x84
 8005174:	2100      	movs	r1, #0
 8005176:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005178:	f7fe f910 	bl	800339c <HAL_GetTick>
 800517c:	0003      	movs	r3, r0
 800517e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2208      	movs	r2, #8
 8005188:	4013      	ands	r3, r2
 800518a:	2b08      	cmp	r3, #8
 800518c:	d12c      	bne.n	80051e8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800518e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005190:	2280      	movs	r2, #128	; 0x80
 8005192:	0391      	lsls	r1, r2, #14
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	4a46      	ldr	r2, [pc, #280]	; (80052b0 <UART_CheckIdleState+0x148>)
 8005198:	9200      	str	r2, [sp, #0]
 800519a:	2200      	movs	r2, #0
 800519c:	f000 f88c 	bl	80052b8 <UART_WaitOnFlagUntilTimeout>
 80051a0:	1e03      	subs	r3, r0, #0
 80051a2:	d021      	beq.n	80051e8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051a4:	f3ef 8310 	mrs	r3, PRIMASK
 80051a8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80051aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80051ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80051ae:	2301      	movs	r3, #1
 80051b0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b4:	f383 8810 	msr	PRIMASK, r3
}
 80051b8:	46c0      	nop			; (mov r8, r8)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2180      	movs	r1, #128	; 0x80
 80051c6:	438a      	bics	r2, r1
 80051c8:	601a      	str	r2, [r3, #0]
 80051ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051d0:	f383 8810 	msr	PRIMASK, r3
}
 80051d4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2278      	movs	r2, #120	; 0x78
 80051e0:	2100      	movs	r1, #0
 80051e2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e05f      	b.n	80052a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2204      	movs	r2, #4
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d146      	bne.n	8005284 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80051f8:	2280      	movs	r2, #128	; 0x80
 80051fa:	03d1      	lsls	r1, r2, #15
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	4a2c      	ldr	r2, [pc, #176]	; (80052b0 <UART_CheckIdleState+0x148>)
 8005200:	9200      	str	r2, [sp, #0]
 8005202:	2200      	movs	r2, #0
 8005204:	f000 f858 	bl	80052b8 <UART_WaitOnFlagUntilTimeout>
 8005208:	1e03      	subs	r3, r0, #0
 800520a:	d03b      	beq.n	8005284 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800520c:	f3ef 8310 	mrs	r3, PRIMASK
 8005210:	60fb      	str	r3, [r7, #12]
  return(result);
 8005212:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005214:	637b      	str	r3, [r7, #52]	; 0x34
 8005216:	2301      	movs	r3, #1
 8005218:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f383 8810 	msr	PRIMASK, r3
}
 8005220:	46c0      	nop			; (mov r8, r8)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4921      	ldr	r1, [pc, #132]	; (80052b4 <UART_CheckIdleState+0x14c>)
 800522e:	400a      	ands	r2, r1
 8005230:	601a      	str	r2, [r3, #0]
 8005232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005234:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f383 8810 	msr	PRIMASK, r3
}
 800523c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800523e:	f3ef 8310 	mrs	r3, PRIMASK
 8005242:	61bb      	str	r3, [r7, #24]
  return(result);
 8005244:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	633b      	str	r3, [r7, #48]	; 0x30
 8005248:	2301      	movs	r3, #1
 800524a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524c:	69fb      	ldr	r3, [r7, #28]
 800524e:	f383 8810 	msr	PRIMASK, r3
}
 8005252:	46c0      	nop			; (mov r8, r8)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689a      	ldr	r2, [r3, #8]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2101      	movs	r1, #1
 8005260:	438a      	bics	r2, r1
 8005262:	609a      	str	r2, [r3, #8]
 8005264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005266:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	f383 8810 	msr	PRIMASK, r3
}
 800526e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2280      	movs	r2, #128	; 0x80
 8005274:	2120      	movs	r1, #32
 8005276:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2278      	movs	r2, #120	; 0x78
 800527c:	2100      	movs	r1, #0
 800527e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e011      	b.n	80052a8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2280      	movs	r2, #128	; 0x80
 800528e:	2120      	movs	r1, #32
 8005290:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2278      	movs	r2, #120	; 0x78
 80052a2:	2100      	movs	r1, #0
 80052a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	0018      	movs	r0, r3
 80052aa:	46bd      	mov	sp, r7
 80052ac:	b010      	add	sp, #64	; 0x40
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	01ffffff 	.word	0x01ffffff
 80052b4:	fffffedf 	.word	0xfffffedf

080052b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	603b      	str	r3, [r7, #0]
 80052c4:	1dfb      	adds	r3, r7, #7
 80052c6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052c8:	e04b      	b.n	8005362 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	3301      	adds	r3, #1
 80052ce:	d048      	beq.n	8005362 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d0:	f7fe f864 	bl	800339c <HAL_GetTick>
 80052d4:	0002      	movs	r2, r0
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	69ba      	ldr	r2, [r7, #24]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d302      	bcc.n	80052e6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e04b      	b.n	8005382 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2204      	movs	r2, #4
 80052f2:	4013      	ands	r3, r2
 80052f4:	d035      	beq.n	8005362 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	69db      	ldr	r3, [r3, #28]
 80052fc:	2208      	movs	r2, #8
 80052fe:	4013      	ands	r3, r2
 8005300:	2b08      	cmp	r3, #8
 8005302:	d111      	bne.n	8005328 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2208      	movs	r2, #8
 800530a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	0018      	movs	r0, r3
 8005310:	f000 f83c 	bl	800538c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2284      	movs	r2, #132	; 0x84
 8005318:	2108      	movs	r1, #8
 800531a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2278      	movs	r2, #120	; 0x78
 8005320:	2100      	movs	r1, #0
 8005322:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e02c      	b.n	8005382 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	69da      	ldr	r2, [r3, #28]
 800532e:	2380      	movs	r3, #128	; 0x80
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	401a      	ands	r2, r3
 8005334:	2380      	movs	r3, #128	; 0x80
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	429a      	cmp	r2, r3
 800533a:	d112      	bne.n	8005362 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	2280      	movs	r2, #128	; 0x80
 8005342:	0112      	lsls	r2, r2, #4
 8005344:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	0018      	movs	r0, r3
 800534a:	f000 f81f 	bl	800538c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2284      	movs	r2, #132	; 0x84
 8005352:	2120      	movs	r1, #32
 8005354:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2278      	movs	r2, #120	; 0x78
 800535a:	2100      	movs	r1, #0
 800535c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800535e:	2303      	movs	r3, #3
 8005360:	e00f      	b.n	8005382 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	69db      	ldr	r3, [r3, #28]
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4013      	ands	r3, r2
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	1ad3      	subs	r3, r2, r3
 8005370:	425a      	negs	r2, r3
 8005372:	4153      	adcs	r3, r2
 8005374:	b2db      	uxtb	r3, r3
 8005376:	001a      	movs	r2, r3
 8005378:	1dfb      	adds	r3, r7, #7
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	429a      	cmp	r2, r3
 800537e:	d0a4      	beq.n	80052ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005380:	2300      	movs	r3, #0
}
 8005382:	0018      	movs	r0, r3
 8005384:	46bd      	mov	sp, r7
 8005386:	b004      	add	sp, #16
 8005388:	bd80      	pop	{r7, pc}
	...

0800538c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b08e      	sub	sp, #56	; 0x38
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005394:	f3ef 8310 	mrs	r3, PRIMASK
 8005398:	617b      	str	r3, [r7, #20]
  return(result);
 800539a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800539c:	637b      	str	r3, [r7, #52]	; 0x34
 800539e:	2301      	movs	r3, #1
 80053a0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	f383 8810 	msr	PRIMASK, r3
}
 80053a8:	46c0      	nop			; (mov r8, r8)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4926      	ldr	r1, [pc, #152]	; (8005450 <UART_EndRxTransfer+0xc4>)
 80053b6:	400a      	ands	r2, r1
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053bc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	f383 8810 	msr	PRIMASK, r3
}
 80053c4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053c6:	f3ef 8310 	mrs	r3, PRIMASK
 80053ca:	623b      	str	r3, [r7, #32]
  return(result);
 80053cc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ce:	633b      	str	r3, [r7, #48]	; 0x30
 80053d0:	2301      	movs	r3, #1
 80053d2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d6:	f383 8810 	msr	PRIMASK, r3
}
 80053da:	46c0      	nop			; (mov r8, r8)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	2101      	movs	r1, #1
 80053e8:	438a      	bics	r2, r1
 80053ea:	609a      	str	r2, [r3, #8]
 80053ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f2:	f383 8810 	msr	PRIMASK, r3
}
 80053f6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d118      	bne.n	8005432 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005400:	f3ef 8310 	mrs	r3, PRIMASK
 8005404:	60bb      	str	r3, [r7, #8]
  return(result);
 8005406:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005408:	62fb      	str	r3, [r7, #44]	; 0x2c
 800540a:	2301      	movs	r3, #1
 800540c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	f383 8810 	msr	PRIMASK, r3
}
 8005414:	46c0      	nop			; (mov r8, r8)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2110      	movs	r1, #16
 8005422:	438a      	bics	r2, r1
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005428:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f383 8810 	msr	PRIMASK, r3
}
 8005430:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2280      	movs	r2, #128	; 0x80
 8005436:	2120      	movs	r1, #32
 8005438:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2200      	movs	r2, #0
 800543e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005446:	46c0      	nop			; (mov r8, r8)
 8005448:	46bd      	mov	sp, r7
 800544a:	b00e      	add	sp, #56	; 0x38
 800544c:	bd80      	pop	{r7, pc}
 800544e:	46c0      	nop			; (mov r8, r8)
 8005450:	fffffedf 	.word	0xfffffedf

08005454 <atof>:
 8005454:	b510      	push	{r4, lr}
 8005456:	2100      	movs	r1, #0
 8005458:	f000 fee2 	bl	8006220 <strtod>
 800545c:	bd10      	pop	{r4, pc}
	...

08005460 <malloc>:
 8005460:	b510      	push	{r4, lr}
 8005462:	4b03      	ldr	r3, [pc, #12]	; (8005470 <malloc+0x10>)
 8005464:	0001      	movs	r1, r0
 8005466:	6818      	ldr	r0, [r3, #0]
 8005468:	f000 f826 	bl	80054b8 <_malloc_r>
 800546c:	bd10      	pop	{r4, pc}
 800546e:	46c0      	nop			; (mov r8, r8)
 8005470:	200001e8 	.word	0x200001e8

08005474 <sbrk_aligned>:
 8005474:	b570      	push	{r4, r5, r6, lr}
 8005476:	4e0f      	ldr	r6, [pc, #60]	; (80054b4 <sbrk_aligned+0x40>)
 8005478:	000d      	movs	r5, r1
 800547a:	6831      	ldr	r1, [r6, #0]
 800547c:	0004      	movs	r4, r0
 800547e:	2900      	cmp	r1, #0
 8005480:	d102      	bne.n	8005488 <sbrk_aligned+0x14>
 8005482:	f001 fccf 	bl	8006e24 <_sbrk_r>
 8005486:	6030      	str	r0, [r6, #0]
 8005488:	0029      	movs	r1, r5
 800548a:	0020      	movs	r0, r4
 800548c:	f001 fcca 	bl	8006e24 <_sbrk_r>
 8005490:	1c43      	adds	r3, r0, #1
 8005492:	d00a      	beq.n	80054aa <sbrk_aligned+0x36>
 8005494:	2303      	movs	r3, #3
 8005496:	1cc5      	adds	r5, r0, #3
 8005498:	439d      	bics	r5, r3
 800549a:	42a8      	cmp	r0, r5
 800549c:	d007      	beq.n	80054ae <sbrk_aligned+0x3a>
 800549e:	1a29      	subs	r1, r5, r0
 80054a0:	0020      	movs	r0, r4
 80054a2:	f001 fcbf 	bl	8006e24 <_sbrk_r>
 80054a6:	3001      	adds	r0, #1
 80054a8:	d101      	bne.n	80054ae <sbrk_aligned+0x3a>
 80054aa:	2501      	movs	r5, #1
 80054ac:	426d      	negs	r5, r5
 80054ae:	0028      	movs	r0, r5
 80054b0:	bd70      	pop	{r4, r5, r6, pc}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	2000038c 	.word	0x2000038c

080054b8 <_malloc_r>:
 80054b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80054ba:	2203      	movs	r2, #3
 80054bc:	1ccb      	adds	r3, r1, #3
 80054be:	4393      	bics	r3, r2
 80054c0:	3308      	adds	r3, #8
 80054c2:	0006      	movs	r6, r0
 80054c4:	001f      	movs	r7, r3
 80054c6:	2b0c      	cmp	r3, #12
 80054c8:	d238      	bcs.n	800553c <_malloc_r+0x84>
 80054ca:	270c      	movs	r7, #12
 80054cc:	42b9      	cmp	r1, r7
 80054ce:	d837      	bhi.n	8005540 <_malloc_r+0x88>
 80054d0:	0030      	movs	r0, r6
 80054d2:	f000 f873 	bl	80055bc <__malloc_lock>
 80054d6:	4b38      	ldr	r3, [pc, #224]	; (80055b8 <_malloc_r+0x100>)
 80054d8:	9300      	str	r3, [sp, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	001c      	movs	r4, r3
 80054de:	2c00      	cmp	r4, #0
 80054e0:	d133      	bne.n	800554a <_malloc_r+0x92>
 80054e2:	0039      	movs	r1, r7
 80054e4:	0030      	movs	r0, r6
 80054e6:	f7ff ffc5 	bl	8005474 <sbrk_aligned>
 80054ea:	0004      	movs	r4, r0
 80054ec:	1c43      	adds	r3, r0, #1
 80054ee:	d15e      	bne.n	80055ae <_malloc_r+0xf6>
 80054f0:	9b00      	ldr	r3, [sp, #0]
 80054f2:	681c      	ldr	r4, [r3, #0]
 80054f4:	0025      	movs	r5, r4
 80054f6:	2d00      	cmp	r5, #0
 80054f8:	d14e      	bne.n	8005598 <_malloc_r+0xe0>
 80054fa:	2c00      	cmp	r4, #0
 80054fc:	d051      	beq.n	80055a2 <_malloc_r+0xea>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	0029      	movs	r1, r5
 8005502:	18e3      	adds	r3, r4, r3
 8005504:	0030      	movs	r0, r6
 8005506:	9301      	str	r3, [sp, #4]
 8005508:	f001 fc8c 	bl	8006e24 <_sbrk_r>
 800550c:	9b01      	ldr	r3, [sp, #4]
 800550e:	4283      	cmp	r3, r0
 8005510:	d147      	bne.n	80055a2 <_malloc_r+0xea>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	0030      	movs	r0, r6
 8005516:	1aff      	subs	r7, r7, r3
 8005518:	0039      	movs	r1, r7
 800551a:	f7ff ffab 	bl	8005474 <sbrk_aligned>
 800551e:	3001      	adds	r0, #1
 8005520:	d03f      	beq.n	80055a2 <_malloc_r+0xea>
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	19db      	adds	r3, r3, r7
 8005526:	6023      	str	r3, [r4, #0]
 8005528:	9b00      	ldr	r3, [sp, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d040      	beq.n	80055b2 <_malloc_r+0xfa>
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	42a2      	cmp	r2, r4
 8005534:	d133      	bne.n	800559e <_malloc_r+0xe6>
 8005536:	2200      	movs	r2, #0
 8005538:	605a      	str	r2, [r3, #4]
 800553a:	e014      	b.n	8005566 <_malloc_r+0xae>
 800553c:	2b00      	cmp	r3, #0
 800553e:	dac5      	bge.n	80054cc <_malloc_r+0x14>
 8005540:	230c      	movs	r3, #12
 8005542:	2500      	movs	r5, #0
 8005544:	6033      	str	r3, [r6, #0]
 8005546:	0028      	movs	r0, r5
 8005548:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800554a:	6821      	ldr	r1, [r4, #0]
 800554c:	1bc9      	subs	r1, r1, r7
 800554e:	d420      	bmi.n	8005592 <_malloc_r+0xda>
 8005550:	290b      	cmp	r1, #11
 8005552:	d918      	bls.n	8005586 <_malloc_r+0xce>
 8005554:	19e2      	adds	r2, r4, r7
 8005556:	6027      	str	r7, [r4, #0]
 8005558:	42a3      	cmp	r3, r4
 800555a:	d112      	bne.n	8005582 <_malloc_r+0xca>
 800555c:	9b00      	ldr	r3, [sp, #0]
 800555e:	601a      	str	r2, [r3, #0]
 8005560:	6863      	ldr	r3, [r4, #4]
 8005562:	6011      	str	r1, [r2, #0]
 8005564:	6053      	str	r3, [r2, #4]
 8005566:	0030      	movs	r0, r6
 8005568:	0025      	movs	r5, r4
 800556a:	f000 f82f 	bl	80055cc <__malloc_unlock>
 800556e:	2207      	movs	r2, #7
 8005570:	350b      	adds	r5, #11
 8005572:	1d23      	adds	r3, r4, #4
 8005574:	4395      	bics	r5, r2
 8005576:	1aea      	subs	r2, r5, r3
 8005578:	429d      	cmp	r5, r3
 800557a:	d0e4      	beq.n	8005546 <_malloc_r+0x8e>
 800557c:	1b5b      	subs	r3, r3, r5
 800557e:	50a3      	str	r3, [r4, r2]
 8005580:	e7e1      	b.n	8005546 <_malloc_r+0x8e>
 8005582:	605a      	str	r2, [r3, #4]
 8005584:	e7ec      	b.n	8005560 <_malloc_r+0xa8>
 8005586:	6862      	ldr	r2, [r4, #4]
 8005588:	42a3      	cmp	r3, r4
 800558a:	d1d5      	bne.n	8005538 <_malloc_r+0x80>
 800558c:	9b00      	ldr	r3, [sp, #0]
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	e7e9      	b.n	8005566 <_malloc_r+0xae>
 8005592:	0023      	movs	r3, r4
 8005594:	6864      	ldr	r4, [r4, #4]
 8005596:	e7a2      	b.n	80054de <_malloc_r+0x26>
 8005598:	002c      	movs	r4, r5
 800559a:	686d      	ldr	r5, [r5, #4]
 800559c:	e7ab      	b.n	80054f6 <_malloc_r+0x3e>
 800559e:	0013      	movs	r3, r2
 80055a0:	e7c4      	b.n	800552c <_malloc_r+0x74>
 80055a2:	230c      	movs	r3, #12
 80055a4:	0030      	movs	r0, r6
 80055a6:	6033      	str	r3, [r6, #0]
 80055a8:	f000 f810 	bl	80055cc <__malloc_unlock>
 80055ac:	e7cb      	b.n	8005546 <_malloc_r+0x8e>
 80055ae:	6027      	str	r7, [r4, #0]
 80055b0:	e7d9      	b.n	8005566 <_malloc_r+0xae>
 80055b2:	605b      	str	r3, [r3, #4]
 80055b4:	deff      	udf	#255	; 0xff
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	20000388 	.word	0x20000388

080055bc <__malloc_lock>:
 80055bc:	b510      	push	{r4, lr}
 80055be:	4802      	ldr	r0, [pc, #8]	; (80055c8 <__malloc_lock+0xc>)
 80055c0:	f001 fc80 	bl	8006ec4 <__retarget_lock_acquire_recursive>
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	46c0      	nop			; (mov r8, r8)
 80055c8:	200004d0 	.word	0x200004d0

080055cc <__malloc_unlock>:
 80055cc:	b510      	push	{r4, lr}
 80055ce:	4802      	ldr	r0, [pc, #8]	; (80055d8 <__malloc_unlock+0xc>)
 80055d0:	f001 fc79 	bl	8006ec6 <__retarget_lock_release_recursive>
 80055d4:	bd10      	pop	{r4, pc}
 80055d6:	46c0      	nop			; (mov r8, r8)
 80055d8:	200004d0 	.word	0x200004d0

080055dc <sulp>:
 80055dc:	b570      	push	{r4, r5, r6, lr}
 80055de:	0016      	movs	r6, r2
 80055e0:	000d      	movs	r5, r1
 80055e2:	f003 fa67 	bl	8008ab4 <__ulp>
 80055e6:	2e00      	cmp	r6, #0
 80055e8:	d00d      	beq.n	8005606 <sulp+0x2a>
 80055ea:	236b      	movs	r3, #107	; 0x6b
 80055ec:	006a      	lsls	r2, r5, #1
 80055ee:	0d52      	lsrs	r2, r2, #21
 80055f0:	1a9b      	subs	r3, r3, r2
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	dd07      	ble.n	8005606 <sulp+0x2a>
 80055f6:	2400      	movs	r4, #0
 80055f8:	4a03      	ldr	r2, [pc, #12]	; (8005608 <sulp+0x2c>)
 80055fa:	051b      	lsls	r3, r3, #20
 80055fc:	189d      	adds	r5, r3, r2
 80055fe:	002b      	movs	r3, r5
 8005600:	0022      	movs	r2, r4
 8005602:	f7fb ff1b 	bl	800143c <__aeabi_dmul>
 8005606:	bd70      	pop	{r4, r5, r6, pc}
 8005608:	3ff00000 	.word	0x3ff00000

0800560c <_strtod_l>:
 800560c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800560e:	b0a1      	sub	sp, #132	; 0x84
 8005610:	9219      	str	r2, [sp, #100]	; 0x64
 8005612:	2200      	movs	r2, #0
 8005614:	2600      	movs	r6, #0
 8005616:	2700      	movs	r7, #0
 8005618:	9004      	str	r0, [sp, #16]
 800561a:	9107      	str	r1, [sp, #28]
 800561c:	921c      	str	r2, [sp, #112]	; 0x70
 800561e:	911b      	str	r1, [sp, #108]	; 0x6c
 8005620:	780a      	ldrb	r2, [r1, #0]
 8005622:	2a2b      	cmp	r2, #43	; 0x2b
 8005624:	d055      	beq.n	80056d2 <_strtod_l+0xc6>
 8005626:	d841      	bhi.n	80056ac <_strtod_l+0xa0>
 8005628:	2a0d      	cmp	r2, #13
 800562a:	d83b      	bhi.n	80056a4 <_strtod_l+0x98>
 800562c:	2a08      	cmp	r2, #8
 800562e:	d83b      	bhi.n	80056a8 <_strtod_l+0x9c>
 8005630:	2a00      	cmp	r2, #0
 8005632:	d044      	beq.n	80056be <_strtod_l+0xb2>
 8005634:	2200      	movs	r2, #0
 8005636:	920f      	str	r2, [sp, #60]	; 0x3c
 8005638:	2100      	movs	r1, #0
 800563a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800563c:	9109      	str	r1, [sp, #36]	; 0x24
 800563e:	782a      	ldrb	r2, [r5, #0]
 8005640:	2a30      	cmp	r2, #48	; 0x30
 8005642:	d000      	beq.n	8005646 <_strtod_l+0x3a>
 8005644:	e085      	b.n	8005752 <_strtod_l+0x146>
 8005646:	786a      	ldrb	r2, [r5, #1]
 8005648:	3120      	adds	r1, #32
 800564a:	438a      	bics	r2, r1
 800564c:	2a58      	cmp	r2, #88	; 0x58
 800564e:	d000      	beq.n	8005652 <_strtod_l+0x46>
 8005650:	e075      	b.n	800573e <_strtod_l+0x132>
 8005652:	9302      	str	r3, [sp, #8]
 8005654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005656:	4a97      	ldr	r2, [pc, #604]	; (80058b4 <_strtod_l+0x2a8>)
 8005658:	9301      	str	r3, [sp, #4]
 800565a:	ab1c      	add	r3, sp, #112	; 0x70
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	9804      	ldr	r0, [sp, #16]
 8005660:	ab1d      	add	r3, sp, #116	; 0x74
 8005662:	a91b      	add	r1, sp, #108	; 0x6c
 8005664:	f002 fb9c 	bl	8007da0 <__gethex>
 8005668:	230f      	movs	r3, #15
 800566a:	0002      	movs	r2, r0
 800566c:	401a      	ands	r2, r3
 800566e:	0004      	movs	r4, r0
 8005670:	9205      	str	r2, [sp, #20]
 8005672:	4218      	tst	r0, r3
 8005674:	d005      	beq.n	8005682 <_strtod_l+0x76>
 8005676:	2a06      	cmp	r2, #6
 8005678:	d12d      	bne.n	80056d6 <_strtod_l+0xca>
 800567a:	1c6b      	adds	r3, r5, #1
 800567c:	931b      	str	r3, [sp, #108]	; 0x6c
 800567e:	2300      	movs	r3, #0
 8005680:	930f      	str	r3, [sp, #60]	; 0x3c
 8005682:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005684:	2b00      	cmp	r3, #0
 8005686:	d002      	beq.n	800568e <_strtod_l+0x82>
 8005688:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800568a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005690:	2b00      	cmp	r3, #0
 8005692:	d01b      	beq.n	80056cc <_strtod_l+0xc0>
 8005694:	2380      	movs	r3, #128	; 0x80
 8005696:	0032      	movs	r2, r6
 8005698:	061b      	lsls	r3, r3, #24
 800569a:	18fb      	adds	r3, r7, r3
 800569c:	0010      	movs	r0, r2
 800569e:	0019      	movs	r1, r3
 80056a0:	b021      	add	sp, #132	; 0x84
 80056a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056a4:	2a20      	cmp	r2, #32
 80056a6:	d1c5      	bne.n	8005634 <_strtod_l+0x28>
 80056a8:	3101      	adds	r1, #1
 80056aa:	e7b8      	b.n	800561e <_strtod_l+0x12>
 80056ac:	2a2d      	cmp	r2, #45	; 0x2d
 80056ae:	d1c1      	bne.n	8005634 <_strtod_l+0x28>
 80056b0:	3a2c      	subs	r2, #44	; 0x2c
 80056b2:	920f      	str	r2, [sp, #60]	; 0x3c
 80056b4:	1c4a      	adds	r2, r1, #1
 80056b6:	921b      	str	r2, [sp, #108]	; 0x6c
 80056b8:	784a      	ldrb	r2, [r1, #1]
 80056ba:	2a00      	cmp	r2, #0
 80056bc:	d1bc      	bne.n	8005638 <_strtod_l+0x2c>
 80056be:	9b07      	ldr	r3, [sp, #28]
 80056c0:	931b      	str	r3, [sp, #108]	; 0x6c
 80056c2:	2300      	movs	r3, #0
 80056c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80056c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1dd      	bne.n	8005688 <_strtod_l+0x7c>
 80056cc:	0032      	movs	r2, r6
 80056ce:	003b      	movs	r3, r7
 80056d0:	e7e4      	b.n	800569c <_strtod_l+0x90>
 80056d2:	2200      	movs	r2, #0
 80056d4:	e7ed      	b.n	80056b2 <_strtod_l+0xa6>
 80056d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80056d8:	2a00      	cmp	r2, #0
 80056da:	d007      	beq.n	80056ec <_strtod_l+0xe0>
 80056dc:	2135      	movs	r1, #53	; 0x35
 80056de:	a81e      	add	r0, sp, #120	; 0x78
 80056e0:	f003 fad9 	bl	8008c96 <__copybits>
 80056e4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80056e6:	9804      	ldr	r0, [sp, #16]
 80056e8:	f002 fea2 	bl	8008430 <_Bfree>
 80056ec:	9805      	ldr	r0, [sp, #20]
 80056ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80056f0:	3801      	subs	r0, #1
 80056f2:	2804      	cmp	r0, #4
 80056f4:	d806      	bhi.n	8005704 <_strtod_l+0xf8>
 80056f6:	f7fa fd0f 	bl	8000118 <__gnu_thumb1_case_uqi>
 80056fa:	0312      	.short	0x0312
 80056fc:	1e1c      	.short	0x1e1c
 80056fe:	12          	.byte	0x12
 80056ff:	00          	.byte	0x00
 8005700:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8005702:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 8005704:	05e4      	lsls	r4, r4, #23
 8005706:	d502      	bpl.n	800570e <_strtod_l+0x102>
 8005708:	2380      	movs	r3, #128	; 0x80
 800570a:	061b      	lsls	r3, r3, #24
 800570c:	431f      	orrs	r7, r3
 800570e:	4b6a      	ldr	r3, [pc, #424]	; (80058b8 <_strtod_l+0x2ac>)
 8005710:	423b      	tst	r3, r7
 8005712:	d1b6      	bne.n	8005682 <_strtod_l+0x76>
 8005714:	f001 fbac 	bl	8006e70 <__errno>
 8005718:	2322      	movs	r3, #34	; 0x22
 800571a:	6003      	str	r3, [r0, #0]
 800571c:	e7b1      	b.n	8005682 <_strtod_l+0x76>
 800571e:	4967      	ldr	r1, [pc, #412]	; (80058bc <_strtod_l+0x2b0>)
 8005720:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005722:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8005724:	400a      	ands	r2, r1
 8005726:	4966      	ldr	r1, [pc, #408]	; (80058c0 <_strtod_l+0x2b4>)
 8005728:	185b      	adds	r3, r3, r1
 800572a:	051b      	lsls	r3, r3, #20
 800572c:	431a      	orrs	r2, r3
 800572e:	0017      	movs	r7, r2
 8005730:	e7e8      	b.n	8005704 <_strtod_l+0xf8>
 8005732:	4f61      	ldr	r7, [pc, #388]	; (80058b8 <_strtod_l+0x2ac>)
 8005734:	e7e6      	b.n	8005704 <_strtod_l+0xf8>
 8005736:	2601      	movs	r6, #1
 8005738:	4f62      	ldr	r7, [pc, #392]	; (80058c4 <_strtod_l+0x2b8>)
 800573a:	4276      	negs	r6, r6
 800573c:	e7e2      	b.n	8005704 <_strtod_l+0xf8>
 800573e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	921b      	str	r2, [sp, #108]	; 0x6c
 8005744:	785b      	ldrb	r3, [r3, #1]
 8005746:	2b30      	cmp	r3, #48	; 0x30
 8005748:	d0f9      	beq.n	800573e <_strtod_l+0x132>
 800574a:	2b00      	cmp	r3, #0
 800574c:	d099      	beq.n	8005682 <_strtod_l+0x76>
 800574e:	2301      	movs	r3, #1
 8005750:	9309      	str	r3, [sp, #36]	; 0x24
 8005752:	2500      	movs	r5, #0
 8005754:	220a      	movs	r2, #10
 8005756:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005758:	950d      	str	r5, [sp, #52]	; 0x34
 800575a:	9310      	str	r3, [sp, #64]	; 0x40
 800575c:	9508      	str	r5, [sp, #32]
 800575e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8005760:	7804      	ldrb	r4, [r0, #0]
 8005762:	0023      	movs	r3, r4
 8005764:	3b30      	subs	r3, #48	; 0x30
 8005766:	b2d9      	uxtb	r1, r3
 8005768:	2909      	cmp	r1, #9
 800576a:	d927      	bls.n	80057bc <_strtod_l+0x1b0>
 800576c:	2201      	movs	r2, #1
 800576e:	4956      	ldr	r1, [pc, #344]	; (80058c8 <_strtod_l+0x2bc>)
 8005770:	f001 fb08 	bl	8006d84 <strncmp>
 8005774:	2800      	cmp	r0, #0
 8005776:	d031      	beq.n	80057dc <_strtod_l+0x1d0>
 8005778:	2000      	movs	r0, #0
 800577a:	0023      	movs	r3, r4
 800577c:	4684      	mov	ip, r0
 800577e:	9a08      	ldr	r2, [sp, #32]
 8005780:	900c      	str	r0, [sp, #48]	; 0x30
 8005782:	9205      	str	r2, [sp, #20]
 8005784:	2220      	movs	r2, #32
 8005786:	0019      	movs	r1, r3
 8005788:	4391      	bics	r1, r2
 800578a:	000a      	movs	r2, r1
 800578c:	2100      	movs	r1, #0
 800578e:	9106      	str	r1, [sp, #24]
 8005790:	2a45      	cmp	r2, #69	; 0x45
 8005792:	d000      	beq.n	8005796 <_strtod_l+0x18a>
 8005794:	e0c2      	b.n	800591c <_strtod_l+0x310>
 8005796:	9b05      	ldr	r3, [sp, #20]
 8005798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800579a:	4303      	orrs	r3, r0
 800579c:	4313      	orrs	r3, r2
 800579e:	428b      	cmp	r3, r1
 80057a0:	d08d      	beq.n	80056be <_strtod_l+0xb2>
 80057a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057a4:	9307      	str	r3, [sp, #28]
 80057a6:	3301      	adds	r3, #1
 80057a8:	931b      	str	r3, [sp, #108]	; 0x6c
 80057aa:	9b07      	ldr	r3, [sp, #28]
 80057ac:	785b      	ldrb	r3, [r3, #1]
 80057ae:	2b2b      	cmp	r3, #43	; 0x2b
 80057b0:	d071      	beq.n	8005896 <_strtod_l+0x28a>
 80057b2:	000c      	movs	r4, r1
 80057b4:	2b2d      	cmp	r3, #45	; 0x2d
 80057b6:	d174      	bne.n	80058a2 <_strtod_l+0x296>
 80057b8:	2401      	movs	r4, #1
 80057ba:	e06d      	b.n	8005898 <_strtod_l+0x28c>
 80057bc:	9908      	ldr	r1, [sp, #32]
 80057be:	2908      	cmp	r1, #8
 80057c0:	dc09      	bgt.n	80057d6 <_strtod_l+0x1ca>
 80057c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80057c4:	4351      	muls	r1, r2
 80057c6:	185b      	adds	r3, r3, r1
 80057c8:	930d      	str	r3, [sp, #52]	; 0x34
 80057ca:	9b08      	ldr	r3, [sp, #32]
 80057cc:	3001      	adds	r0, #1
 80057ce:	3301      	adds	r3, #1
 80057d0:	9308      	str	r3, [sp, #32]
 80057d2:	901b      	str	r0, [sp, #108]	; 0x6c
 80057d4:	e7c3      	b.n	800575e <_strtod_l+0x152>
 80057d6:	4355      	muls	r5, r2
 80057d8:	195d      	adds	r5, r3, r5
 80057da:	e7f6      	b.n	80057ca <_strtod_l+0x1be>
 80057dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	921b      	str	r2, [sp, #108]	; 0x6c
 80057e2:	9a08      	ldr	r2, [sp, #32]
 80057e4:	785b      	ldrb	r3, [r3, #1]
 80057e6:	2a00      	cmp	r2, #0
 80057e8:	d03a      	beq.n	8005860 <_strtod_l+0x254>
 80057ea:	900c      	str	r0, [sp, #48]	; 0x30
 80057ec:	9205      	str	r2, [sp, #20]
 80057ee:	001a      	movs	r2, r3
 80057f0:	3a30      	subs	r2, #48	; 0x30
 80057f2:	2a09      	cmp	r2, #9
 80057f4:	d912      	bls.n	800581c <_strtod_l+0x210>
 80057f6:	2201      	movs	r2, #1
 80057f8:	4694      	mov	ip, r2
 80057fa:	e7c3      	b.n	8005784 <_strtod_l+0x178>
 80057fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80057fe:	3001      	adds	r0, #1
 8005800:	1c5a      	adds	r2, r3, #1
 8005802:	921b      	str	r2, [sp, #108]	; 0x6c
 8005804:	785b      	ldrb	r3, [r3, #1]
 8005806:	2b30      	cmp	r3, #48	; 0x30
 8005808:	d0f8      	beq.n	80057fc <_strtod_l+0x1f0>
 800580a:	001a      	movs	r2, r3
 800580c:	3a31      	subs	r2, #49	; 0x31
 800580e:	2a08      	cmp	r2, #8
 8005810:	d83c      	bhi.n	800588c <_strtod_l+0x280>
 8005812:	900c      	str	r0, [sp, #48]	; 0x30
 8005814:	2000      	movs	r0, #0
 8005816:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005818:	9005      	str	r0, [sp, #20]
 800581a:	9210      	str	r2, [sp, #64]	; 0x40
 800581c:	001a      	movs	r2, r3
 800581e:	1c41      	adds	r1, r0, #1
 8005820:	3a30      	subs	r2, #48	; 0x30
 8005822:	2b30      	cmp	r3, #48	; 0x30
 8005824:	d016      	beq.n	8005854 <_strtod_l+0x248>
 8005826:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005828:	185b      	adds	r3, r3, r1
 800582a:	930c      	str	r3, [sp, #48]	; 0x30
 800582c:	9b05      	ldr	r3, [sp, #20]
 800582e:	210a      	movs	r1, #10
 8005830:	469c      	mov	ip, r3
 8005832:	4484      	add	ip, r0
 8005834:	4563      	cmp	r3, ip
 8005836:	d115      	bne.n	8005864 <_strtod_l+0x258>
 8005838:	9905      	ldr	r1, [sp, #20]
 800583a:	9b05      	ldr	r3, [sp, #20]
 800583c:	3101      	adds	r1, #1
 800583e:	1809      	adds	r1, r1, r0
 8005840:	181b      	adds	r3, r3, r0
 8005842:	9105      	str	r1, [sp, #20]
 8005844:	2b08      	cmp	r3, #8
 8005846:	dc19      	bgt.n	800587c <_strtod_l+0x270>
 8005848:	230a      	movs	r3, #10
 800584a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800584c:	434b      	muls	r3, r1
 800584e:	2100      	movs	r1, #0
 8005850:	18d3      	adds	r3, r2, r3
 8005852:	930d      	str	r3, [sp, #52]	; 0x34
 8005854:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005856:	0008      	movs	r0, r1
 8005858:	1c5a      	adds	r2, r3, #1
 800585a:	921b      	str	r2, [sp, #108]	; 0x6c
 800585c:	785b      	ldrb	r3, [r3, #1]
 800585e:	e7c6      	b.n	80057ee <_strtod_l+0x1e2>
 8005860:	9808      	ldr	r0, [sp, #32]
 8005862:	e7d0      	b.n	8005806 <_strtod_l+0x1fa>
 8005864:	1c5c      	adds	r4, r3, #1
 8005866:	2b08      	cmp	r3, #8
 8005868:	dc04      	bgt.n	8005874 <_strtod_l+0x268>
 800586a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800586c:	434b      	muls	r3, r1
 800586e:	930d      	str	r3, [sp, #52]	; 0x34
 8005870:	0023      	movs	r3, r4
 8005872:	e7df      	b.n	8005834 <_strtod_l+0x228>
 8005874:	2c10      	cmp	r4, #16
 8005876:	dcfb      	bgt.n	8005870 <_strtod_l+0x264>
 8005878:	434d      	muls	r5, r1
 800587a:	e7f9      	b.n	8005870 <_strtod_l+0x264>
 800587c:	9b05      	ldr	r3, [sp, #20]
 800587e:	2100      	movs	r1, #0
 8005880:	2b10      	cmp	r3, #16
 8005882:	dce7      	bgt.n	8005854 <_strtod_l+0x248>
 8005884:	230a      	movs	r3, #10
 8005886:	435d      	muls	r5, r3
 8005888:	1955      	adds	r5, r2, r5
 800588a:	e7e3      	b.n	8005854 <_strtod_l+0x248>
 800588c:	2200      	movs	r2, #0
 800588e:	920c      	str	r2, [sp, #48]	; 0x30
 8005890:	9205      	str	r2, [sp, #20]
 8005892:	3201      	adds	r2, #1
 8005894:	e7b0      	b.n	80057f8 <_strtod_l+0x1ec>
 8005896:	2400      	movs	r4, #0
 8005898:	9b07      	ldr	r3, [sp, #28]
 800589a:	3302      	adds	r3, #2
 800589c:	931b      	str	r3, [sp, #108]	; 0x6c
 800589e:	9b07      	ldr	r3, [sp, #28]
 80058a0:	789b      	ldrb	r3, [r3, #2]
 80058a2:	001a      	movs	r2, r3
 80058a4:	3a30      	subs	r2, #48	; 0x30
 80058a6:	2a09      	cmp	r2, #9
 80058a8:	d914      	bls.n	80058d4 <_strtod_l+0x2c8>
 80058aa:	9a07      	ldr	r2, [sp, #28]
 80058ac:	921b      	str	r2, [sp, #108]	; 0x6c
 80058ae:	2200      	movs	r2, #0
 80058b0:	e033      	b.n	800591a <_strtod_l+0x30e>
 80058b2:	46c0      	nop			; (mov r8, r8)
 80058b4:	0800c1a0 	.word	0x0800c1a0
 80058b8:	7ff00000 	.word	0x7ff00000
 80058bc:	ffefffff 	.word	0xffefffff
 80058c0:	00000433 	.word	0x00000433
 80058c4:	7fffffff 	.word	0x7fffffff
 80058c8:	0800c19c 	.word	0x0800c19c
 80058cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058ce:	1c5a      	adds	r2, r3, #1
 80058d0:	921b      	str	r2, [sp, #108]	; 0x6c
 80058d2:	785b      	ldrb	r3, [r3, #1]
 80058d4:	2b30      	cmp	r3, #48	; 0x30
 80058d6:	d0f9      	beq.n	80058cc <_strtod_l+0x2c0>
 80058d8:	2200      	movs	r2, #0
 80058da:	9206      	str	r2, [sp, #24]
 80058dc:	001a      	movs	r2, r3
 80058de:	3a31      	subs	r2, #49	; 0x31
 80058e0:	2a08      	cmp	r2, #8
 80058e2:	d81b      	bhi.n	800591c <_strtod_l+0x310>
 80058e4:	3b30      	subs	r3, #48	; 0x30
 80058e6:	930e      	str	r3, [sp, #56]	; 0x38
 80058e8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058ea:	9306      	str	r3, [sp, #24]
 80058ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80058ee:	1c59      	adds	r1, r3, #1
 80058f0:	911b      	str	r1, [sp, #108]	; 0x6c
 80058f2:	785b      	ldrb	r3, [r3, #1]
 80058f4:	001a      	movs	r2, r3
 80058f6:	3a30      	subs	r2, #48	; 0x30
 80058f8:	2a09      	cmp	r2, #9
 80058fa:	d93a      	bls.n	8005972 <_strtod_l+0x366>
 80058fc:	9a06      	ldr	r2, [sp, #24]
 80058fe:	1a8a      	subs	r2, r1, r2
 8005900:	49b2      	ldr	r1, [pc, #712]	; (8005bcc <_strtod_l+0x5c0>)
 8005902:	9106      	str	r1, [sp, #24]
 8005904:	2a08      	cmp	r2, #8
 8005906:	dc04      	bgt.n	8005912 <_strtod_l+0x306>
 8005908:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800590a:	9206      	str	r2, [sp, #24]
 800590c:	428a      	cmp	r2, r1
 800590e:	dd00      	ble.n	8005912 <_strtod_l+0x306>
 8005910:	9106      	str	r1, [sp, #24]
 8005912:	2c00      	cmp	r4, #0
 8005914:	d002      	beq.n	800591c <_strtod_l+0x310>
 8005916:	9a06      	ldr	r2, [sp, #24]
 8005918:	4252      	negs	r2, r2
 800591a:	9206      	str	r2, [sp, #24]
 800591c:	9a05      	ldr	r2, [sp, #20]
 800591e:	2a00      	cmp	r2, #0
 8005920:	d14d      	bne.n	80059be <_strtod_l+0x3b2>
 8005922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005924:	4310      	orrs	r0, r2
 8005926:	d000      	beq.n	800592a <_strtod_l+0x31e>
 8005928:	e6ab      	b.n	8005682 <_strtod_l+0x76>
 800592a:	4662      	mov	r2, ip
 800592c:	2a00      	cmp	r2, #0
 800592e:	d000      	beq.n	8005932 <_strtod_l+0x326>
 8005930:	e6c5      	b.n	80056be <_strtod_l+0xb2>
 8005932:	2b69      	cmp	r3, #105	; 0x69
 8005934:	d027      	beq.n	8005986 <_strtod_l+0x37a>
 8005936:	dc23      	bgt.n	8005980 <_strtod_l+0x374>
 8005938:	2b49      	cmp	r3, #73	; 0x49
 800593a:	d024      	beq.n	8005986 <_strtod_l+0x37a>
 800593c:	2b4e      	cmp	r3, #78	; 0x4e
 800593e:	d000      	beq.n	8005942 <_strtod_l+0x336>
 8005940:	e6bd      	b.n	80056be <_strtod_l+0xb2>
 8005942:	49a3      	ldr	r1, [pc, #652]	; (8005bd0 <_strtod_l+0x5c4>)
 8005944:	a81b      	add	r0, sp, #108	; 0x6c
 8005946:	f002 fc61 	bl	800820c <__match>
 800594a:	2800      	cmp	r0, #0
 800594c:	d100      	bne.n	8005950 <_strtod_l+0x344>
 800594e:	e6b6      	b.n	80056be <_strtod_l+0xb2>
 8005950:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b28      	cmp	r3, #40	; 0x28
 8005956:	d12c      	bne.n	80059b2 <_strtod_l+0x3a6>
 8005958:	499e      	ldr	r1, [pc, #632]	; (8005bd4 <_strtod_l+0x5c8>)
 800595a:	aa1e      	add	r2, sp, #120	; 0x78
 800595c:	a81b      	add	r0, sp, #108	; 0x6c
 800595e:	f002 fc69 	bl	8008234 <__hexnan>
 8005962:	2805      	cmp	r0, #5
 8005964:	d125      	bne.n	80059b2 <_strtod_l+0x3a6>
 8005966:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005968:	4a9b      	ldr	r2, [pc, #620]	; (8005bd8 <_strtod_l+0x5cc>)
 800596a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 800596c:	431a      	orrs	r2, r3
 800596e:	0017      	movs	r7, r2
 8005970:	e687      	b.n	8005682 <_strtod_l+0x76>
 8005972:	220a      	movs	r2, #10
 8005974:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005976:	434a      	muls	r2, r1
 8005978:	18d2      	adds	r2, r2, r3
 800597a:	3a30      	subs	r2, #48	; 0x30
 800597c:	920e      	str	r2, [sp, #56]	; 0x38
 800597e:	e7b5      	b.n	80058ec <_strtod_l+0x2e0>
 8005980:	2b6e      	cmp	r3, #110	; 0x6e
 8005982:	d0de      	beq.n	8005942 <_strtod_l+0x336>
 8005984:	e69b      	b.n	80056be <_strtod_l+0xb2>
 8005986:	4995      	ldr	r1, [pc, #596]	; (8005bdc <_strtod_l+0x5d0>)
 8005988:	a81b      	add	r0, sp, #108	; 0x6c
 800598a:	f002 fc3f 	bl	800820c <__match>
 800598e:	2800      	cmp	r0, #0
 8005990:	d100      	bne.n	8005994 <_strtod_l+0x388>
 8005992:	e694      	b.n	80056be <_strtod_l+0xb2>
 8005994:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005996:	4992      	ldr	r1, [pc, #584]	; (8005be0 <_strtod_l+0x5d4>)
 8005998:	3b01      	subs	r3, #1
 800599a:	a81b      	add	r0, sp, #108	; 0x6c
 800599c:	931b      	str	r3, [sp, #108]	; 0x6c
 800599e:	f002 fc35 	bl	800820c <__match>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d102      	bne.n	80059ac <_strtod_l+0x3a0>
 80059a6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80059a8:	3301      	adds	r3, #1
 80059aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80059ac:	2600      	movs	r6, #0
 80059ae:	4f8a      	ldr	r7, [pc, #552]	; (8005bd8 <_strtod_l+0x5cc>)
 80059b0:	e667      	b.n	8005682 <_strtod_l+0x76>
 80059b2:	488c      	ldr	r0, [pc, #560]	; (8005be4 <_strtod_l+0x5d8>)
 80059b4:	f001 fa9c 	bl	8006ef0 <nan>
 80059b8:	0006      	movs	r6, r0
 80059ba:	000f      	movs	r7, r1
 80059bc:	e661      	b.n	8005682 <_strtod_l+0x76>
 80059be:	9b06      	ldr	r3, [sp, #24]
 80059c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059c2:	1a9b      	subs	r3, r3, r2
 80059c4:	9309      	str	r3, [sp, #36]	; 0x24
 80059c6:	9b08      	ldr	r3, [sp, #32]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <_strtod_l+0x3c4>
 80059cc:	9b05      	ldr	r3, [sp, #20]
 80059ce:	9308      	str	r3, [sp, #32]
 80059d0:	9c05      	ldr	r4, [sp, #20]
 80059d2:	2c10      	cmp	r4, #16
 80059d4:	dd00      	ble.n	80059d8 <_strtod_l+0x3cc>
 80059d6:	2410      	movs	r4, #16
 80059d8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80059da:	f7fc fbf7 	bl	80021cc <__aeabi_ui2d>
 80059de:	9b05      	ldr	r3, [sp, #20]
 80059e0:	0006      	movs	r6, r0
 80059e2:	000f      	movs	r7, r1
 80059e4:	2b09      	cmp	r3, #9
 80059e6:	dd15      	ble.n	8005a14 <_strtod_l+0x408>
 80059e8:	0022      	movs	r2, r4
 80059ea:	4b7f      	ldr	r3, [pc, #508]	; (8005be8 <_strtod_l+0x5dc>)
 80059ec:	3a09      	subs	r2, #9
 80059ee:	00d2      	lsls	r2, r2, #3
 80059f0:	189b      	adds	r3, r3, r2
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	f7fb fd21 	bl	800143c <__aeabi_dmul>
 80059fa:	0006      	movs	r6, r0
 80059fc:	0028      	movs	r0, r5
 80059fe:	000f      	movs	r7, r1
 8005a00:	f7fc fbe4 	bl	80021cc <__aeabi_ui2d>
 8005a04:	0002      	movs	r2, r0
 8005a06:	000b      	movs	r3, r1
 8005a08:	0030      	movs	r0, r6
 8005a0a:	0039      	movs	r1, r7
 8005a0c:	f7fa fdbc 	bl	8000588 <__aeabi_dadd>
 8005a10:	0006      	movs	r6, r0
 8005a12:	000f      	movs	r7, r1
 8005a14:	9b05      	ldr	r3, [sp, #20]
 8005a16:	2b0f      	cmp	r3, #15
 8005a18:	dc39      	bgt.n	8005a8e <_strtod_l+0x482>
 8005a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d100      	bne.n	8005a22 <_strtod_l+0x416>
 8005a20:	e62f      	b.n	8005682 <_strtod_l+0x76>
 8005a22:	dd24      	ble.n	8005a6e <_strtod_l+0x462>
 8005a24:	2b16      	cmp	r3, #22
 8005a26:	dc09      	bgt.n	8005a3c <_strtod_l+0x430>
 8005a28:	496f      	ldr	r1, [pc, #444]	; (8005be8 <_strtod_l+0x5dc>)
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	18c9      	adds	r1, r1, r3
 8005a2e:	0032      	movs	r2, r6
 8005a30:	6808      	ldr	r0, [r1, #0]
 8005a32:	6849      	ldr	r1, [r1, #4]
 8005a34:	003b      	movs	r3, r7
 8005a36:	f7fb fd01 	bl	800143c <__aeabi_dmul>
 8005a3a:	e7bd      	b.n	80059b8 <_strtod_l+0x3ac>
 8005a3c:	2325      	movs	r3, #37	; 0x25
 8005a3e:	9a05      	ldr	r2, [sp, #20]
 8005a40:	1a9b      	subs	r3, r3, r2
 8005a42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a44:	4293      	cmp	r3, r2
 8005a46:	db22      	blt.n	8005a8e <_strtod_l+0x482>
 8005a48:	240f      	movs	r4, #15
 8005a4a:	9b05      	ldr	r3, [sp, #20]
 8005a4c:	4d66      	ldr	r5, [pc, #408]	; (8005be8 <_strtod_l+0x5dc>)
 8005a4e:	1ae4      	subs	r4, r4, r3
 8005a50:	00e1      	lsls	r1, r4, #3
 8005a52:	1869      	adds	r1, r5, r1
 8005a54:	0032      	movs	r2, r6
 8005a56:	6808      	ldr	r0, [r1, #0]
 8005a58:	6849      	ldr	r1, [r1, #4]
 8005a5a:	003b      	movs	r3, r7
 8005a5c:	f7fb fcee 	bl	800143c <__aeabi_dmul>
 8005a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a62:	1b1c      	subs	r4, r3, r4
 8005a64:	00e4      	lsls	r4, r4, #3
 8005a66:	192d      	adds	r5, r5, r4
 8005a68:	682a      	ldr	r2, [r5, #0]
 8005a6a:	686b      	ldr	r3, [r5, #4]
 8005a6c:	e7e3      	b.n	8005a36 <_strtod_l+0x42a>
 8005a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a70:	3316      	adds	r3, #22
 8005a72:	db0c      	blt.n	8005a8e <_strtod_l+0x482>
 8005a74:	9906      	ldr	r1, [sp, #24]
 8005a76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a78:	4b5b      	ldr	r3, [pc, #364]	; (8005be8 <_strtod_l+0x5dc>)
 8005a7a:	1a52      	subs	r2, r2, r1
 8005a7c:	00d2      	lsls	r2, r2, #3
 8005a7e:	189b      	adds	r3, r3, r2
 8005a80:	0030      	movs	r0, r6
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	0039      	movs	r1, r7
 8005a88:	f7fb f8de 	bl	8000c48 <__aeabi_ddiv>
 8005a8c:	e794      	b.n	80059b8 <_strtod_l+0x3ac>
 8005a8e:	9b05      	ldr	r3, [sp, #20]
 8005a90:	1b1c      	subs	r4, r3, r4
 8005a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a94:	18e4      	adds	r4, r4, r3
 8005a96:	2c00      	cmp	r4, #0
 8005a98:	dd72      	ble.n	8005b80 <_strtod_l+0x574>
 8005a9a:	220f      	movs	r2, #15
 8005a9c:	0023      	movs	r3, r4
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	4214      	tst	r4, r2
 8005aa2:	d00a      	beq.n	8005aba <_strtod_l+0x4ae>
 8005aa4:	4950      	ldr	r1, [pc, #320]	; (8005be8 <_strtod_l+0x5dc>)
 8005aa6:	00db      	lsls	r3, r3, #3
 8005aa8:	18c9      	adds	r1, r1, r3
 8005aaa:	0032      	movs	r2, r6
 8005aac:	6808      	ldr	r0, [r1, #0]
 8005aae:	6849      	ldr	r1, [r1, #4]
 8005ab0:	003b      	movs	r3, r7
 8005ab2:	f7fb fcc3 	bl	800143c <__aeabi_dmul>
 8005ab6:	0006      	movs	r6, r0
 8005ab8:	000f      	movs	r7, r1
 8005aba:	230f      	movs	r3, #15
 8005abc:	439c      	bics	r4, r3
 8005abe:	d04a      	beq.n	8005b56 <_strtod_l+0x54a>
 8005ac0:	3326      	adds	r3, #38	; 0x26
 8005ac2:	33ff      	adds	r3, #255	; 0xff
 8005ac4:	429c      	cmp	r4, r3
 8005ac6:	dd22      	ble.n	8005b0e <_strtod_l+0x502>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	9305      	str	r3, [sp, #20]
 8005acc:	9306      	str	r3, [sp, #24]
 8005ace:	930d      	str	r3, [sp, #52]	; 0x34
 8005ad0:	9308      	str	r3, [sp, #32]
 8005ad2:	2322      	movs	r3, #34	; 0x22
 8005ad4:	2600      	movs	r6, #0
 8005ad6:	9a04      	ldr	r2, [sp, #16]
 8005ad8:	4f3f      	ldr	r7, [pc, #252]	; (8005bd8 <_strtod_l+0x5cc>)
 8005ada:	6013      	str	r3, [r2, #0]
 8005adc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ade:	42b3      	cmp	r3, r6
 8005ae0:	d100      	bne.n	8005ae4 <_strtod_l+0x4d8>
 8005ae2:	e5ce      	b.n	8005682 <_strtod_l+0x76>
 8005ae4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005ae6:	9804      	ldr	r0, [sp, #16]
 8005ae8:	f002 fca2 	bl	8008430 <_Bfree>
 8005aec:	9908      	ldr	r1, [sp, #32]
 8005aee:	9804      	ldr	r0, [sp, #16]
 8005af0:	f002 fc9e 	bl	8008430 <_Bfree>
 8005af4:	9906      	ldr	r1, [sp, #24]
 8005af6:	9804      	ldr	r0, [sp, #16]
 8005af8:	f002 fc9a 	bl	8008430 <_Bfree>
 8005afc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005afe:	9804      	ldr	r0, [sp, #16]
 8005b00:	f002 fc96 	bl	8008430 <_Bfree>
 8005b04:	9905      	ldr	r1, [sp, #20]
 8005b06:	9804      	ldr	r0, [sp, #16]
 8005b08:	f002 fc92 	bl	8008430 <_Bfree>
 8005b0c:	e5b9      	b.n	8005682 <_strtod_l+0x76>
 8005b0e:	2300      	movs	r3, #0
 8005b10:	0030      	movs	r0, r6
 8005b12:	0039      	movs	r1, r7
 8005b14:	4d35      	ldr	r5, [pc, #212]	; (8005bec <_strtod_l+0x5e0>)
 8005b16:	1124      	asrs	r4, r4, #4
 8005b18:	9307      	str	r3, [sp, #28]
 8005b1a:	2c01      	cmp	r4, #1
 8005b1c:	dc1e      	bgt.n	8005b5c <_strtod_l+0x550>
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <_strtod_l+0x51a>
 8005b22:	0006      	movs	r6, r0
 8005b24:	000f      	movs	r7, r1
 8005b26:	4b32      	ldr	r3, [pc, #200]	; (8005bf0 <_strtod_l+0x5e4>)
 8005b28:	9a07      	ldr	r2, [sp, #28]
 8005b2a:	18ff      	adds	r7, r7, r3
 8005b2c:	4b2f      	ldr	r3, [pc, #188]	; (8005bec <_strtod_l+0x5e0>)
 8005b2e:	00d2      	lsls	r2, r2, #3
 8005b30:	189d      	adds	r5, r3, r2
 8005b32:	6828      	ldr	r0, [r5, #0]
 8005b34:	6869      	ldr	r1, [r5, #4]
 8005b36:	0032      	movs	r2, r6
 8005b38:	003b      	movs	r3, r7
 8005b3a:	f7fb fc7f 	bl	800143c <__aeabi_dmul>
 8005b3e:	4b26      	ldr	r3, [pc, #152]	; (8005bd8 <_strtod_l+0x5cc>)
 8005b40:	4a2c      	ldr	r2, [pc, #176]	; (8005bf4 <_strtod_l+0x5e8>)
 8005b42:	0006      	movs	r6, r0
 8005b44:	400b      	ands	r3, r1
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d8be      	bhi.n	8005ac8 <_strtod_l+0x4bc>
 8005b4a:	4a2b      	ldr	r2, [pc, #172]	; (8005bf8 <_strtod_l+0x5ec>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d913      	bls.n	8005b78 <_strtod_l+0x56c>
 8005b50:	2601      	movs	r6, #1
 8005b52:	4f2a      	ldr	r7, [pc, #168]	; (8005bfc <_strtod_l+0x5f0>)
 8005b54:	4276      	negs	r6, r6
 8005b56:	2300      	movs	r3, #0
 8005b58:	9307      	str	r3, [sp, #28]
 8005b5a:	e088      	b.n	8005c6e <_strtod_l+0x662>
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	4214      	tst	r4, r2
 8005b60:	d004      	beq.n	8005b6c <_strtod_l+0x560>
 8005b62:	682a      	ldr	r2, [r5, #0]
 8005b64:	686b      	ldr	r3, [r5, #4]
 8005b66:	f7fb fc69 	bl	800143c <__aeabi_dmul>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	9a07      	ldr	r2, [sp, #28]
 8005b6e:	1064      	asrs	r4, r4, #1
 8005b70:	3201      	adds	r2, #1
 8005b72:	9207      	str	r2, [sp, #28]
 8005b74:	3508      	adds	r5, #8
 8005b76:	e7d0      	b.n	8005b1a <_strtod_l+0x50e>
 8005b78:	23d4      	movs	r3, #212	; 0xd4
 8005b7a:	049b      	lsls	r3, r3, #18
 8005b7c:	18cf      	adds	r7, r1, r3
 8005b7e:	e7ea      	b.n	8005b56 <_strtod_l+0x54a>
 8005b80:	2c00      	cmp	r4, #0
 8005b82:	d0e8      	beq.n	8005b56 <_strtod_l+0x54a>
 8005b84:	4264      	negs	r4, r4
 8005b86:	230f      	movs	r3, #15
 8005b88:	0022      	movs	r2, r4
 8005b8a:	401a      	ands	r2, r3
 8005b8c:	421c      	tst	r4, r3
 8005b8e:	d00a      	beq.n	8005ba6 <_strtod_l+0x59a>
 8005b90:	4b15      	ldr	r3, [pc, #84]	; (8005be8 <_strtod_l+0x5dc>)
 8005b92:	00d2      	lsls	r2, r2, #3
 8005b94:	189b      	adds	r3, r3, r2
 8005b96:	0030      	movs	r0, r6
 8005b98:	681a      	ldr	r2, [r3, #0]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	0039      	movs	r1, r7
 8005b9e:	f7fb f853 	bl	8000c48 <__aeabi_ddiv>
 8005ba2:	0006      	movs	r6, r0
 8005ba4:	000f      	movs	r7, r1
 8005ba6:	1124      	asrs	r4, r4, #4
 8005ba8:	d0d5      	beq.n	8005b56 <_strtod_l+0x54a>
 8005baa:	2c1f      	cmp	r4, #31
 8005bac:	dd28      	ble.n	8005c00 <_strtod_l+0x5f4>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	9305      	str	r3, [sp, #20]
 8005bb2:	9306      	str	r3, [sp, #24]
 8005bb4:	930d      	str	r3, [sp, #52]	; 0x34
 8005bb6:	9308      	str	r3, [sp, #32]
 8005bb8:	2322      	movs	r3, #34	; 0x22
 8005bba:	9a04      	ldr	r2, [sp, #16]
 8005bbc:	2600      	movs	r6, #0
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bc2:	2700      	movs	r7, #0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d18d      	bne.n	8005ae4 <_strtod_l+0x4d8>
 8005bc8:	e55b      	b.n	8005682 <_strtod_l+0x76>
 8005bca:	46c0      	nop			; (mov r8, r8)
 8005bcc:	00004e1f 	.word	0x00004e1f
 8005bd0:	0800c1fd 	.word	0x0800c1fd
 8005bd4:	0800c1b4 	.word	0x0800c1b4
 8005bd8:	7ff00000 	.word	0x7ff00000
 8005bdc:	0800c1f5 	.word	0x0800c1f5
 8005be0:	0800c22f 	.word	0x0800c22f
 8005be4:	0800c5c1 	.word	0x0800c5c1
 8005be8:	0800c3a0 	.word	0x0800c3a0
 8005bec:	0800c378 	.word	0x0800c378
 8005bf0:	fcb00000 	.word	0xfcb00000
 8005bf4:	7ca00000 	.word	0x7ca00000
 8005bf8:	7c900000 	.word	0x7c900000
 8005bfc:	7fefffff 	.word	0x7fefffff
 8005c00:	2310      	movs	r3, #16
 8005c02:	0022      	movs	r2, r4
 8005c04:	401a      	ands	r2, r3
 8005c06:	9207      	str	r2, [sp, #28]
 8005c08:	421c      	tst	r4, r3
 8005c0a:	d001      	beq.n	8005c10 <_strtod_l+0x604>
 8005c0c:	335a      	adds	r3, #90	; 0x5a
 8005c0e:	9307      	str	r3, [sp, #28]
 8005c10:	0030      	movs	r0, r6
 8005c12:	0039      	movs	r1, r7
 8005c14:	2300      	movs	r3, #0
 8005c16:	4dc4      	ldr	r5, [pc, #784]	; (8005f28 <_strtod_l+0x91c>)
 8005c18:	2201      	movs	r2, #1
 8005c1a:	4214      	tst	r4, r2
 8005c1c:	d004      	beq.n	8005c28 <_strtod_l+0x61c>
 8005c1e:	682a      	ldr	r2, [r5, #0]
 8005c20:	686b      	ldr	r3, [r5, #4]
 8005c22:	f7fb fc0b 	bl	800143c <__aeabi_dmul>
 8005c26:	2301      	movs	r3, #1
 8005c28:	1064      	asrs	r4, r4, #1
 8005c2a:	3508      	adds	r5, #8
 8005c2c:	2c00      	cmp	r4, #0
 8005c2e:	d1f3      	bne.n	8005c18 <_strtod_l+0x60c>
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <_strtod_l+0x62c>
 8005c34:	0006      	movs	r6, r0
 8005c36:	000f      	movs	r7, r1
 8005c38:	9b07      	ldr	r3, [sp, #28]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00f      	beq.n	8005c5e <_strtod_l+0x652>
 8005c3e:	236b      	movs	r3, #107	; 0x6b
 8005c40:	007a      	lsls	r2, r7, #1
 8005c42:	0d52      	lsrs	r2, r2, #21
 8005c44:	0039      	movs	r1, r7
 8005c46:	1a9b      	subs	r3, r3, r2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	dd08      	ble.n	8005c5e <_strtod_l+0x652>
 8005c4c:	2b1f      	cmp	r3, #31
 8005c4e:	dc00      	bgt.n	8005c52 <_strtod_l+0x646>
 8005c50:	e121      	b.n	8005e96 <_strtod_l+0x88a>
 8005c52:	2600      	movs	r6, #0
 8005c54:	2b34      	cmp	r3, #52	; 0x34
 8005c56:	dc00      	bgt.n	8005c5a <_strtod_l+0x64e>
 8005c58:	e116      	b.n	8005e88 <_strtod_l+0x87c>
 8005c5a:	27dc      	movs	r7, #220	; 0xdc
 8005c5c:	04bf      	lsls	r7, r7, #18
 8005c5e:	2200      	movs	r2, #0
 8005c60:	2300      	movs	r3, #0
 8005c62:	0030      	movs	r0, r6
 8005c64:	0039      	movs	r1, r7
 8005c66:	f7fa fbf1 	bl	800044c <__aeabi_dcmpeq>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d19f      	bne.n	8005bae <_strtod_l+0x5a2>
 8005c6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c70:	9a08      	ldr	r2, [sp, #32]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005c76:	9b05      	ldr	r3, [sp, #20]
 8005c78:	9804      	ldr	r0, [sp, #16]
 8005c7a:	f002 fc41 	bl	8008500 <__s2b>
 8005c7e:	900d      	str	r0, [sp, #52]	; 0x34
 8005c80:	2800      	cmp	r0, #0
 8005c82:	d100      	bne.n	8005c86 <_strtod_l+0x67a>
 8005c84:	e720      	b.n	8005ac8 <_strtod_l+0x4bc>
 8005c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c88:	9906      	ldr	r1, [sp, #24]
 8005c8a:	17da      	asrs	r2, r3, #31
 8005c8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c8e:	1a5b      	subs	r3, r3, r1
 8005c90:	401a      	ands	r2, r3
 8005c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c94:	9215      	str	r2, [sp, #84]	; 0x54
 8005c96:	43db      	mvns	r3, r3
 8005c98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c9a:	17db      	asrs	r3, r3, #31
 8005c9c:	401a      	ands	r2, r3
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	9218      	str	r2, [sp, #96]	; 0x60
 8005ca2:	9305      	str	r3, [sp, #20]
 8005ca4:	9306      	str	r3, [sp, #24]
 8005ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ca8:	9804      	ldr	r0, [sp, #16]
 8005caa:	6859      	ldr	r1, [r3, #4]
 8005cac:	f002 fb7c 	bl	80083a8 <_Balloc>
 8005cb0:	9008      	str	r0, [sp, #32]
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d100      	bne.n	8005cb8 <_strtod_l+0x6ac>
 8005cb6:	e70c      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005cb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cba:	300c      	adds	r0, #12
 8005cbc:	0019      	movs	r1, r3
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	310c      	adds	r1, #12
 8005cc2:	3202      	adds	r2, #2
 8005cc4:	0092      	lsls	r2, r2, #2
 8005cc6:	f001 f90a 	bl	8006ede <memcpy>
 8005cca:	ab1e      	add	r3, sp, #120	; 0x78
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	ab1d      	add	r3, sp, #116	; 0x74
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	0032      	movs	r2, r6
 8005cd4:	003b      	movs	r3, r7
 8005cd6:	9804      	ldr	r0, [sp, #16]
 8005cd8:	9610      	str	r6, [sp, #64]	; 0x40
 8005cda:	9711      	str	r7, [sp, #68]	; 0x44
 8005cdc:	f002 ff52 	bl	8008b84 <__d2b>
 8005ce0:	901c      	str	r0, [sp, #112]	; 0x70
 8005ce2:	2800      	cmp	r0, #0
 8005ce4:	d100      	bne.n	8005ce8 <_strtod_l+0x6dc>
 8005ce6:	e6f4      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005ce8:	2101      	movs	r1, #1
 8005cea:	9804      	ldr	r0, [sp, #16]
 8005cec:	f002 fc9c 	bl	8008628 <__i2b>
 8005cf0:	9006      	str	r0, [sp, #24]
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d100      	bne.n	8005cf8 <_strtod_l+0x6ec>
 8005cf6:	e6ec      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005cf8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cfa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005cfc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8005cfe:	1ad4      	subs	r4, r2, r3
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	db01      	blt.n	8005d08 <_strtod_l+0x6fc>
 8005d04:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8005d06:	195d      	adds	r5, r3, r5
 8005d08:	9907      	ldr	r1, [sp, #28]
 8005d0a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005d0c:	1a5b      	subs	r3, r3, r1
 8005d0e:	2136      	movs	r1, #54	; 0x36
 8005d10:	189b      	adds	r3, r3, r2
 8005d12:	1a8a      	subs	r2, r1, r2
 8005d14:	4985      	ldr	r1, [pc, #532]	; (8005f2c <_strtod_l+0x920>)
 8005d16:	2001      	movs	r0, #1
 8005d18:	468c      	mov	ip, r1
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	9114      	str	r1, [sp, #80]	; 0x50
 8005d20:	9012      	str	r0, [sp, #72]	; 0x48
 8005d22:	4563      	cmp	r3, ip
 8005d24:	da07      	bge.n	8005d36 <_strtod_l+0x72a>
 8005d26:	4661      	mov	r1, ip
 8005d28:	1ac9      	subs	r1, r1, r3
 8005d2a:	1a52      	subs	r2, r2, r1
 8005d2c:	291f      	cmp	r1, #31
 8005d2e:	dd00      	ble.n	8005d32 <_strtod_l+0x726>
 8005d30:	e0b6      	b.n	8005ea0 <_strtod_l+0x894>
 8005d32:	4088      	lsls	r0, r1
 8005d34:	9012      	str	r0, [sp, #72]	; 0x48
 8005d36:	18ab      	adds	r3, r5, r2
 8005d38:	930c      	str	r3, [sp, #48]	; 0x30
 8005d3a:	18a4      	adds	r4, r4, r2
 8005d3c:	9b07      	ldr	r3, [sp, #28]
 8005d3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d40:	191c      	adds	r4, r3, r4
 8005d42:	002b      	movs	r3, r5
 8005d44:	4295      	cmp	r5, r2
 8005d46:	dd00      	ble.n	8005d4a <_strtod_l+0x73e>
 8005d48:	0013      	movs	r3, r2
 8005d4a:	42a3      	cmp	r3, r4
 8005d4c:	dd00      	ble.n	8005d50 <_strtod_l+0x744>
 8005d4e:	0023      	movs	r3, r4
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	dd04      	ble.n	8005d5e <_strtod_l+0x752>
 8005d54:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d56:	1ae4      	subs	r4, r4, r3
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	920c      	str	r2, [sp, #48]	; 0x30
 8005d5c:	1aed      	subs	r5, r5, r3
 8005d5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dd17      	ble.n	8005d94 <_strtod_l+0x788>
 8005d64:	001a      	movs	r2, r3
 8005d66:	9906      	ldr	r1, [sp, #24]
 8005d68:	9804      	ldr	r0, [sp, #16]
 8005d6a:	f002 fd25 	bl	80087b8 <__pow5mult>
 8005d6e:	9006      	str	r0, [sp, #24]
 8005d70:	2800      	cmp	r0, #0
 8005d72:	d100      	bne.n	8005d76 <_strtod_l+0x76a>
 8005d74:	e6ad      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005d76:	0001      	movs	r1, r0
 8005d78:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005d7a:	9804      	ldr	r0, [sp, #16]
 8005d7c:	f002 fc6c 	bl	8008658 <__multiply>
 8005d80:	900e      	str	r0, [sp, #56]	; 0x38
 8005d82:	2800      	cmp	r0, #0
 8005d84:	d100      	bne.n	8005d88 <_strtod_l+0x77c>
 8005d86:	e6a4      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005d88:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d8a:	9804      	ldr	r0, [sp, #16]
 8005d8c:	f002 fb50 	bl	8008430 <_Bfree>
 8005d90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d92:	931c      	str	r3, [sp, #112]	; 0x70
 8005d94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	dd00      	ble.n	8005d9c <_strtod_l+0x790>
 8005d9a:	e087      	b.n	8005eac <_strtod_l+0x8a0>
 8005d9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	dd08      	ble.n	8005db4 <_strtod_l+0x7a8>
 8005da2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005da4:	9908      	ldr	r1, [sp, #32]
 8005da6:	9804      	ldr	r0, [sp, #16]
 8005da8:	f002 fd06 	bl	80087b8 <__pow5mult>
 8005dac:	9008      	str	r0, [sp, #32]
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d100      	bne.n	8005db4 <_strtod_l+0x7a8>
 8005db2:	e68e      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005db4:	2c00      	cmp	r4, #0
 8005db6:	dd08      	ble.n	8005dca <_strtod_l+0x7be>
 8005db8:	0022      	movs	r2, r4
 8005dba:	9908      	ldr	r1, [sp, #32]
 8005dbc:	9804      	ldr	r0, [sp, #16]
 8005dbe:	f002 fd57 	bl	8008870 <__lshift>
 8005dc2:	9008      	str	r0, [sp, #32]
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	d100      	bne.n	8005dca <_strtod_l+0x7be>
 8005dc8:	e683      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005dca:	2d00      	cmp	r5, #0
 8005dcc:	dd08      	ble.n	8005de0 <_strtod_l+0x7d4>
 8005dce:	002a      	movs	r2, r5
 8005dd0:	9906      	ldr	r1, [sp, #24]
 8005dd2:	9804      	ldr	r0, [sp, #16]
 8005dd4:	f002 fd4c 	bl	8008870 <__lshift>
 8005dd8:	9006      	str	r0, [sp, #24]
 8005dda:	2800      	cmp	r0, #0
 8005ddc:	d100      	bne.n	8005de0 <_strtod_l+0x7d4>
 8005dde:	e678      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005de0:	9a08      	ldr	r2, [sp, #32]
 8005de2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005de4:	9804      	ldr	r0, [sp, #16]
 8005de6:	f002 fdcd 	bl	8008984 <__mdiff>
 8005dea:	9005      	str	r0, [sp, #20]
 8005dec:	2800      	cmp	r0, #0
 8005dee:	d100      	bne.n	8005df2 <_strtod_l+0x7e6>
 8005df0:	e66f      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005df2:	2200      	movs	r2, #0
 8005df4:	68c3      	ldr	r3, [r0, #12]
 8005df6:	9906      	ldr	r1, [sp, #24]
 8005df8:	60c2      	str	r2, [r0, #12]
 8005dfa:	930c      	str	r3, [sp, #48]	; 0x30
 8005dfc:	f002 fda6 	bl	800894c <__mcmp>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	da5d      	bge.n	8005ec0 <_strtod_l+0x8b4>
 8005e04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e06:	4333      	orrs	r3, r6
 8005e08:	d000      	beq.n	8005e0c <_strtod_l+0x800>
 8005e0a:	e088      	b.n	8005f1e <_strtod_l+0x912>
 8005e0c:	033b      	lsls	r3, r7, #12
 8005e0e:	d000      	beq.n	8005e12 <_strtod_l+0x806>
 8005e10:	e085      	b.n	8005f1e <_strtod_l+0x912>
 8005e12:	22d6      	movs	r2, #214	; 0xd6
 8005e14:	4b46      	ldr	r3, [pc, #280]	; (8005f30 <_strtod_l+0x924>)
 8005e16:	04d2      	lsls	r2, r2, #19
 8005e18:	403b      	ands	r3, r7
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d97f      	bls.n	8005f1e <_strtod_l+0x912>
 8005e1e:	9b05      	ldr	r3, [sp, #20]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d103      	bne.n	8005e2e <_strtod_l+0x822>
 8005e26:	9b05      	ldr	r3, [sp, #20]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	dd77      	ble.n	8005f1e <_strtod_l+0x912>
 8005e2e:	9905      	ldr	r1, [sp, #20]
 8005e30:	2201      	movs	r2, #1
 8005e32:	9804      	ldr	r0, [sp, #16]
 8005e34:	f002 fd1c 	bl	8008870 <__lshift>
 8005e38:	9906      	ldr	r1, [sp, #24]
 8005e3a:	9005      	str	r0, [sp, #20]
 8005e3c:	f002 fd86 	bl	800894c <__mcmp>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	dd6c      	ble.n	8005f1e <_strtod_l+0x912>
 8005e44:	9907      	ldr	r1, [sp, #28]
 8005e46:	003b      	movs	r3, r7
 8005e48:	4a39      	ldr	r2, [pc, #228]	; (8005f30 <_strtod_l+0x924>)
 8005e4a:	2900      	cmp	r1, #0
 8005e4c:	d100      	bne.n	8005e50 <_strtod_l+0x844>
 8005e4e:	e094      	b.n	8005f7a <_strtod_l+0x96e>
 8005e50:	0011      	movs	r1, r2
 8005e52:	20d6      	movs	r0, #214	; 0xd6
 8005e54:	4039      	ands	r1, r7
 8005e56:	04c0      	lsls	r0, r0, #19
 8005e58:	4281      	cmp	r1, r0
 8005e5a:	dd00      	ble.n	8005e5e <_strtod_l+0x852>
 8005e5c:	e08d      	b.n	8005f7a <_strtod_l+0x96e>
 8005e5e:	23dc      	movs	r3, #220	; 0xdc
 8005e60:	049b      	lsls	r3, r3, #18
 8005e62:	4299      	cmp	r1, r3
 8005e64:	dc00      	bgt.n	8005e68 <_strtod_l+0x85c>
 8005e66:	e6a7      	b.n	8005bb8 <_strtod_l+0x5ac>
 8005e68:	0030      	movs	r0, r6
 8005e6a:	0039      	movs	r1, r7
 8005e6c:	4b31      	ldr	r3, [pc, #196]	; (8005f34 <_strtod_l+0x928>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f7fb fae4 	bl	800143c <__aeabi_dmul>
 8005e74:	4b2e      	ldr	r3, [pc, #184]	; (8005f30 <_strtod_l+0x924>)
 8005e76:	0006      	movs	r6, r0
 8005e78:	000f      	movs	r7, r1
 8005e7a:	420b      	tst	r3, r1
 8005e7c:	d000      	beq.n	8005e80 <_strtod_l+0x874>
 8005e7e:	e631      	b.n	8005ae4 <_strtod_l+0x4d8>
 8005e80:	2322      	movs	r3, #34	; 0x22
 8005e82:	9a04      	ldr	r2, [sp, #16]
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	e62d      	b.n	8005ae4 <_strtod_l+0x4d8>
 8005e88:	234b      	movs	r3, #75	; 0x4b
 8005e8a:	1a9a      	subs	r2, r3, r2
 8005e8c:	3b4c      	subs	r3, #76	; 0x4c
 8005e8e:	4093      	lsls	r3, r2
 8005e90:	4019      	ands	r1, r3
 8005e92:	000f      	movs	r7, r1
 8005e94:	e6e3      	b.n	8005c5e <_strtod_l+0x652>
 8005e96:	2201      	movs	r2, #1
 8005e98:	4252      	negs	r2, r2
 8005e9a:	409a      	lsls	r2, r3
 8005e9c:	4016      	ands	r6, r2
 8005e9e:	e6de      	b.n	8005c5e <_strtod_l+0x652>
 8005ea0:	4925      	ldr	r1, [pc, #148]	; (8005f38 <_strtod_l+0x92c>)
 8005ea2:	1acb      	subs	r3, r1, r3
 8005ea4:	0001      	movs	r1, r0
 8005ea6:	4099      	lsls	r1, r3
 8005ea8:	9114      	str	r1, [sp, #80]	; 0x50
 8005eaa:	e743      	b.n	8005d34 <_strtod_l+0x728>
 8005eac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005eae:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005eb0:	9804      	ldr	r0, [sp, #16]
 8005eb2:	f002 fcdd 	bl	8008870 <__lshift>
 8005eb6:	901c      	str	r0, [sp, #112]	; 0x70
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	d000      	beq.n	8005ebe <_strtod_l+0x8b2>
 8005ebc:	e76e      	b.n	8005d9c <_strtod_l+0x790>
 8005ebe:	e608      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005ec0:	970e      	str	r7, [sp, #56]	; 0x38
 8005ec2:	2800      	cmp	r0, #0
 8005ec4:	d177      	bne.n	8005fb6 <_strtod_l+0x9aa>
 8005ec6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ec8:	033b      	lsls	r3, r7, #12
 8005eca:	0b1b      	lsrs	r3, r3, #12
 8005ecc:	2a00      	cmp	r2, #0
 8005ece:	d039      	beq.n	8005f44 <_strtod_l+0x938>
 8005ed0:	4a1a      	ldr	r2, [pc, #104]	; (8005f3c <_strtod_l+0x930>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d139      	bne.n	8005f4a <_strtod_l+0x93e>
 8005ed6:	2101      	movs	r1, #1
 8005ed8:	9b07      	ldr	r3, [sp, #28]
 8005eda:	4249      	negs	r1, r1
 8005edc:	0032      	movs	r2, r6
 8005ede:	0008      	movs	r0, r1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d00b      	beq.n	8005efc <_strtod_l+0x8f0>
 8005ee4:	24d4      	movs	r4, #212	; 0xd4
 8005ee6:	4b12      	ldr	r3, [pc, #72]	; (8005f30 <_strtod_l+0x924>)
 8005ee8:	0008      	movs	r0, r1
 8005eea:	403b      	ands	r3, r7
 8005eec:	04e4      	lsls	r4, r4, #19
 8005eee:	42a3      	cmp	r3, r4
 8005ef0:	d804      	bhi.n	8005efc <_strtod_l+0x8f0>
 8005ef2:	306c      	adds	r0, #108	; 0x6c
 8005ef4:	0d1b      	lsrs	r3, r3, #20
 8005ef6:	1ac3      	subs	r3, r0, r3
 8005ef8:	4099      	lsls	r1, r3
 8005efa:	0008      	movs	r0, r1
 8005efc:	4282      	cmp	r2, r0
 8005efe:	d124      	bne.n	8005f4a <_strtod_l+0x93e>
 8005f00:	4b0f      	ldr	r3, [pc, #60]	; (8005f40 <_strtod_l+0x934>)
 8005f02:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005f04:	4299      	cmp	r1, r3
 8005f06:	d102      	bne.n	8005f0e <_strtod_l+0x902>
 8005f08:	3201      	adds	r2, #1
 8005f0a:	d100      	bne.n	8005f0e <_strtod_l+0x902>
 8005f0c:	e5e1      	b.n	8005ad2 <_strtod_l+0x4c6>
 8005f0e:	4b08      	ldr	r3, [pc, #32]	; (8005f30 <_strtod_l+0x924>)
 8005f10:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f12:	2600      	movs	r6, #0
 8005f14:	401a      	ands	r2, r3
 8005f16:	0013      	movs	r3, r2
 8005f18:	2280      	movs	r2, #128	; 0x80
 8005f1a:	0352      	lsls	r2, r2, #13
 8005f1c:	189f      	adds	r7, r3, r2
 8005f1e:	9b07      	ldr	r3, [sp, #28]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1a1      	bne.n	8005e68 <_strtod_l+0x85c>
 8005f24:	e5de      	b.n	8005ae4 <_strtod_l+0x4d8>
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	0800c1c8 	.word	0x0800c1c8
 8005f2c:	fffffc02 	.word	0xfffffc02
 8005f30:	7ff00000 	.word	0x7ff00000
 8005f34:	39500000 	.word	0x39500000
 8005f38:	fffffbe2 	.word	0xfffffbe2
 8005f3c:	000fffff 	.word	0x000fffff
 8005f40:	7fefffff 	.word	0x7fefffff
 8005f44:	4333      	orrs	r3, r6
 8005f46:	d100      	bne.n	8005f4a <_strtod_l+0x93e>
 8005f48:	e77c      	b.n	8005e44 <_strtod_l+0x838>
 8005f4a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d01d      	beq.n	8005f8c <_strtod_l+0x980>
 8005f50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f52:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005f54:	4213      	tst	r3, r2
 8005f56:	d0e2      	beq.n	8005f1e <_strtod_l+0x912>
 8005f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f5a:	0030      	movs	r0, r6
 8005f5c:	0039      	movs	r1, r7
 8005f5e:	9a07      	ldr	r2, [sp, #28]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d017      	beq.n	8005f94 <_strtod_l+0x988>
 8005f64:	f7ff fb3a 	bl	80055dc <sulp>
 8005f68:	0002      	movs	r2, r0
 8005f6a:	000b      	movs	r3, r1
 8005f6c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005f6e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005f70:	f7fa fb0a 	bl	8000588 <__aeabi_dadd>
 8005f74:	0006      	movs	r6, r0
 8005f76:	000f      	movs	r7, r1
 8005f78:	e7d1      	b.n	8005f1e <_strtod_l+0x912>
 8005f7a:	2601      	movs	r6, #1
 8005f7c:	4013      	ands	r3, r2
 8005f7e:	4a98      	ldr	r2, [pc, #608]	; (80061e0 <_strtod_l+0xbd4>)
 8005f80:	4276      	negs	r6, r6
 8005f82:	189b      	adds	r3, r3, r2
 8005f84:	4a97      	ldr	r2, [pc, #604]	; (80061e4 <_strtod_l+0xbd8>)
 8005f86:	431a      	orrs	r2, r3
 8005f88:	0017      	movs	r7, r2
 8005f8a:	e7c8      	b.n	8005f1e <_strtod_l+0x912>
 8005f8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f8e:	4233      	tst	r3, r6
 8005f90:	d0c5      	beq.n	8005f1e <_strtod_l+0x912>
 8005f92:	e7e1      	b.n	8005f58 <_strtod_l+0x94c>
 8005f94:	f7ff fb22 	bl	80055dc <sulp>
 8005f98:	0002      	movs	r2, r0
 8005f9a:	000b      	movs	r3, r1
 8005f9c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8005f9e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005fa0:	f7fb fd0e 	bl	80019c0 <__aeabi_dsub>
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	0006      	movs	r6, r0
 8005faa:	000f      	movs	r7, r1
 8005fac:	f7fa fa4e 	bl	800044c <__aeabi_dcmpeq>
 8005fb0:	2800      	cmp	r0, #0
 8005fb2:	d0b4      	beq.n	8005f1e <_strtod_l+0x912>
 8005fb4:	e600      	b.n	8005bb8 <_strtod_l+0x5ac>
 8005fb6:	9906      	ldr	r1, [sp, #24]
 8005fb8:	9805      	ldr	r0, [sp, #20]
 8005fba:	f002 fe43 	bl	8008c44 <__ratio>
 8005fbe:	2380      	movs	r3, #128	; 0x80
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	05db      	lsls	r3, r3, #23
 8005fc4:	0004      	movs	r4, r0
 8005fc6:	000d      	movs	r5, r1
 8005fc8:	f7fa fa50 	bl	800046c <__aeabi_dcmple>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d06d      	beq.n	80060ac <_strtod_l+0xaa0>
 8005fd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d000      	beq.n	8005fd8 <_strtod_l+0x9cc>
 8005fd6:	e07e      	b.n	80060d6 <_strtod_l+0xaca>
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	d158      	bne.n	800608e <_strtod_l+0xa82>
 8005fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fde:	031b      	lsls	r3, r3, #12
 8005fe0:	d000      	beq.n	8005fe4 <_strtod_l+0x9d8>
 8005fe2:	e07f      	b.n	80060e4 <_strtod_l+0xad8>
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	0020      	movs	r0, r4
 8005fe8:	0029      	movs	r1, r5
 8005fea:	4b7f      	ldr	r3, [pc, #508]	; (80061e8 <_strtod_l+0xbdc>)
 8005fec:	f7fa fa34 	bl	8000458 <__aeabi_dcmplt>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d158      	bne.n	80060a6 <_strtod_l+0xa9a>
 8005ff4:	0020      	movs	r0, r4
 8005ff6:	0029      	movs	r1, r5
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	4b7c      	ldr	r3, [pc, #496]	; (80061ec <_strtod_l+0xbe0>)
 8005ffc:	f7fb fa1e 	bl	800143c <__aeabi_dmul>
 8006000:	0004      	movs	r4, r0
 8006002:	000d      	movs	r5, r1
 8006004:	2380      	movs	r3, #128	; 0x80
 8006006:	061b      	lsls	r3, r3, #24
 8006008:	940a      	str	r4, [sp, #40]	; 0x28
 800600a:	18eb      	adds	r3, r5, r3
 800600c:	930b      	str	r3, [sp, #44]	; 0x2c
 800600e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006010:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006012:	9212      	str	r2, [sp, #72]	; 0x48
 8006014:	9313      	str	r3, [sp, #76]	; 0x4c
 8006016:	4a76      	ldr	r2, [pc, #472]	; (80061f0 <_strtod_l+0xbe4>)
 8006018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800601a:	4013      	ands	r3, r2
 800601c:	9314      	str	r3, [sp, #80]	; 0x50
 800601e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006020:	4b74      	ldr	r3, [pc, #464]	; (80061f4 <_strtod_l+0xbe8>)
 8006022:	429a      	cmp	r2, r3
 8006024:	d000      	beq.n	8006028 <_strtod_l+0xa1c>
 8006026:	e091      	b.n	800614c <_strtod_l+0xb40>
 8006028:	4a73      	ldr	r2, [pc, #460]	; (80061f8 <_strtod_l+0xbec>)
 800602a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800602c:	4694      	mov	ip, r2
 800602e:	4463      	add	r3, ip
 8006030:	001f      	movs	r7, r3
 8006032:	0030      	movs	r0, r6
 8006034:	0019      	movs	r1, r3
 8006036:	f002 fd3d 	bl	8008ab4 <__ulp>
 800603a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800603c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800603e:	f7fb f9fd 	bl	800143c <__aeabi_dmul>
 8006042:	0032      	movs	r2, r6
 8006044:	003b      	movs	r3, r7
 8006046:	f7fa fa9f 	bl	8000588 <__aeabi_dadd>
 800604a:	4a69      	ldr	r2, [pc, #420]	; (80061f0 <_strtod_l+0xbe4>)
 800604c:	4b6b      	ldr	r3, [pc, #428]	; (80061fc <_strtod_l+0xbf0>)
 800604e:	0006      	movs	r6, r0
 8006050:	400a      	ands	r2, r1
 8006052:	429a      	cmp	r2, r3
 8006054:	d949      	bls.n	80060ea <_strtod_l+0xade>
 8006056:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006058:	4b69      	ldr	r3, [pc, #420]	; (8006200 <_strtod_l+0xbf4>)
 800605a:	429a      	cmp	r2, r3
 800605c:	d103      	bne.n	8006066 <_strtod_l+0xa5a>
 800605e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006060:	3301      	adds	r3, #1
 8006062:	d100      	bne.n	8006066 <_strtod_l+0xa5a>
 8006064:	e535      	b.n	8005ad2 <_strtod_l+0x4c6>
 8006066:	2601      	movs	r6, #1
 8006068:	4f65      	ldr	r7, [pc, #404]	; (8006200 <_strtod_l+0xbf4>)
 800606a:	4276      	negs	r6, r6
 800606c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800606e:	9804      	ldr	r0, [sp, #16]
 8006070:	f002 f9de 	bl	8008430 <_Bfree>
 8006074:	9908      	ldr	r1, [sp, #32]
 8006076:	9804      	ldr	r0, [sp, #16]
 8006078:	f002 f9da 	bl	8008430 <_Bfree>
 800607c:	9906      	ldr	r1, [sp, #24]
 800607e:	9804      	ldr	r0, [sp, #16]
 8006080:	f002 f9d6 	bl	8008430 <_Bfree>
 8006084:	9905      	ldr	r1, [sp, #20]
 8006086:	9804      	ldr	r0, [sp, #16]
 8006088:	f002 f9d2 	bl	8008430 <_Bfree>
 800608c:	e60b      	b.n	8005ca6 <_strtod_l+0x69a>
 800608e:	2e01      	cmp	r6, #1
 8006090:	d103      	bne.n	800609a <_strtod_l+0xa8e>
 8006092:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006094:	2b00      	cmp	r3, #0
 8006096:	d100      	bne.n	800609a <_strtod_l+0xa8e>
 8006098:	e58e      	b.n	8005bb8 <_strtod_l+0x5ac>
 800609a:	2300      	movs	r3, #0
 800609c:	4c59      	ldr	r4, [pc, #356]	; (8006204 <_strtod_l+0xbf8>)
 800609e:	930a      	str	r3, [sp, #40]	; 0x28
 80060a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80060a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80060a4:	e01c      	b.n	80060e0 <_strtod_l+0xad4>
 80060a6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80060a8:	4d50      	ldr	r5, [pc, #320]	; (80061ec <_strtod_l+0xbe0>)
 80060aa:	e7ab      	b.n	8006004 <_strtod_l+0x9f8>
 80060ac:	2200      	movs	r2, #0
 80060ae:	0020      	movs	r0, r4
 80060b0:	0029      	movs	r1, r5
 80060b2:	4b4e      	ldr	r3, [pc, #312]	; (80061ec <_strtod_l+0xbe0>)
 80060b4:	f7fb f9c2 	bl	800143c <__aeabi_dmul>
 80060b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060ba:	0004      	movs	r4, r0
 80060bc:	000b      	movs	r3, r1
 80060be:	000d      	movs	r5, r1
 80060c0:	2a00      	cmp	r2, #0
 80060c2:	d104      	bne.n	80060ce <_strtod_l+0xac2>
 80060c4:	2280      	movs	r2, #128	; 0x80
 80060c6:	0612      	lsls	r2, r2, #24
 80060c8:	900a      	str	r0, [sp, #40]	; 0x28
 80060ca:	188b      	adds	r3, r1, r2
 80060cc:	e79e      	b.n	800600c <_strtod_l+0xa00>
 80060ce:	0002      	movs	r2, r0
 80060d0:	920a      	str	r2, [sp, #40]	; 0x28
 80060d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80060d4:	e79b      	b.n	800600e <_strtod_l+0xa02>
 80060d6:	2300      	movs	r3, #0
 80060d8:	4c43      	ldr	r4, [pc, #268]	; (80061e8 <_strtod_l+0xbdc>)
 80060da:	930a      	str	r3, [sp, #40]	; 0x28
 80060dc:	940b      	str	r4, [sp, #44]	; 0x2c
 80060de:	2400      	movs	r4, #0
 80060e0:	4d41      	ldr	r5, [pc, #260]	; (80061e8 <_strtod_l+0xbdc>)
 80060e2:	e794      	b.n	800600e <_strtod_l+0xa02>
 80060e4:	2300      	movs	r3, #0
 80060e6:	4c47      	ldr	r4, [pc, #284]	; (8006204 <_strtod_l+0xbf8>)
 80060e8:	e7f7      	b.n	80060da <_strtod_l+0xace>
 80060ea:	23d4      	movs	r3, #212	; 0xd4
 80060ec:	049b      	lsls	r3, r3, #18
 80060ee:	18cf      	adds	r7, r1, r3
 80060f0:	9b07      	ldr	r3, [sp, #28]
 80060f2:	970e      	str	r7, [sp, #56]	; 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d1b9      	bne.n	800606c <_strtod_l+0xa60>
 80060f8:	4b3d      	ldr	r3, [pc, #244]	; (80061f0 <_strtod_l+0xbe4>)
 80060fa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80060fc:	403b      	ands	r3, r7
 80060fe:	429a      	cmp	r2, r3
 8006100:	d1b4      	bne.n	800606c <_strtod_l+0xa60>
 8006102:	0020      	movs	r0, r4
 8006104:	0029      	movs	r1, r5
 8006106:	f7fa f9ed 	bl	80004e4 <__aeabi_d2lz>
 800610a:	f7fa fa27 	bl	800055c <__aeabi_l2d>
 800610e:	0002      	movs	r2, r0
 8006110:	000b      	movs	r3, r1
 8006112:	0020      	movs	r0, r4
 8006114:	0029      	movs	r1, r5
 8006116:	f7fb fc53 	bl	80019c0 <__aeabi_dsub>
 800611a:	033b      	lsls	r3, r7, #12
 800611c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800611e:	0b1b      	lsrs	r3, r3, #12
 8006120:	4333      	orrs	r3, r6
 8006122:	4313      	orrs	r3, r2
 8006124:	0004      	movs	r4, r0
 8006126:	000d      	movs	r5, r1
 8006128:	4a37      	ldr	r2, [pc, #220]	; (8006208 <_strtod_l+0xbfc>)
 800612a:	2b00      	cmp	r3, #0
 800612c:	d054      	beq.n	80061d8 <_strtod_l+0xbcc>
 800612e:	4b37      	ldr	r3, [pc, #220]	; (800620c <_strtod_l+0xc00>)
 8006130:	f7fa f992 	bl	8000458 <__aeabi_dcmplt>
 8006134:	2800      	cmp	r0, #0
 8006136:	d000      	beq.n	800613a <_strtod_l+0xb2e>
 8006138:	e4d4      	b.n	8005ae4 <_strtod_l+0x4d8>
 800613a:	0020      	movs	r0, r4
 800613c:	0029      	movs	r1, r5
 800613e:	4a34      	ldr	r2, [pc, #208]	; (8006210 <_strtod_l+0xc04>)
 8006140:	4b2a      	ldr	r3, [pc, #168]	; (80061ec <_strtod_l+0xbe0>)
 8006142:	f7fa f99d 	bl	8000480 <__aeabi_dcmpgt>
 8006146:	2800      	cmp	r0, #0
 8006148:	d090      	beq.n	800606c <_strtod_l+0xa60>
 800614a:	e4cb      	b.n	8005ae4 <_strtod_l+0x4d8>
 800614c:	9b07      	ldr	r3, [sp, #28]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d02b      	beq.n	80061aa <_strtod_l+0xb9e>
 8006152:	23d4      	movs	r3, #212	; 0xd4
 8006154:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006156:	04db      	lsls	r3, r3, #19
 8006158:	429a      	cmp	r2, r3
 800615a:	d826      	bhi.n	80061aa <_strtod_l+0xb9e>
 800615c:	0020      	movs	r0, r4
 800615e:	0029      	movs	r1, r5
 8006160:	4a2c      	ldr	r2, [pc, #176]	; (8006214 <_strtod_l+0xc08>)
 8006162:	4b2d      	ldr	r3, [pc, #180]	; (8006218 <_strtod_l+0xc0c>)
 8006164:	f7fa f982 	bl	800046c <__aeabi_dcmple>
 8006168:	2800      	cmp	r0, #0
 800616a:	d017      	beq.n	800619c <_strtod_l+0xb90>
 800616c:	0020      	movs	r0, r4
 800616e:	0029      	movs	r1, r5
 8006170:	f7fa f99a 	bl	80004a8 <__aeabi_d2uiz>
 8006174:	2800      	cmp	r0, #0
 8006176:	d100      	bne.n	800617a <_strtod_l+0xb6e>
 8006178:	3001      	adds	r0, #1
 800617a:	f7fc f827 	bl	80021cc <__aeabi_ui2d>
 800617e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006180:	0004      	movs	r4, r0
 8006182:	000b      	movs	r3, r1
 8006184:	000d      	movs	r5, r1
 8006186:	2a00      	cmp	r2, #0
 8006188:	d122      	bne.n	80061d0 <_strtod_l+0xbc4>
 800618a:	2280      	movs	r2, #128	; 0x80
 800618c:	0612      	lsls	r2, r2, #24
 800618e:	188b      	adds	r3, r1, r2
 8006190:	9016      	str	r0, [sp, #88]	; 0x58
 8006192:	9317      	str	r3, [sp, #92]	; 0x5c
 8006194:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006196:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006198:	9212      	str	r2, [sp, #72]	; 0x48
 800619a:	9313      	str	r3, [sp, #76]	; 0x4c
 800619c:	22d6      	movs	r2, #214	; 0xd6
 800619e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80061a0:	04d2      	lsls	r2, r2, #19
 80061a2:	189b      	adds	r3, r3, r2
 80061a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	9313      	str	r3, [sp, #76]	; 0x4c
 80061aa:	9810      	ldr	r0, [sp, #64]	; 0x40
 80061ac:	9911      	ldr	r1, [sp, #68]	; 0x44
 80061ae:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80061b0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 80061b2:	f002 fc7f 	bl	8008ab4 <__ulp>
 80061b6:	0002      	movs	r2, r0
 80061b8:	000b      	movs	r3, r1
 80061ba:	0030      	movs	r0, r6
 80061bc:	0039      	movs	r1, r7
 80061be:	f7fb f93d 	bl	800143c <__aeabi_dmul>
 80061c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80061c6:	f7fa f9df 	bl	8000588 <__aeabi_dadd>
 80061ca:	0006      	movs	r6, r0
 80061cc:	000f      	movs	r7, r1
 80061ce:	e78f      	b.n	80060f0 <_strtod_l+0xae4>
 80061d0:	0002      	movs	r2, r0
 80061d2:	9216      	str	r2, [sp, #88]	; 0x58
 80061d4:	9317      	str	r3, [sp, #92]	; 0x5c
 80061d6:	e7dd      	b.n	8006194 <_strtod_l+0xb88>
 80061d8:	4b10      	ldr	r3, [pc, #64]	; (800621c <_strtod_l+0xc10>)
 80061da:	f7fa f93d 	bl	8000458 <__aeabi_dcmplt>
 80061de:	e7b2      	b.n	8006146 <_strtod_l+0xb3a>
 80061e0:	fff00000 	.word	0xfff00000
 80061e4:	000fffff 	.word	0x000fffff
 80061e8:	3ff00000 	.word	0x3ff00000
 80061ec:	3fe00000 	.word	0x3fe00000
 80061f0:	7ff00000 	.word	0x7ff00000
 80061f4:	7fe00000 	.word	0x7fe00000
 80061f8:	fcb00000 	.word	0xfcb00000
 80061fc:	7c9fffff 	.word	0x7c9fffff
 8006200:	7fefffff 	.word	0x7fefffff
 8006204:	bff00000 	.word	0xbff00000
 8006208:	94a03595 	.word	0x94a03595
 800620c:	3fdfffff 	.word	0x3fdfffff
 8006210:	35afe535 	.word	0x35afe535
 8006214:	ffc00000 	.word	0xffc00000
 8006218:	41dfffff 	.word	0x41dfffff
 800621c:	3fcfffff 	.word	0x3fcfffff

08006220 <strtod>:
 8006220:	b510      	push	{r4, lr}
 8006222:	4c04      	ldr	r4, [pc, #16]	; (8006234 <strtod+0x14>)
 8006224:	000a      	movs	r2, r1
 8006226:	0001      	movs	r1, r0
 8006228:	4b03      	ldr	r3, [pc, #12]	; (8006238 <strtod+0x18>)
 800622a:	6820      	ldr	r0, [r4, #0]
 800622c:	f7ff f9ee 	bl	800560c <_strtod_l>
 8006230:	bd10      	pop	{r4, pc}
 8006232:	46c0      	nop			; (mov r8, r8)
 8006234:	200001e8 	.word	0x200001e8
 8006238:	20000030 	.word	0x20000030

0800623c <__cvt>:
 800623c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800623e:	001e      	movs	r6, r3
 8006240:	2300      	movs	r3, #0
 8006242:	0014      	movs	r4, r2
 8006244:	b08b      	sub	sp, #44	; 0x2c
 8006246:	429e      	cmp	r6, r3
 8006248:	da04      	bge.n	8006254 <__cvt+0x18>
 800624a:	2180      	movs	r1, #128	; 0x80
 800624c:	0609      	lsls	r1, r1, #24
 800624e:	1873      	adds	r3, r6, r1
 8006250:	001e      	movs	r6, r3
 8006252:	232d      	movs	r3, #45	; 0x2d
 8006254:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006256:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006258:	7013      	strb	r3, [r2, #0]
 800625a:	2320      	movs	r3, #32
 800625c:	2203      	movs	r2, #3
 800625e:	439f      	bics	r7, r3
 8006260:	2f46      	cmp	r7, #70	; 0x46
 8006262:	d007      	beq.n	8006274 <__cvt+0x38>
 8006264:	003b      	movs	r3, r7
 8006266:	3b45      	subs	r3, #69	; 0x45
 8006268:	4259      	negs	r1, r3
 800626a:	414b      	adcs	r3, r1
 800626c:	9910      	ldr	r1, [sp, #64]	; 0x40
 800626e:	3a01      	subs	r2, #1
 8006270:	18cb      	adds	r3, r1, r3
 8006272:	9310      	str	r3, [sp, #64]	; 0x40
 8006274:	ab09      	add	r3, sp, #36	; 0x24
 8006276:	9304      	str	r3, [sp, #16]
 8006278:	ab08      	add	r3, sp, #32
 800627a:	9303      	str	r3, [sp, #12]
 800627c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800627e:	9200      	str	r2, [sp, #0]
 8006280:	9302      	str	r3, [sp, #8]
 8006282:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006284:	0022      	movs	r2, r4
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	0033      	movs	r3, r6
 800628a:	f000 fec7 	bl	800701c <_dtoa_r>
 800628e:	0005      	movs	r5, r0
 8006290:	2f47      	cmp	r7, #71	; 0x47
 8006292:	d102      	bne.n	800629a <__cvt+0x5e>
 8006294:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006296:	07db      	lsls	r3, r3, #31
 8006298:	d528      	bpl.n	80062ec <__cvt+0xb0>
 800629a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800629c:	18eb      	adds	r3, r5, r3
 800629e:	9307      	str	r3, [sp, #28]
 80062a0:	2f46      	cmp	r7, #70	; 0x46
 80062a2:	d114      	bne.n	80062ce <__cvt+0x92>
 80062a4:	782b      	ldrb	r3, [r5, #0]
 80062a6:	2b30      	cmp	r3, #48	; 0x30
 80062a8:	d10c      	bne.n	80062c4 <__cvt+0x88>
 80062aa:	2200      	movs	r2, #0
 80062ac:	2300      	movs	r3, #0
 80062ae:	0020      	movs	r0, r4
 80062b0:	0031      	movs	r1, r6
 80062b2:	f7fa f8cb 	bl	800044c <__aeabi_dcmpeq>
 80062b6:	2800      	cmp	r0, #0
 80062b8:	d104      	bne.n	80062c4 <__cvt+0x88>
 80062ba:	2301      	movs	r3, #1
 80062bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80062be:	1a9b      	subs	r3, r3, r2
 80062c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80062c2:	6013      	str	r3, [r2, #0]
 80062c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80062c6:	9a07      	ldr	r2, [sp, #28]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	18d3      	adds	r3, r2, r3
 80062cc:	9307      	str	r3, [sp, #28]
 80062ce:	2200      	movs	r2, #0
 80062d0:	2300      	movs	r3, #0
 80062d2:	0020      	movs	r0, r4
 80062d4:	0031      	movs	r1, r6
 80062d6:	f7fa f8b9 	bl	800044c <__aeabi_dcmpeq>
 80062da:	2800      	cmp	r0, #0
 80062dc:	d001      	beq.n	80062e2 <__cvt+0xa6>
 80062de:	9b07      	ldr	r3, [sp, #28]
 80062e0:	9309      	str	r3, [sp, #36]	; 0x24
 80062e2:	2230      	movs	r2, #48	; 0x30
 80062e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e6:	9907      	ldr	r1, [sp, #28]
 80062e8:	428b      	cmp	r3, r1
 80062ea:	d306      	bcc.n	80062fa <__cvt+0xbe>
 80062ec:	0028      	movs	r0, r5
 80062ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062f0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80062f2:	1b5b      	subs	r3, r3, r5
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	b00b      	add	sp, #44	; 0x2c
 80062f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062fa:	1c59      	adds	r1, r3, #1
 80062fc:	9109      	str	r1, [sp, #36]	; 0x24
 80062fe:	701a      	strb	r2, [r3, #0]
 8006300:	e7f0      	b.n	80062e4 <__cvt+0xa8>

08006302 <__exponent>:
 8006302:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006304:	1c83      	adds	r3, r0, #2
 8006306:	b087      	sub	sp, #28
 8006308:	9303      	str	r3, [sp, #12]
 800630a:	0005      	movs	r5, r0
 800630c:	000c      	movs	r4, r1
 800630e:	232b      	movs	r3, #43	; 0x2b
 8006310:	7002      	strb	r2, [r0, #0]
 8006312:	2900      	cmp	r1, #0
 8006314:	da01      	bge.n	800631a <__exponent+0x18>
 8006316:	424c      	negs	r4, r1
 8006318:	3302      	adds	r3, #2
 800631a:	706b      	strb	r3, [r5, #1]
 800631c:	2c09      	cmp	r4, #9
 800631e:	dd2f      	ble.n	8006380 <__exponent+0x7e>
 8006320:	270a      	movs	r7, #10
 8006322:	ab04      	add	r3, sp, #16
 8006324:	1dde      	adds	r6, r3, #7
 8006326:	0020      	movs	r0, r4
 8006328:	0039      	movs	r1, r7
 800632a:	9601      	str	r6, [sp, #4]
 800632c:	f7fa f878 	bl	8000420 <__aeabi_idivmod>
 8006330:	3e01      	subs	r6, #1
 8006332:	3130      	adds	r1, #48	; 0x30
 8006334:	0020      	movs	r0, r4
 8006336:	7031      	strb	r1, [r6, #0]
 8006338:	0039      	movs	r1, r7
 800633a:	9402      	str	r4, [sp, #8]
 800633c:	f7f9 ff8a 	bl	8000254 <__divsi3>
 8006340:	9b02      	ldr	r3, [sp, #8]
 8006342:	0004      	movs	r4, r0
 8006344:	2b63      	cmp	r3, #99	; 0x63
 8006346:	dcee      	bgt.n	8006326 <__exponent+0x24>
 8006348:	9b01      	ldr	r3, [sp, #4]
 800634a:	3430      	adds	r4, #48	; 0x30
 800634c:	1e9a      	subs	r2, r3, #2
 800634e:	0013      	movs	r3, r2
 8006350:	9903      	ldr	r1, [sp, #12]
 8006352:	7014      	strb	r4, [r2, #0]
 8006354:	a804      	add	r0, sp, #16
 8006356:	3007      	adds	r0, #7
 8006358:	4298      	cmp	r0, r3
 800635a:	d80c      	bhi.n	8006376 <__exponent+0x74>
 800635c:	2300      	movs	r3, #0
 800635e:	4282      	cmp	r2, r0
 8006360:	d804      	bhi.n	800636c <__exponent+0x6a>
 8006362:	aa04      	add	r2, sp, #16
 8006364:	3309      	adds	r3, #9
 8006366:	189b      	adds	r3, r3, r2
 8006368:	9a01      	ldr	r2, [sp, #4]
 800636a:	1a9b      	subs	r3, r3, r2
 800636c:	9a03      	ldr	r2, [sp, #12]
 800636e:	18d3      	adds	r3, r2, r3
 8006370:	1b58      	subs	r0, r3, r5
 8006372:	b007      	add	sp, #28
 8006374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006376:	7818      	ldrb	r0, [r3, #0]
 8006378:	3301      	adds	r3, #1
 800637a:	7008      	strb	r0, [r1, #0]
 800637c:	3101      	adds	r1, #1
 800637e:	e7e9      	b.n	8006354 <__exponent+0x52>
 8006380:	2330      	movs	r3, #48	; 0x30
 8006382:	3430      	adds	r4, #48	; 0x30
 8006384:	70ab      	strb	r3, [r5, #2]
 8006386:	70ec      	strb	r4, [r5, #3]
 8006388:	1d2b      	adds	r3, r5, #4
 800638a:	e7f1      	b.n	8006370 <__exponent+0x6e>

0800638c <_printf_float>:
 800638c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800638e:	b095      	sub	sp, #84	; 0x54
 8006390:	000c      	movs	r4, r1
 8006392:	9208      	str	r2, [sp, #32]
 8006394:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8006396:	9309      	str	r3, [sp, #36]	; 0x24
 8006398:	0007      	movs	r7, r0
 800639a:	f000 fd05 	bl	8006da8 <_localeconv_r>
 800639e:	6803      	ldr	r3, [r0, #0]
 80063a0:	0018      	movs	r0, r3
 80063a2:	930c      	str	r3, [sp, #48]	; 0x30
 80063a4:	f7f9 feb0 	bl	8000108 <strlen>
 80063a8:	2300      	movs	r3, #0
 80063aa:	9312      	str	r3, [sp, #72]	; 0x48
 80063ac:	7e23      	ldrb	r3, [r4, #24]
 80063ae:	2207      	movs	r2, #7
 80063b0:	930a      	str	r3, [sp, #40]	; 0x28
 80063b2:	6823      	ldr	r3, [r4, #0]
 80063b4:	900d      	str	r0, [sp, #52]	; 0x34
 80063b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80063b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063ba:	682b      	ldr	r3, [r5, #0]
 80063bc:	05c9      	lsls	r1, r1, #23
 80063be:	d547      	bpl.n	8006450 <_printf_float+0xc4>
 80063c0:	189b      	adds	r3, r3, r2
 80063c2:	4393      	bics	r3, r2
 80063c4:	001a      	movs	r2, r3
 80063c6:	3208      	adds	r2, #8
 80063c8:	602a      	str	r2, [r5, #0]
 80063ca:	681e      	ldr	r6, [r3, #0]
 80063cc:	685d      	ldr	r5, [r3, #4]
 80063ce:	0032      	movs	r2, r6
 80063d0:	002b      	movs	r3, r5
 80063d2:	64a2      	str	r2, [r4, #72]	; 0x48
 80063d4:	64e3      	str	r3, [r4, #76]	; 0x4c
 80063d6:	2201      	movs	r2, #1
 80063d8:	006b      	lsls	r3, r5, #1
 80063da:	085b      	lsrs	r3, r3, #1
 80063dc:	930e      	str	r3, [sp, #56]	; 0x38
 80063de:	0030      	movs	r0, r6
 80063e0:	4bab      	ldr	r3, [pc, #684]	; (8006690 <_printf_float+0x304>)
 80063e2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80063e4:	4252      	negs	r2, r2
 80063e6:	f7fb fe6d 	bl	80020c4 <__aeabi_dcmpun>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	d132      	bne.n	8006454 <_printf_float+0xc8>
 80063ee:	2201      	movs	r2, #1
 80063f0:	0030      	movs	r0, r6
 80063f2:	4ba7      	ldr	r3, [pc, #668]	; (8006690 <_printf_float+0x304>)
 80063f4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80063f6:	4252      	negs	r2, r2
 80063f8:	f7fa f838 	bl	800046c <__aeabi_dcmple>
 80063fc:	2800      	cmp	r0, #0
 80063fe:	d129      	bne.n	8006454 <_printf_float+0xc8>
 8006400:	2200      	movs	r2, #0
 8006402:	2300      	movs	r3, #0
 8006404:	0030      	movs	r0, r6
 8006406:	0029      	movs	r1, r5
 8006408:	f7fa f826 	bl	8000458 <__aeabi_dcmplt>
 800640c:	2800      	cmp	r0, #0
 800640e:	d003      	beq.n	8006418 <_printf_float+0x8c>
 8006410:	0023      	movs	r3, r4
 8006412:	222d      	movs	r2, #45	; 0x2d
 8006414:	3343      	adds	r3, #67	; 0x43
 8006416:	701a      	strb	r2, [r3, #0]
 8006418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800641a:	4d9e      	ldr	r5, [pc, #632]	; (8006694 <_printf_float+0x308>)
 800641c:	2b47      	cmp	r3, #71	; 0x47
 800641e:	d900      	bls.n	8006422 <_printf_float+0x96>
 8006420:	4d9d      	ldr	r5, [pc, #628]	; (8006698 <_printf_float+0x30c>)
 8006422:	2303      	movs	r3, #3
 8006424:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006426:	6123      	str	r3, [r4, #16]
 8006428:	3301      	adds	r3, #1
 800642a:	439a      	bics	r2, r3
 800642c:	2300      	movs	r3, #0
 800642e:	6022      	str	r2, [r4, #0]
 8006430:	930b      	str	r3, [sp, #44]	; 0x2c
 8006432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006434:	0021      	movs	r1, r4
 8006436:	9300      	str	r3, [sp, #0]
 8006438:	0038      	movs	r0, r7
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	aa13      	add	r2, sp, #76	; 0x4c
 800643e:	f000 f9fb 	bl	8006838 <_printf_common>
 8006442:	3001      	adds	r0, #1
 8006444:	d000      	beq.n	8006448 <_printf_float+0xbc>
 8006446:	e0a3      	b.n	8006590 <_printf_float+0x204>
 8006448:	2001      	movs	r0, #1
 800644a:	4240      	negs	r0, r0
 800644c:	b015      	add	sp, #84	; 0x54
 800644e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006450:	3307      	adds	r3, #7
 8006452:	e7b6      	b.n	80063c2 <_printf_float+0x36>
 8006454:	0032      	movs	r2, r6
 8006456:	002b      	movs	r3, r5
 8006458:	0030      	movs	r0, r6
 800645a:	0029      	movs	r1, r5
 800645c:	f7fb fe32 	bl	80020c4 <__aeabi_dcmpun>
 8006460:	2800      	cmp	r0, #0
 8006462:	d00b      	beq.n	800647c <_printf_float+0xf0>
 8006464:	2d00      	cmp	r5, #0
 8006466:	da03      	bge.n	8006470 <_printf_float+0xe4>
 8006468:	0023      	movs	r3, r4
 800646a:	222d      	movs	r2, #45	; 0x2d
 800646c:	3343      	adds	r3, #67	; 0x43
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006472:	4d8a      	ldr	r5, [pc, #552]	; (800669c <_printf_float+0x310>)
 8006474:	2b47      	cmp	r3, #71	; 0x47
 8006476:	d9d4      	bls.n	8006422 <_printf_float+0x96>
 8006478:	4d89      	ldr	r5, [pc, #548]	; (80066a0 <_printf_float+0x314>)
 800647a:	e7d2      	b.n	8006422 <_printf_float+0x96>
 800647c:	2220      	movs	r2, #32
 800647e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006480:	6863      	ldr	r3, [r4, #4]
 8006482:	4391      	bics	r1, r2
 8006484:	910e      	str	r1, [sp, #56]	; 0x38
 8006486:	1c5a      	adds	r2, r3, #1
 8006488:	d14a      	bne.n	8006520 <_printf_float+0x194>
 800648a:	3307      	adds	r3, #7
 800648c:	6063      	str	r3, [r4, #4]
 800648e:	2380      	movs	r3, #128	; 0x80
 8006490:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006492:	00db      	lsls	r3, r3, #3
 8006494:	4313      	orrs	r3, r2
 8006496:	2200      	movs	r2, #0
 8006498:	9206      	str	r2, [sp, #24]
 800649a:	aa12      	add	r2, sp, #72	; 0x48
 800649c:	9205      	str	r2, [sp, #20]
 800649e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	9204      	str	r2, [sp, #16]
 80064a4:	aa11      	add	r2, sp, #68	; 0x44
 80064a6:	9203      	str	r2, [sp, #12]
 80064a8:	2223      	movs	r2, #35	; 0x23
 80064aa:	a908      	add	r1, sp, #32
 80064ac:	9301      	str	r3, [sp, #4]
 80064ae:	6863      	ldr	r3, [r4, #4]
 80064b0:	1852      	adds	r2, r2, r1
 80064b2:	9202      	str	r2, [sp, #8]
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	0032      	movs	r2, r6
 80064b8:	002b      	movs	r3, r5
 80064ba:	0038      	movs	r0, r7
 80064bc:	f7ff febe 	bl	800623c <__cvt>
 80064c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064c2:	0005      	movs	r5, r0
 80064c4:	2b47      	cmp	r3, #71	; 0x47
 80064c6:	d109      	bne.n	80064dc <_printf_float+0x150>
 80064c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80064ca:	1cda      	adds	r2, r3, #3
 80064cc:	db02      	blt.n	80064d4 <_printf_float+0x148>
 80064ce:	6862      	ldr	r2, [r4, #4]
 80064d0:	4293      	cmp	r3, r2
 80064d2:	dd49      	ble.n	8006568 <_printf_float+0x1dc>
 80064d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d6:	3b02      	subs	r3, #2
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	930a      	str	r3, [sp, #40]	; 0x28
 80064dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80064e0:	2b65      	cmp	r3, #101	; 0x65
 80064e2:	d824      	bhi.n	800652e <_printf_float+0x1a2>
 80064e4:	0020      	movs	r0, r4
 80064e6:	001a      	movs	r2, r3
 80064e8:	3901      	subs	r1, #1
 80064ea:	3050      	adds	r0, #80	; 0x50
 80064ec:	9111      	str	r1, [sp, #68]	; 0x44
 80064ee:	f7ff ff08 	bl	8006302 <__exponent>
 80064f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064f4:	900b      	str	r0, [sp, #44]	; 0x2c
 80064f6:	1813      	adds	r3, r2, r0
 80064f8:	6123      	str	r3, [r4, #16]
 80064fa:	2a01      	cmp	r2, #1
 80064fc:	dc02      	bgt.n	8006504 <_printf_float+0x178>
 80064fe:	6822      	ldr	r2, [r4, #0]
 8006500:	07d2      	lsls	r2, r2, #31
 8006502:	d501      	bpl.n	8006508 <_printf_float+0x17c>
 8006504:	3301      	adds	r3, #1
 8006506:	6123      	str	r3, [r4, #16]
 8006508:	2323      	movs	r3, #35	; 0x23
 800650a:	aa08      	add	r2, sp, #32
 800650c:	189b      	adds	r3, r3, r2
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d100      	bne.n	8006516 <_printf_float+0x18a>
 8006514:	e78d      	b.n	8006432 <_printf_float+0xa6>
 8006516:	0023      	movs	r3, r4
 8006518:	222d      	movs	r2, #45	; 0x2d
 800651a:	3343      	adds	r3, #67	; 0x43
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	e788      	b.n	8006432 <_printf_float+0xa6>
 8006520:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006522:	2a47      	cmp	r2, #71	; 0x47
 8006524:	d1b3      	bne.n	800648e <_printf_float+0x102>
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1b1      	bne.n	800648e <_printf_float+0x102>
 800652a:	3301      	adds	r3, #1
 800652c:	e7ae      	b.n	800648c <_printf_float+0x100>
 800652e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006530:	2b66      	cmp	r3, #102	; 0x66
 8006532:	d11b      	bne.n	800656c <_printf_float+0x1e0>
 8006534:	6863      	ldr	r3, [r4, #4]
 8006536:	2900      	cmp	r1, #0
 8006538:	dd09      	ble.n	800654e <_printf_float+0x1c2>
 800653a:	6121      	str	r1, [r4, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d102      	bne.n	8006546 <_printf_float+0x1ba>
 8006540:	6822      	ldr	r2, [r4, #0]
 8006542:	07d2      	lsls	r2, r2, #31
 8006544:	d50b      	bpl.n	800655e <_printf_float+0x1d2>
 8006546:	3301      	adds	r3, #1
 8006548:	185b      	adds	r3, r3, r1
 800654a:	6123      	str	r3, [r4, #16]
 800654c:	e007      	b.n	800655e <_printf_float+0x1d2>
 800654e:	2b00      	cmp	r3, #0
 8006550:	d103      	bne.n	800655a <_printf_float+0x1ce>
 8006552:	2201      	movs	r2, #1
 8006554:	6821      	ldr	r1, [r4, #0]
 8006556:	4211      	tst	r1, r2
 8006558:	d000      	beq.n	800655c <_printf_float+0x1d0>
 800655a:	1c9a      	adds	r2, r3, #2
 800655c:	6122      	str	r2, [r4, #16]
 800655e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006560:	65a3      	str	r3, [r4, #88]	; 0x58
 8006562:	2300      	movs	r3, #0
 8006564:	930b      	str	r3, [sp, #44]	; 0x2c
 8006566:	e7cf      	b.n	8006508 <_printf_float+0x17c>
 8006568:	2367      	movs	r3, #103	; 0x67
 800656a:	930a      	str	r3, [sp, #40]	; 0x28
 800656c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800656e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006570:	4299      	cmp	r1, r3
 8006572:	db06      	blt.n	8006582 <_printf_float+0x1f6>
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	6121      	str	r1, [r4, #16]
 8006578:	07db      	lsls	r3, r3, #31
 800657a:	d5f0      	bpl.n	800655e <_printf_float+0x1d2>
 800657c:	3101      	adds	r1, #1
 800657e:	6121      	str	r1, [r4, #16]
 8006580:	e7ed      	b.n	800655e <_printf_float+0x1d2>
 8006582:	2201      	movs	r2, #1
 8006584:	2900      	cmp	r1, #0
 8006586:	dc01      	bgt.n	800658c <_printf_float+0x200>
 8006588:	1892      	adds	r2, r2, r2
 800658a:	1a52      	subs	r2, r2, r1
 800658c:	189b      	adds	r3, r3, r2
 800658e:	e7dc      	b.n	800654a <_printf_float+0x1be>
 8006590:	6822      	ldr	r2, [r4, #0]
 8006592:	0553      	lsls	r3, r2, #21
 8006594:	d408      	bmi.n	80065a8 <_printf_float+0x21c>
 8006596:	6923      	ldr	r3, [r4, #16]
 8006598:	002a      	movs	r2, r5
 800659a:	0038      	movs	r0, r7
 800659c:	9908      	ldr	r1, [sp, #32]
 800659e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80065a0:	47a8      	blx	r5
 80065a2:	3001      	adds	r0, #1
 80065a4:	d12a      	bne.n	80065fc <_printf_float+0x270>
 80065a6:	e74f      	b.n	8006448 <_printf_float+0xbc>
 80065a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065aa:	2b65      	cmp	r3, #101	; 0x65
 80065ac:	d800      	bhi.n	80065b0 <_printf_float+0x224>
 80065ae:	e0ec      	b.n	800678a <_printf_float+0x3fe>
 80065b0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80065b2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80065b4:	2200      	movs	r2, #0
 80065b6:	2300      	movs	r3, #0
 80065b8:	f7f9 ff48 	bl	800044c <__aeabi_dcmpeq>
 80065bc:	2800      	cmp	r0, #0
 80065be:	d034      	beq.n	800662a <_printf_float+0x29e>
 80065c0:	2301      	movs	r3, #1
 80065c2:	0038      	movs	r0, r7
 80065c4:	4a37      	ldr	r2, [pc, #220]	; (80066a4 <_printf_float+0x318>)
 80065c6:	9908      	ldr	r1, [sp, #32]
 80065c8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80065ca:	47a8      	blx	r5
 80065cc:	3001      	adds	r0, #1
 80065ce:	d100      	bne.n	80065d2 <_printf_float+0x246>
 80065d0:	e73a      	b.n	8006448 <_printf_float+0xbc>
 80065d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80065d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065d6:	429a      	cmp	r2, r3
 80065d8:	db02      	blt.n	80065e0 <_printf_float+0x254>
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	07db      	lsls	r3, r3, #31
 80065de:	d50d      	bpl.n	80065fc <_printf_float+0x270>
 80065e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80065e2:	0038      	movs	r0, r7
 80065e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80065e8:	9908      	ldr	r1, [sp, #32]
 80065ea:	47a8      	blx	r5
 80065ec:	2500      	movs	r5, #0
 80065ee:	3001      	adds	r0, #1
 80065f0:	d100      	bne.n	80065f4 <_printf_float+0x268>
 80065f2:	e729      	b.n	8006448 <_printf_float+0xbc>
 80065f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065f6:	3b01      	subs	r3, #1
 80065f8:	42ab      	cmp	r3, r5
 80065fa:	dc0a      	bgt.n	8006612 <_printf_float+0x286>
 80065fc:	6823      	ldr	r3, [r4, #0]
 80065fe:	079b      	lsls	r3, r3, #30
 8006600:	d500      	bpl.n	8006604 <_printf_float+0x278>
 8006602:	e116      	b.n	8006832 <_printf_float+0x4a6>
 8006604:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006606:	68e0      	ldr	r0, [r4, #12]
 8006608:	4298      	cmp	r0, r3
 800660a:	db00      	blt.n	800660e <_printf_float+0x282>
 800660c:	e71e      	b.n	800644c <_printf_float+0xc0>
 800660e:	0018      	movs	r0, r3
 8006610:	e71c      	b.n	800644c <_printf_float+0xc0>
 8006612:	0022      	movs	r2, r4
 8006614:	2301      	movs	r3, #1
 8006616:	0038      	movs	r0, r7
 8006618:	9908      	ldr	r1, [sp, #32]
 800661a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800661c:	321a      	adds	r2, #26
 800661e:	47b0      	blx	r6
 8006620:	3001      	adds	r0, #1
 8006622:	d100      	bne.n	8006626 <_printf_float+0x29a>
 8006624:	e710      	b.n	8006448 <_printf_float+0xbc>
 8006626:	3501      	adds	r5, #1
 8006628:	e7e4      	b.n	80065f4 <_printf_float+0x268>
 800662a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800662c:	2b00      	cmp	r3, #0
 800662e:	dc3b      	bgt.n	80066a8 <_printf_float+0x31c>
 8006630:	2301      	movs	r3, #1
 8006632:	0038      	movs	r0, r7
 8006634:	4a1b      	ldr	r2, [pc, #108]	; (80066a4 <_printf_float+0x318>)
 8006636:	9908      	ldr	r1, [sp, #32]
 8006638:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800663a:	47b0      	blx	r6
 800663c:	3001      	adds	r0, #1
 800663e:	d100      	bne.n	8006642 <_printf_float+0x2b6>
 8006640:	e702      	b.n	8006448 <_printf_float+0xbc>
 8006642:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006644:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006646:	4313      	orrs	r3, r2
 8006648:	d102      	bne.n	8006650 <_printf_float+0x2c4>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	07db      	lsls	r3, r3, #31
 800664e:	d5d5      	bpl.n	80065fc <_printf_float+0x270>
 8006650:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006652:	0038      	movs	r0, r7
 8006654:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006656:	9908      	ldr	r1, [sp, #32]
 8006658:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800665a:	47b0      	blx	r6
 800665c:	2300      	movs	r3, #0
 800665e:	3001      	adds	r0, #1
 8006660:	d100      	bne.n	8006664 <_printf_float+0x2d8>
 8006662:	e6f1      	b.n	8006448 <_printf_float+0xbc>
 8006664:	930a      	str	r3, [sp, #40]	; 0x28
 8006666:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006668:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800666a:	425b      	negs	r3, r3
 800666c:	4293      	cmp	r3, r2
 800666e:	dc01      	bgt.n	8006674 <_printf_float+0x2e8>
 8006670:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006672:	e791      	b.n	8006598 <_printf_float+0x20c>
 8006674:	0022      	movs	r2, r4
 8006676:	2301      	movs	r3, #1
 8006678:	0038      	movs	r0, r7
 800667a:	9908      	ldr	r1, [sp, #32]
 800667c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800667e:	321a      	adds	r2, #26
 8006680:	47b0      	blx	r6
 8006682:	3001      	adds	r0, #1
 8006684:	d100      	bne.n	8006688 <_printf_float+0x2fc>
 8006686:	e6df      	b.n	8006448 <_printf_float+0xbc>
 8006688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800668a:	3301      	adds	r3, #1
 800668c:	e7ea      	b.n	8006664 <_printf_float+0x2d8>
 800668e:	46c0      	nop			; (mov r8, r8)
 8006690:	7fefffff 	.word	0x7fefffff
 8006694:	0800c1f0 	.word	0x0800c1f0
 8006698:	0800c1f4 	.word	0x0800c1f4
 800669c:	0800c1f8 	.word	0x0800c1f8
 80066a0:	0800c1fc 	.word	0x0800c1fc
 80066a4:	0800c200 	.word	0x0800c200
 80066a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80066aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066ac:	920a      	str	r2, [sp, #40]	; 0x28
 80066ae:	429a      	cmp	r2, r3
 80066b0:	dd00      	ble.n	80066b4 <_printf_float+0x328>
 80066b2:	930a      	str	r3, [sp, #40]	; 0x28
 80066b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	dc3d      	bgt.n	8006736 <_printf_float+0x3aa>
 80066ba:	2300      	movs	r3, #0
 80066bc:	930e      	str	r3, [sp, #56]	; 0x38
 80066be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066c0:	43db      	mvns	r3, r3
 80066c2:	17db      	asrs	r3, r3, #31
 80066c4:	930f      	str	r3, [sp, #60]	; 0x3c
 80066c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80066cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80066ce:	4013      	ands	r3, r2
 80066d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066d6:	4293      	cmp	r3, r2
 80066d8:	dc36      	bgt.n	8006748 <_printf_float+0x3bc>
 80066da:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80066dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80066de:	429a      	cmp	r2, r3
 80066e0:	db40      	blt.n	8006764 <_printf_float+0x3d8>
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	07db      	lsls	r3, r3, #31
 80066e6:	d43d      	bmi.n	8006764 <_printf_float+0x3d8>
 80066e8:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80066ea:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80066ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066ee:	1af3      	subs	r3, r6, r3
 80066f0:	1ab6      	subs	r6, r6, r2
 80066f2:	429e      	cmp	r6, r3
 80066f4:	dd00      	ble.n	80066f8 <_printf_float+0x36c>
 80066f6:	001e      	movs	r6, r3
 80066f8:	2e00      	cmp	r6, #0
 80066fa:	dc3c      	bgt.n	8006776 <_printf_float+0x3ea>
 80066fc:	2300      	movs	r3, #0
 80066fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006700:	43f3      	mvns	r3, r6
 8006702:	17db      	asrs	r3, r3, #31
 8006704:	930b      	str	r3, [sp, #44]	; 0x2c
 8006706:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006708:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800670a:	1a9b      	subs	r3, r3, r2
 800670c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800670e:	4032      	ands	r2, r6
 8006710:	1a9b      	subs	r3, r3, r2
 8006712:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006714:	4293      	cmp	r3, r2
 8006716:	dc00      	bgt.n	800671a <_printf_float+0x38e>
 8006718:	e770      	b.n	80065fc <_printf_float+0x270>
 800671a:	0022      	movs	r2, r4
 800671c:	2301      	movs	r3, #1
 800671e:	0038      	movs	r0, r7
 8006720:	9908      	ldr	r1, [sp, #32]
 8006722:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006724:	321a      	adds	r2, #26
 8006726:	47a8      	blx	r5
 8006728:	3001      	adds	r0, #1
 800672a:	d100      	bne.n	800672e <_printf_float+0x3a2>
 800672c:	e68c      	b.n	8006448 <_printf_float+0xbc>
 800672e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006730:	3301      	adds	r3, #1
 8006732:	930a      	str	r3, [sp, #40]	; 0x28
 8006734:	e7e7      	b.n	8006706 <_printf_float+0x37a>
 8006736:	002a      	movs	r2, r5
 8006738:	0038      	movs	r0, r7
 800673a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673c:	9908      	ldr	r1, [sp, #32]
 800673e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006740:	47b0      	blx	r6
 8006742:	3001      	adds	r0, #1
 8006744:	d1b9      	bne.n	80066ba <_printf_float+0x32e>
 8006746:	e67f      	b.n	8006448 <_printf_float+0xbc>
 8006748:	0022      	movs	r2, r4
 800674a:	2301      	movs	r3, #1
 800674c:	0038      	movs	r0, r7
 800674e:	9908      	ldr	r1, [sp, #32]
 8006750:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006752:	321a      	adds	r2, #26
 8006754:	47b0      	blx	r6
 8006756:	3001      	adds	r0, #1
 8006758:	d100      	bne.n	800675c <_printf_float+0x3d0>
 800675a:	e675      	b.n	8006448 <_printf_float+0xbc>
 800675c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800675e:	3301      	adds	r3, #1
 8006760:	930e      	str	r3, [sp, #56]	; 0x38
 8006762:	e7b0      	b.n	80066c6 <_printf_float+0x33a>
 8006764:	0038      	movs	r0, r7
 8006766:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006768:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800676a:	9908      	ldr	r1, [sp, #32]
 800676c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800676e:	47b0      	blx	r6
 8006770:	3001      	adds	r0, #1
 8006772:	d1b9      	bne.n	80066e8 <_printf_float+0x35c>
 8006774:	e668      	b.n	8006448 <_printf_float+0xbc>
 8006776:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006778:	0038      	movs	r0, r7
 800677a:	18ea      	adds	r2, r5, r3
 800677c:	9908      	ldr	r1, [sp, #32]
 800677e:	0033      	movs	r3, r6
 8006780:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006782:	47a8      	blx	r5
 8006784:	3001      	adds	r0, #1
 8006786:	d1b9      	bne.n	80066fc <_printf_float+0x370>
 8006788:	e65e      	b.n	8006448 <_printf_float+0xbc>
 800678a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800678c:	2b01      	cmp	r3, #1
 800678e:	dc02      	bgt.n	8006796 <_printf_float+0x40a>
 8006790:	2301      	movs	r3, #1
 8006792:	421a      	tst	r2, r3
 8006794:	d03a      	beq.n	800680c <_printf_float+0x480>
 8006796:	2301      	movs	r3, #1
 8006798:	002a      	movs	r2, r5
 800679a:	0038      	movs	r0, r7
 800679c:	9908      	ldr	r1, [sp, #32]
 800679e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80067a0:	47b0      	blx	r6
 80067a2:	3001      	adds	r0, #1
 80067a4:	d100      	bne.n	80067a8 <_printf_float+0x41c>
 80067a6:	e64f      	b.n	8006448 <_printf_float+0xbc>
 80067a8:	0038      	movs	r0, r7
 80067aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067ae:	9908      	ldr	r1, [sp, #32]
 80067b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80067b2:	47b0      	blx	r6
 80067b4:	3001      	adds	r0, #1
 80067b6:	d100      	bne.n	80067ba <_printf_float+0x42e>
 80067b8:	e646      	b.n	8006448 <_printf_float+0xbc>
 80067ba:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80067bc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80067be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067c0:	2200      	movs	r2, #0
 80067c2:	001e      	movs	r6, r3
 80067c4:	2300      	movs	r3, #0
 80067c6:	f7f9 fe41 	bl	800044c <__aeabi_dcmpeq>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d11c      	bne.n	8006808 <_printf_float+0x47c>
 80067ce:	0033      	movs	r3, r6
 80067d0:	1c6a      	adds	r2, r5, #1
 80067d2:	3b01      	subs	r3, #1
 80067d4:	0038      	movs	r0, r7
 80067d6:	9908      	ldr	r1, [sp, #32]
 80067d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80067da:	47a8      	blx	r5
 80067dc:	3001      	adds	r0, #1
 80067de:	d10f      	bne.n	8006800 <_printf_float+0x474>
 80067e0:	e632      	b.n	8006448 <_printf_float+0xbc>
 80067e2:	0022      	movs	r2, r4
 80067e4:	2301      	movs	r3, #1
 80067e6:	0038      	movs	r0, r7
 80067e8:	9908      	ldr	r1, [sp, #32]
 80067ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80067ec:	321a      	adds	r2, #26
 80067ee:	47b0      	blx	r6
 80067f0:	3001      	adds	r0, #1
 80067f2:	d100      	bne.n	80067f6 <_printf_float+0x46a>
 80067f4:	e628      	b.n	8006448 <_printf_float+0xbc>
 80067f6:	3501      	adds	r5, #1
 80067f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067fa:	3b01      	subs	r3, #1
 80067fc:	42ab      	cmp	r3, r5
 80067fe:	dcf0      	bgt.n	80067e2 <_printf_float+0x456>
 8006800:	0022      	movs	r2, r4
 8006802:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006804:	3250      	adds	r2, #80	; 0x50
 8006806:	e6c8      	b.n	800659a <_printf_float+0x20e>
 8006808:	2500      	movs	r5, #0
 800680a:	e7f5      	b.n	80067f8 <_printf_float+0x46c>
 800680c:	002a      	movs	r2, r5
 800680e:	e7e1      	b.n	80067d4 <_printf_float+0x448>
 8006810:	0022      	movs	r2, r4
 8006812:	2301      	movs	r3, #1
 8006814:	0038      	movs	r0, r7
 8006816:	9908      	ldr	r1, [sp, #32]
 8006818:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800681a:	3219      	adds	r2, #25
 800681c:	47b0      	blx	r6
 800681e:	3001      	adds	r0, #1
 8006820:	d100      	bne.n	8006824 <_printf_float+0x498>
 8006822:	e611      	b.n	8006448 <_printf_float+0xbc>
 8006824:	3501      	adds	r5, #1
 8006826:	68e3      	ldr	r3, [r4, #12]
 8006828:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800682a:	1a9b      	subs	r3, r3, r2
 800682c:	42ab      	cmp	r3, r5
 800682e:	dcef      	bgt.n	8006810 <_printf_float+0x484>
 8006830:	e6e8      	b.n	8006604 <_printf_float+0x278>
 8006832:	2500      	movs	r5, #0
 8006834:	e7f7      	b.n	8006826 <_printf_float+0x49a>
 8006836:	46c0      	nop			; (mov r8, r8)

08006838 <_printf_common>:
 8006838:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800683a:	0016      	movs	r6, r2
 800683c:	9301      	str	r3, [sp, #4]
 800683e:	688a      	ldr	r2, [r1, #8]
 8006840:	690b      	ldr	r3, [r1, #16]
 8006842:	000c      	movs	r4, r1
 8006844:	9000      	str	r0, [sp, #0]
 8006846:	4293      	cmp	r3, r2
 8006848:	da00      	bge.n	800684c <_printf_common+0x14>
 800684a:	0013      	movs	r3, r2
 800684c:	0022      	movs	r2, r4
 800684e:	6033      	str	r3, [r6, #0]
 8006850:	3243      	adds	r2, #67	; 0x43
 8006852:	7812      	ldrb	r2, [r2, #0]
 8006854:	2a00      	cmp	r2, #0
 8006856:	d001      	beq.n	800685c <_printf_common+0x24>
 8006858:	3301      	adds	r3, #1
 800685a:	6033      	str	r3, [r6, #0]
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	069b      	lsls	r3, r3, #26
 8006860:	d502      	bpl.n	8006868 <_printf_common+0x30>
 8006862:	6833      	ldr	r3, [r6, #0]
 8006864:	3302      	adds	r3, #2
 8006866:	6033      	str	r3, [r6, #0]
 8006868:	6822      	ldr	r2, [r4, #0]
 800686a:	2306      	movs	r3, #6
 800686c:	0015      	movs	r5, r2
 800686e:	401d      	ands	r5, r3
 8006870:	421a      	tst	r2, r3
 8006872:	d027      	beq.n	80068c4 <_printf_common+0x8c>
 8006874:	0023      	movs	r3, r4
 8006876:	3343      	adds	r3, #67	; 0x43
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	1e5a      	subs	r2, r3, #1
 800687c:	4193      	sbcs	r3, r2
 800687e:	6822      	ldr	r2, [r4, #0]
 8006880:	0692      	lsls	r2, r2, #26
 8006882:	d430      	bmi.n	80068e6 <_printf_common+0xae>
 8006884:	0022      	movs	r2, r4
 8006886:	9901      	ldr	r1, [sp, #4]
 8006888:	9800      	ldr	r0, [sp, #0]
 800688a:	9d08      	ldr	r5, [sp, #32]
 800688c:	3243      	adds	r2, #67	; 0x43
 800688e:	47a8      	blx	r5
 8006890:	3001      	adds	r0, #1
 8006892:	d025      	beq.n	80068e0 <_printf_common+0xa8>
 8006894:	2206      	movs	r2, #6
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	2500      	movs	r5, #0
 800689a:	4013      	ands	r3, r2
 800689c:	2b04      	cmp	r3, #4
 800689e:	d105      	bne.n	80068ac <_printf_common+0x74>
 80068a0:	6833      	ldr	r3, [r6, #0]
 80068a2:	68e5      	ldr	r5, [r4, #12]
 80068a4:	1aed      	subs	r5, r5, r3
 80068a6:	43eb      	mvns	r3, r5
 80068a8:	17db      	asrs	r3, r3, #31
 80068aa:	401d      	ands	r5, r3
 80068ac:	68a3      	ldr	r3, [r4, #8]
 80068ae:	6922      	ldr	r2, [r4, #16]
 80068b0:	4293      	cmp	r3, r2
 80068b2:	dd01      	ble.n	80068b8 <_printf_common+0x80>
 80068b4:	1a9b      	subs	r3, r3, r2
 80068b6:	18ed      	adds	r5, r5, r3
 80068b8:	2600      	movs	r6, #0
 80068ba:	42b5      	cmp	r5, r6
 80068bc:	d120      	bne.n	8006900 <_printf_common+0xc8>
 80068be:	2000      	movs	r0, #0
 80068c0:	e010      	b.n	80068e4 <_printf_common+0xac>
 80068c2:	3501      	adds	r5, #1
 80068c4:	68e3      	ldr	r3, [r4, #12]
 80068c6:	6832      	ldr	r2, [r6, #0]
 80068c8:	1a9b      	subs	r3, r3, r2
 80068ca:	42ab      	cmp	r3, r5
 80068cc:	ddd2      	ble.n	8006874 <_printf_common+0x3c>
 80068ce:	0022      	movs	r2, r4
 80068d0:	2301      	movs	r3, #1
 80068d2:	9901      	ldr	r1, [sp, #4]
 80068d4:	9800      	ldr	r0, [sp, #0]
 80068d6:	9f08      	ldr	r7, [sp, #32]
 80068d8:	3219      	adds	r2, #25
 80068da:	47b8      	blx	r7
 80068dc:	3001      	adds	r0, #1
 80068de:	d1f0      	bne.n	80068c2 <_printf_common+0x8a>
 80068e0:	2001      	movs	r0, #1
 80068e2:	4240      	negs	r0, r0
 80068e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80068e6:	2030      	movs	r0, #48	; 0x30
 80068e8:	18e1      	adds	r1, r4, r3
 80068ea:	3143      	adds	r1, #67	; 0x43
 80068ec:	7008      	strb	r0, [r1, #0]
 80068ee:	0021      	movs	r1, r4
 80068f0:	1c5a      	adds	r2, r3, #1
 80068f2:	3145      	adds	r1, #69	; 0x45
 80068f4:	7809      	ldrb	r1, [r1, #0]
 80068f6:	18a2      	adds	r2, r4, r2
 80068f8:	3243      	adds	r2, #67	; 0x43
 80068fa:	3302      	adds	r3, #2
 80068fc:	7011      	strb	r1, [r2, #0]
 80068fe:	e7c1      	b.n	8006884 <_printf_common+0x4c>
 8006900:	0022      	movs	r2, r4
 8006902:	2301      	movs	r3, #1
 8006904:	9901      	ldr	r1, [sp, #4]
 8006906:	9800      	ldr	r0, [sp, #0]
 8006908:	9f08      	ldr	r7, [sp, #32]
 800690a:	321a      	adds	r2, #26
 800690c:	47b8      	blx	r7
 800690e:	3001      	adds	r0, #1
 8006910:	d0e6      	beq.n	80068e0 <_printf_common+0xa8>
 8006912:	3601      	adds	r6, #1
 8006914:	e7d1      	b.n	80068ba <_printf_common+0x82>
	...

08006918 <_printf_i>:
 8006918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800691a:	b08b      	sub	sp, #44	; 0x2c
 800691c:	9206      	str	r2, [sp, #24]
 800691e:	000a      	movs	r2, r1
 8006920:	3243      	adds	r2, #67	; 0x43
 8006922:	9307      	str	r3, [sp, #28]
 8006924:	9005      	str	r0, [sp, #20]
 8006926:	9204      	str	r2, [sp, #16]
 8006928:	7e0a      	ldrb	r2, [r1, #24]
 800692a:	000c      	movs	r4, r1
 800692c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800692e:	2a78      	cmp	r2, #120	; 0x78
 8006930:	d809      	bhi.n	8006946 <_printf_i+0x2e>
 8006932:	2a62      	cmp	r2, #98	; 0x62
 8006934:	d80b      	bhi.n	800694e <_printf_i+0x36>
 8006936:	2a00      	cmp	r2, #0
 8006938:	d100      	bne.n	800693c <_printf_i+0x24>
 800693a:	e0be      	b.n	8006aba <_printf_i+0x1a2>
 800693c:	497c      	ldr	r1, [pc, #496]	; (8006b30 <_printf_i+0x218>)
 800693e:	9103      	str	r1, [sp, #12]
 8006940:	2a58      	cmp	r2, #88	; 0x58
 8006942:	d100      	bne.n	8006946 <_printf_i+0x2e>
 8006944:	e093      	b.n	8006a6e <_printf_i+0x156>
 8006946:	0026      	movs	r6, r4
 8006948:	3642      	adds	r6, #66	; 0x42
 800694a:	7032      	strb	r2, [r6, #0]
 800694c:	e022      	b.n	8006994 <_printf_i+0x7c>
 800694e:	0010      	movs	r0, r2
 8006950:	3863      	subs	r0, #99	; 0x63
 8006952:	2815      	cmp	r0, #21
 8006954:	d8f7      	bhi.n	8006946 <_printf_i+0x2e>
 8006956:	f7f9 fbe9 	bl	800012c <__gnu_thumb1_case_shi>
 800695a:	0016      	.short	0x0016
 800695c:	fff6001f 	.word	0xfff6001f
 8006960:	fff6fff6 	.word	0xfff6fff6
 8006964:	001ffff6 	.word	0x001ffff6
 8006968:	fff6fff6 	.word	0xfff6fff6
 800696c:	fff6fff6 	.word	0xfff6fff6
 8006970:	003600a3 	.word	0x003600a3
 8006974:	fff60083 	.word	0xfff60083
 8006978:	00b4fff6 	.word	0x00b4fff6
 800697c:	0036fff6 	.word	0x0036fff6
 8006980:	fff6fff6 	.word	0xfff6fff6
 8006984:	0087      	.short	0x0087
 8006986:	0026      	movs	r6, r4
 8006988:	681a      	ldr	r2, [r3, #0]
 800698a:	3642      	adds	r6, #66	; 0x42
 800698c:	1d11      	adds	r1, r2, #4
 800698e:	6019      	str	r1, [r3, #0]
 8006990:	6813      	ldr	r3, [r2, #0]
 8006992:	7033      	strb	r3, [r6, #0]
 8006994:	2301      	movs	r3, #1
 8006996:	e0a2      	b.n	8006ade <_printf_i+0x1c6>
 8006998:	6818      	ldr	r0, [r3, #0]
 800699a:	6809      	ldr	r1, [r1, #0]
 800699c:	1d02      	adds	r2, r0, #4
 800699e:	060d      	lsls	r5, r1, #24
 80069a0:	d50b      	bpl.n	80069ba <_printf_i+0xa2>
 80069a2:	6805      	ldr	r5, [r0, #0]
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	2d00      	cmp	r5, #0
 80069a8:	da03      	bge.n	80069b2 <_printf_i+0x9a>
 80069aa:	232d      	movs	r3, #45	; 0x2d
 80069ac:	9a04      	ldr	r2, [sp, #16]
 80069ae:	426d      	negs	r5, r5
 80069b0:	7013      	strb	r3, [r2, #0]
 80069b2:	4b5f      	ldr	r3, [pc, #380]	; (8006b30 <_printf_i+0x218>)
 80069b4:	270a      	movs	r7, #10
 80069b6:	9303      	str	r3, [sp, #12]
 80069b8:	e01b      	b.n	80069f2 <_printf_i+0xda>
 80069ba:	6805      	ldr	r5, [r0, #0]
 80069bc:	601a      	str	r2, [r3, #0]
 80069be:	0649      	lsls	r1, r1, #25
 80069c0:	d5f1      	bpl.n	80069a6 <_printf_i+0x8e>
 80069c2:	b22d      	sxth	r5, r5
 80069c4:	e7ef      	b.n	80069a6 <_printf_i+0x8e>
 80069c6:	680d      	ldr	r5, [r1, #0]
 80069c8:	6819      	ldr	r1, [r3, #0]
 80069ca:	1d08      	adds	r0, r1, #4
 80069cc:	6018      	str	r0, [r3, #0]
 80069ce:	062e      	lsls	r6, r5, #24
 80069d0:	d501      	bpl.n	80069d6 <_printf_i+0xbe>
 80069d2:	680d      	ldr	r5, [r1, #0]
 80069d4:	e003      	b.n	80069de <_printf_i+0xc6>
 80069d6:	066d      	lsls	r5, r5, #25
 80069d8:	d5fb      	bpl.n	80069d2 <_printf_i+0xba>
 80069da:	680d      	ldr	r5, [r1, #0]
 80069dc:	b2ad      	uxth	r5, r5
 80069de:	4b54      	ldr	r3, [pc, #336]	; (8006b30 <_printf_i+0x218>)
 80069e0:	2708      	movs	r7, #8
 80069e2:	9303      	str	r3, [sp, #12]
 80069e4:	2a6f      	cmp	r2, #111	; 0x6f
 80069e6:	d000      	beq.n	80069ea <_printf_i+0xd2>
 80069e8:	3702      	adds	r7, #2
 80069ea:	0023      	movs	r3, r4
 80069ec:	2200      	movs	r2, #0
 80069ee:	3343      	adds	r3, #67	; 0x43
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	6863      	ldr	r3, [r4, #4]
 80069f4:	60a3      	str	r3, [r4, #8]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	db03      	blt.n	8006a02 <_printf_i+0xea>
 80069fa:	2104      	movs	r1, #4
 80069fc:	6822      	ldr	r2, [r4, #0]
 80069fe:	438a      	bics	r2, r1
 8006a00:	6022      	str	r2, [r4, #0]
 8006a02:	2d00      	cmp	r5, #0
 8006a04:	d102      	bne.n	8006a0c <_printf_i+0xf4>
 8006a06:	9e04      	ldr	r6, [sp, #16]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00c      	beq.n	8006a26 <_printf_i+0x10e>
 8006a0c:	9e04      	ldr	r6, [sp, #16]
 8006a0e:	0028      	movs	r0, r5
 8006a10:	0039      	movs	r1, r7
 8006a12:	f7f9 fc1b 	bl	800024c <__aeabi_uidivmod>
 8006a16:	9b03      	ldr	r3, [sp, #12]
 8006a18:	3e01      	subs	r6, #1
 8006a1a:	5c5b      	ldrb	r3, [r3, r1]
 8006a1c:	7033      	strb	r3, [r6, #0]
 8006a1e:	002b      	movs	r3, r5
 8006a20:	0005      	movs	r5, r0
 8006a22:	429f      	cmp	r7, r3
 8006a24:	d9f3      	bls.n	8006a0e <_printf_i+0xf6>
 8006a26:	2f08      	cmp	r7, #8
 8006a28:	d109      	bne.n	8006a3e <_printf_i+0x126>
 8006a2a:	6823      	ldr	r3, [r4, #0]
 8006a2c:	07db      	lsls	r3, r3, #31
 8006a2e:	d506      	bpl.n	8006a3e <_printf_i+0x126>
 8006a30:	6862      	ldr	r2, [r4, #4]
 8006a32:	6923      	ldr	r3, [r4, #16]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	dc02      	bgt.n	8006a3e <_printf_i+0x126>
 8006a38:	2330      	movs	r3, #48	; 0x30
 8006a3a:	3e01      	subs	r6, #1
 8006a3c:	7033      	strb	r3, [r6, #0]
 8006a3e:	9b04      	ldr	r3, [sp, #16]
 8006a40:	1b9b      	subs	r3, r3, r6
 8006a42:	6123      	str	r3, [r4, #16]
 8006a44:	9b07      	ldr	r3, [sp, #28]
 8006a46:	0021      	movs	r1, r4
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	9805      	ldr	r0, [sp, #20]
 8006a4c:	9b06      	ldr	r3, [sp, #24]
 8006a4e:	aa09      	add	r2, sp, #36	; 0x24
 8006a50:	f7ff fef2 	bl	8006838 <_printf_common>
 8006a54:	3001      	adds	r0, #1
 8006a56:	d147      	bne.n	8006ae8 <_printf_i+0x1d0>
 8006a58:	2001      	movs	r0, #1
 8006a5a:	4240      	negs	r0, r0
 8006a5c:	b00b      	add	sp, #44	; 0x2c
 8006a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a60:	2220      	movs	r2, #32
 8006a62:	6809      	ldr	r1, [r1, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	6022      	str	r2, [r4, #0]
 8006a68:	2278      	movs	r2, #120	; 0x78
 8006a6a:	4932      	ldr	r1, [pc, #200]	; (8006b34 <_printf_i+0x21c>)
 8006a6c:	9103      	str	r1, [sp, #12]
 8006a6e:	0021      	movs	r1, r4
 8006a70:	3145      	adds	r1, #69	; 0x45
 8006a72:	700a      	strb	r2, [r1, #0]
 8006a74:	6819      	ldr	r1, [r3, #0]
 8006a76:	6822      	ldr	r2, [r4, #0]
 8006a78:	c920      	ldmia	r1!, {r5}
 8006a7a:	0610      	lsls	r0, r2, #24
 8006a7c:	d402      	bmi.n	8006a84 <_printf_i+0x16c>
 8006a7e:	0650      	lsls	r0, r2, #25
 8006a80:	d500      	bpl.n	8006a84 <_printf_i+0x16c>
 8006a82:	b2ad      	uxth	r5, r5
 8006a84:	6019      	str	r1, [r3, #0]
 8006a86:	07d3      	lsls	r3, r2, #31
 8006a88:	d502      	bpl.n	8006a90 <_printf_i+0x178>
 8006a8a:	2320      	movs	r3, #32
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	6023      	str	r3, [r4, #0]
 8006a90:	2710      	movs	r7, #16
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	d1a9      	bne.n	80069ea <_printf_i+0xd2>
 8006a96:	2220      	movs	r2, #32
 8006a98:	6823      	ldr	r3, [r4, #0]
 8006a9a:	4393      	bics	r3, r2
 8006a9c:	6023      	str	r3, [r4, #0]
 8006a9e:	e7a4      	b.n	80069ea <_printf_i+0xd2>
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	680d      	ldr	r5, [r1, #0]
 8006aa4:	1d10      	adds	r0, r2, #4
 8006aa6:	6949      	ldr	r1, [r1, #20]
 8006aa8:	6018      	str	r0, [r3, #0]
 8006aaa:	6813      	ldr	r3, [r2, #0]
 8006aac:	062e      	lsls	r6, r5, #24
 8006aae:	d501      	bpl.n	8006ab4 <_printf_i+0x19c>
 8006ab0:	6019      	str	r1, [r3, #0]
 8006ab2:	e002      	b.n	8006aba <_printf_i+0x1a2>
 8006ab4:	066d      	lsls	r5, r5, #25
 8006ab6:	d5fb      	bpl.n	8006ab0 <_printf_i+0x198>
 8006ab8:	8019      	strh	r1, [r3, #0]
 8006aba:	2300      	movs	r3, #0
 8006abc:	9e04      	ldr	r6, [sp, #16]
 8006abe:	6123      	str	r3, [r4, #16]
 8006ac0:	e7c0      	b.n	8006a44 <_printf_i+0x12c>
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	1d11      	adds	r1, r2, #4
 8006ac6:	6019      	str	r1, [r3, #0]
 8006ac8:	6816      	ldr	r6, [r2, #0]
 8006aca:	2100      	movs	r1, #0
 8006acc:	0030      	movs	r0, r6
 8006ace:	6862      	ldr	r2, [r4, #4]
 8006ad0:	f000 f9fa 	bl	8006ec8 <memchr>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d001      	beq.n	8006adc <_printf_i+0x1c4>
 8006ad8:	1b80      	subs	r0, r0, r6
 8006ada:	6060      	str	r0, [r4, #4]
 8006adc:	6863      	ldr	r3, [r4, #4]
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	9a04      	ldr	r2, [sp, #16]
 8006ae4:	7013      	strb	r3, [r2, #0]
 8006ae6:	e7ad      	b.n	8006a44 <_printf_i+0x12c>
 8006ae8:	0032      	movs	r2, r6
 8006aea:	6923      	ldr	r3, [r4, #16]
 8006aec:	9906      	ldr	r1, [sp, #24]
 8006aee:	9805      	ldr	r0, [sp, #20]
 8006af0:	9d07      	ldr	r5, [sp, #28]
 8006af2:	47a8      	blx	r5
 8006af4:	3001      	adds	r0, #1
 8006af6:	d0af      	beq.n	8006a58 <_printf_i+0x140>
 8006af8:	6823      	ldr	r3, [r4, #0]
 8006afa:	079b      	lsls	r3, r3, #30
 8006afc:	d415      	bmi.n	8006b2a <_printf_i+0x212>
 8006afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b00:	68e0      	ldr	r0, [r4, #12]
 8006b02:	4298      	cmp	r0, r3
 8006b04:	daaa      	bge.n	8006a5c <_printf_i+0x144>
 8006b06:	0018      	movs	r0, r3
 8006b08:	e7a8      	b.n	8006a5c <_printf_i+0x144>
 8006b0a:	0022      	movs	r2, r4
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	9906      	ldr	r1, [sp, #24]
 8006b10:	9805      	ldr	r0, [sp, #20]
 8006b12:	9e07      	ldr	r6, [sp, #28]
 8006b14:	3219      	adds	r2, #25
 8006b16:	47b0      	blx	r6
 8006b18:	3001      	adds	r0, #1
 8006b1a:	d09d      	beq.n	8006a58 <_printf_i+0x140>
 8006b1c:	3501      	adds	r5, #1
 8006b1e:	68e3      	ldr	r3, [r4, #12]
 8006b20:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b22:	1a9b      	subs	r3, r3, r2
 8006b24:	42ab      	cmp	r3, r5
 8006b26:	dcf0      	bgt.n	8006b0a <_printf_i+0x1f2>
 8006b28:	e7e9      	b.n	8006afe <_printf_i+0x1e6>
 8006b2a:	2500      	movs	r5, #0
 8006b2c:	e7f7      	b.n	8006b1e <_printf_i+0x206>
 8006b2e:	46c0      	nop			; (mov r8, r8)
 8006b30:	0800c202 	.word	0x0800c202
 8006b34:	0800c213 	.word	0x0800c213

08006b38 <std>:
 8006b38:	2300      	movs	r3, #0
 8006b3a:	b510      	push	{r4, lr}
 8006b3c:	0004      	movs	r4, r0
 8006b3e:	6003      	str	r3, [r0, #0]
 8006b40:	6043      	str	r3, [r0, #4]
 8006b42:	6083      	str	r3, [r0, #8]
 8006b44:	8181      	strh	r1, [r0, #12]
 8006b46:	6643      	str	r3, [r0, #100]	; 0x64
 8006b48:	0019      	movs	r1, r3
 8006b4a:	81c2      	strh	r2, [r0, #14]
 8006b4c:	6103      	str	r3, [r0, #16]
 8006b4e:	6143      	str	r3, [r0, #20]
 8006b50:	6183      	str	r3, [r0, #24]
 8006b52:	2208      	movs	r2, #8
 8006b54:	305c      	adds	r0, #92	; 0x5c
 8006b56:	f000 f90d 	bl	8006d74 <memset>
 8006b5a:	4b05      	ldr	r3, [pc, #20]	; (8006b70 <std+0x38>)
 8006b5c:	6224      	str	r4, [r4, #32]
 8006b5e:	6263      	str	r3, [r4, #36]	; 0x24
 8006b60:	4b04      	ldr	r3, [pc, #16]	; (8006b74 <std+0x3c>)
 8006b62:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b64:	4b04      	ldr	r3, [pc, #16]	; (8006b78 <std+0x40>)
 8006b66:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b68:	4b04      	ldr	r3, [pc, #16]	; (8006b7c <std+0x44>)
 8006b6a:	6323      	str	r3, [r4, #48]	; 0x30
 8006b6c:	bd10      	pop	{r4, pc}
 8006b6e:	46c0      	nop			; (mov r8, r8)
 8006b70:	08006cdd 	.word	0x08006cdd
 8006b74:	08006d05 	.word	0x08006d05
 8006b78:	08006d3d 	.word	0x08006d3d
 8006b7c:	08006d69 	.word	0x08006d69

08006b80 <stdio_exit_handler>:
 8006b80:	b510      	push	{r4, lr}
 8006b82:	4a03      	ldr	r2, [pc, #12]	; (8006b90 <stdio_exit_handler+0x10>)
 8006b84:	4903      	ldr	r1, [pc, #12]	; (8006b94 <stdio_exit_handler+0x14>)
 8006b86:	4804      	ldr	r0, [pc, #16]	; (8006b98 <stdio_exit_handler+0x18>)
 8006b88:	f000 f86c 	bl	8006c64 <_fwalk_sglue>
 8006b8c:	bd10      	pop	{r4, pc}
 8006b8e:	46c0      	nop			; (mov r8, r8)
 8006b90:	20000024 	.word	0x20000024
 8006b94:	08009111 	.word	0x08009111
 8006b98:	2000019c 	.word	0x2000019c

08006b9c <cleanup_stdio>:
 8006b9c:	6841      	ldr	r1, [r0, #4]
 8006b9e:	4b0b      	ldr	r3, [pc, #44]	; (8006bcc <cleanup_stdio+0x30>)
 8006ba0:	b510      	push	{r4, lr}
 8006ba2:	0004      	movs	r4, r0
 8006ba4:	4299      	cmp	r1, r3
 8006ba6:	d001      	beq.n	8006bac <cleanup_stdio+0x10>
 8006ba8:	f002 fab2 	bl	8009110 <_fflush_r>
 8006bac:	68a1      	ldr	r1, [r4, #8]
 8006bae:	4b08      	ldr	r3, [pc, #32]	; (8006bd0 <cleanup_stdio+0x34>)
 8006bb0:	4299      	cmp	r1, r3
 8006bb2:	d002      	beq.n	8006bba <cleanup_stdio+0x1e>
 8006bb4:	0020      	movs	r0, r4
 8006bb6:	f002 faab 	bl	8009110 <_fflush_r>
 8006bba:	68e1      	ldr	r1, [r4, #12]
 8006bbc:	4b05      	ldr	r3, [pc, #20]	; (8006bd4 <cleanup_stdio+0x38>)
 8006bbe:	4299      	cmp	r1, r3
 8006bc0:	d002      	beq.n	8006bc8 <cleanup_stdio+0x2c>
 8006bc2:	0020      	movs	r0, r4
 8006bc4:	f002 faa4 	bl	8009110 <_fflush_r>
 8006bc8:	bd10      	pop	{r4, pc}
 8006bca:	46c0      	nop			; (mov r8, r8)
 8006bcc:	20000390 	.word	0x20000390
 8006bd0:	200003f8 	.word	0x200003f8
 8006bd4:	20000460 	.word	0x20000460

08006bd8 <global_stdio_init.part.0>:
 8006bd8:	b510      	push	{r4, lr}
 8006bda:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <global_stdio_init.part.0+0x28>)
 8006bdc:	4a09      	ldr	r2, [pc, #36]	; (8006c04 <global_stdio_init.part.0+0x2c>)
 8006bde:	2104      	movs	r1, #4
 8006be0:	601a      	str	r2, [r3, #0]
 8006be2:	4809      	ldr	r0, [pc, #36]	; (8006c08 <global_stdio_init.part.0+0x30>)
 8006be4:	2200      	movs	r2, #0
 8006be6:	f7ff ffa7 	bl	8006b38 <std>
 8006bea:	2201      	movs	r2, #1
 8006bec:	2109      	movs	r1, #9
 8006bee:	4807      	ldr	r0, [pc, #28]	; (8006c0c <global_stdio_init.part.0+0x34>)
 8006bf0:	f7ff ffa2 	bl	8006b38 <std>
 8006bf4:	2202      	movs	r2, #2
 8006bf6:	2112      	movs	r1, #18
 8006bf8:	4805      	ldr	r0, [pc, #20]	; (8006c10 <global_stdio_init.part.0+0x38>)
 8006bfa:	f7ff ff9d 	bl	8006b38 <std>
 8006bfe:	bd10      	pop	{r4, pc}
 8006c00:	200004c8 	.word	0x200004c8
 8006c04:	08006b81 	.word	0x08006b81
 8006c08:	20000390 	.word	0x20000390
 8006c0c:	200003f8 	.word	0x200003f8
 8006c10:	20000460 	.word	0x20000460

08006c14 <__sfp_lock_acquire>:
 8006c14:	b510      	push	{r4, lr}
 8006c16:	4802      	ldr	r0, [pc, #8]	; (8006c20 <__sfp_lock_acquire+0xc>)
 8006c18:	f000 f954 	bl	8006ec4 <__retarget_lock_acquire_recursive>
 8006c1c:	bd10      	pop	{r4, pc}
 8006c1e:	46c0      	nop			; (mov r8, r8)
 8006c20:	200004d1 	.word	0x200004d1

08006c24 <__sfp_lock_release>:
 8006c24:	b510      	push	{r4, lr}
 8006c26:	4802      	ldr	r0, [pc, #8]	; (8006c30 <__sfp_lock_release+0xc>)
 8006c28:	f000 f94d 	bl	8006ec6 <__retarget_lock_release_recursive>
 8006c2c:	bd10      	pop	{r4, pc}
 8006c2e:	46c0      	nop			; (mov r8, r8)
 8006c30:	200004d1 	.word	0x200004d1

08006c34 <__sinit>:
 8006c34:	b510      	push	{r4, lr}
 8006c36:	0004      	movs	r4, r0
 8006c38:	f7ff ffec 	bl	8006c14 <__sfp_lock_acquire>
 8006c3c:	6a23      	ldr	r3, [r4, #32]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <__sinit+0x14>
 8006c42:	f7ff ffef 	bl	8006c24 <__sfp_lock_release>
 8006c46:	bd10      	pop	{r4, pc}
 8006c48:	4b04      	ldr	r3, [pc, #16]	; (8006c5c <__sinit+0x28>)
 8006c4a:	6223      	str	r3, [r4, #32]
 8006c4c:	4b04      	ldr	r3, [pc, #16]	; (8006c60 <__sinit+0x2c>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d1f6      	bne.n	8006c42 <__sinit+0xe>
 8006c54:	f7ff ffc0 	bl	8006bd8 <global_stdio_init.part.0>
 8006c58:	e7f3      	b.n	8006c42 <__sinit+0xe>
 8006c5a:	46c0      	nop			; (mov r8, r8)
 8006c5c:	08006b9d 	.word	0x08006b9d
 8006c60:	200004c8 	.word	0x200004c8

08006c64 <_fwalk_sglue>:
 8006c64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c66:	0014      	movs	r4, r2
 8006c68:	2600      	movs	r6, #0
 8006c6a:	9000      	str	r0, [sp, #0]
 8006c6c:	9101      	str	r1, [sp, #4]
 8006c6e:	68a5      	ldr	r5, [r4, #8]
 8006c70:	6867      	ldr	r7, [r4, #4]
 8006c72:	3f01      	subs	r7, #1
 8006c74:	d504      	bpl.n	8006c80 <_fwalk_sglue+0x1c>
 8006c76:	6824      	ldr	r4, [r4, #0]
 8006c78:	2c00      	cmp	r4, #0
 8006c7a:	d1f8      	bne.n	8006c6e <_fwalk_sglue+0xa>
 8006c7c:	0030      	movs	r0, r6
 8006c7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c80:	89ab      	ldrh	r3, [r5, #12]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d908      	bls.n	8006c98 <_fwalk_sglue+0x34>
 8006c86:	220e      	movs	r2, #14
 8006c88:	5eab      	ldrsh	r3, [r5, r2]
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	d004      	beq.n	8006c98 <_fwalk_sglue+0x34>
 8006c8e:	0029      	movs	r1, r5
 8006c90:	9800      	ldr	r0, [sp, #0]
 8006c92:	9b01      	ldr	r3, [sp, #4]
 8006c94:	4798      	blx	r3
 8006c96:	4306      	orrs	r6, r0
 8006c98:	3568      	adds	r5, #104	; 0x68
 8006c9a:	e7ea      	b.n	8006c72 <_fwalk_sglue+0xe>

08006c9c <siprintf>:
 8006c9c:	b40e      	push	{r1, r2, r3}
 8006c9e:	b500      	push	{lr}
 8006ca0:	490b      	ldr	r1, [pc, #44]	; (8006cd0 <siprintf+0x34>)
 8006ca2:	b09c      	sub	sp, #112	; 0x70
 8006ca4:	ab1d      	add	r3, sp, #116	; 0x74
 8006ca6:	9002      	str	r0, [sp, #8]
 8006ca8:	9006      	str	r0, [sp, #24]
 8006caa:	9107      	str	r1, [sp, #28]
 8006cac:	9104      	str	r1, [sp, #16]
 8006cae:	4809      	ldr	r0, [pc, #36]	; (8006cd4 <siprintf+0x38>)
 8006cb0:	4909      	ldr	r1, [pc, #36]	; (8006cd8 <siprintf+0x3c>)
 8006cb2:	cb04      	ldmia	r3!, {r2}
 8006cb4:	9105      	str	r1, [sp, #20]
 8006cb6:	6800      	ldr	r0, [r0, #0]
 8006cb8:	a902      	add	r1, sp, #8
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	f002 f89e 	bl	8008dfc <_svfiprintf_r>
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	9b02      	ldr	r3, [sp, #8]
 8006cc4:	701a      	strb	r2, [r3, #0]
 8006cc6:	b01c      	add	sp, #112	; 0x70
 8006cc8:	bc08      	pop	{r3}
 8006cca:	b003      	add	sp, #12
 8006ccc:	4718      	bx	r3
 8006cce:	46c0      	nop			; (mov r8, r8)
 8006cd0:	7fffffff 	.word	0x7fffffff
 8006cd4:	200001e8 	.word	0x200001e8
 8006cd8:	ffff0208 	.word	0xffff0208

08006cdc <__sread>:
 8006cdc:	b570      	push	{r4, r5, r6, lr}
 8006cde:	000c      	movs	r4, r1
 8006ce0:	250e      	movs	r5, #14
 8006ce2:	5f49      	ldrsh	r1, [r1, r5]
 8006ce4:	f000 f88a 	bl	8006dfc <_read_r>
 8006ce8:	2800      	cmp	r0, #0
 8006cea:	db03      	blt.n	8006cf4 <__sread+0x18>
 8006cec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006cee:	181b      	adds	r3, r3, r0
 8006cf0:	6563      	str	r3, [r4, #84]	; 0x54
 8006cf2:	bd70      	pop	{r4, r5, r6, pc}
 8006cf4:	89a3      	ldrh	r3, [r4, #12]
 8006cf6:	4a02      	ldr	r2, [pc, #8]	; (8006d00 <__sread+0x24>)
 8006cf8:	4013      	ands	r3, r2
 8006cfa:	81a3      	strh	r3, [r4, #12]
 8006cfc:	e7f9      	b.n	8006cf2 <__sread+0x16>
 8006cfe:	46c0      	nop			; (mov r8, r8)
 8006d00:	ffffefff 	.word	0xffffefff

08006d04 <__swrite>:
 8006d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d06:	001f      	movs	r7, r3
 8006d08:	898b      	ldrh	r3, [r1, #12]
 8006d0a:	0005      	movs	r5, r0
 8006d0c:	000c      	movs	r4, r1
 8006d0e:	0016      	movs	r6, r2
 8006d10:	05db      	lsls	r3, r3, #23
 8006d12:	d505      	bpl.n	8006d20 <__swrite+0x1c>
 8006d14:	230e      	movs	r3, #14
 8006d16:	5ec9      	ldrsh	r1, [r1, r3]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	f000 f85a 	bl	8006dd4 <_lseek_r>
 8006d20:	89a3      	ldrh	r3, [r4, #12]
 8006d22:	4a05      	ldr	r2, [pc, #20]	; (8006d38 <__swrite+0x34>)
 8006d24:	0028      	movs	r0, r5
 8006d26:	4013      	ands	r3, r2
 8006d28:	81a3      	strh	r3, [r4, #12]
 8006d2a:	0032      	movs	r2, r6
 8006d2c:	230e      	movs	r3, #14
 8006d2e:	5ee1      	ldrsh	r1, [r4, r3]
 8006d30:	003b      	movs	r3, r7
 8006d32:	f000 f889 	bl	8006e48 <_write_r>
 8006d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d38:	ffffefff 	.word	0xffffefff

08006d3c <__sseek>:
 8006d3c:	b570      	push	{r4, r5, r6, lr}
 8006d3e:	000c      	movs	r4, r1
 8006d40:	250e      	movs	r5, #14
 8006d42:	5f49      	ldrsh	r1, [r1, r5]
 8006d44:	f000 f846 	bl	8006dd4 <_lseek_r>
 8006d48:	89a3      	ldrh	r3, [r4, #12]
 8006d4a:	1c42      	adds	r2, r0, #1
 8006d4c:	d103      	bne.n	8006d56 <__sseek+0x1a>
 8006d4e:	4a05      	ldr	r2, [pc, #20]	; (8006d64 <__sseek+0x28>)
 8006d50:	4013      	ands	r3, r2
 8006d52:	81a3      	strh	r3, [r4, #12]
 8006d54:	bd70      	pop	{r4, r5, r6, pc}
 8006d56:	2280      	movs	r2, #128	; 0x80
 8006d58:	0152      	lsls	r2, r2, #5
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	81a3      	strh	r3, [r4, #12]
 8006d5e:	6560      	str	r0, [r4, #84]	; 0x54
 8006d60:	e7f8      	b.n	8006d54 <__sseek+0x18>
 8006d62:	46c0      	nop			; (mov r8, r8)
 8006d64:	ffffefff 	.word	0xffffefff

08006d68 <__sclose>:
 8006d68:	b510      	push	{r4, lr}
 8006d6a:	230e      	movs	r3, #14
 8006d6c:	5ec9      	ldrsh	r1, [r1, r3]
 8006d6e:	f000 f81f 	bl	8006db0 <_close_r>
 8006d72:	bd10      	pop	{r4, pc}

08006d74 <memset>:
 8006d74:	0003      	movs	r3, r0
 8006d76:	1882      	adds	r2, r0, r2
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d100      	bne.n	8006d7e <memset+0xa>
 8006d7c:	4770      	bx	lr
 8006d7e:	7019      	strb	r1, [r3, #0]
 8006d80:	3301      	adds	r3, #1
 8006d82:	e7f9      	b.n	8006d78 <memset+0x4>

08006d84 <strncmp>:
 8006d84:	b530      	push	{r4, r5, lr}
 8006d86:	0005      	movs	r5, r0
 8006d88:	1e10      	subs	r0, r2, #0
 8006d8a:	d00b      	beq.n	8006da4 <strncmp+0x20>
 8006d8c:	2400      	movs	r4, #0
 8006d8e:	3a01      	subs	r2, #1
 8006d90:	5d2b      	ldrb	r3, [r5, r4]
 8006d92:	5d08      	ldrb	r0, [r1, r4]
 8006d94:	4283      	cmp	r3, r0
 8006d96:	d104      	bne.n	8006da2 <strncmp+0x1e>
 8006d98:	42a2      	cmp	r2, r4
 8006d9a:	d002      	beq.n	8006da2 <strncmp+0x1e>
 8006d9c:	3401      	adds	r4, #1
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f6      	bne.n	8006d90 <strncmp+0xc>
 8006da2:	1a18      	subs	r0, r3, r0
 8006da4:	bd30      	pop	{r4, r5, pc}
	...

08006da8 <_localeconv_r>:
 8006da8:	4800      	ldr	r0, [pc, #0]	; (8006dac <_localeconv_r+0x4>)
 8006daa:	4770      	bx	lr
 8006dac:	20000120 	.word	0x20000120

08006db0 <_close_r>:
 8006db0:	2300      	movs	r3, #0
 8006db2:	b570      	push	{r4, r5, r6, lr}
 8006db4:	4d06      	ldr	r5, [pc, #24]	; (8006dd0 <_close_r+0x20>)
 8006db6:	0004      	movs	r4, r0
 8006db8:	0008      	movs	r0, r1
 8006dba:	602b      	str	r3, [r5, #0]
 8006dbc:	f7fb fbae 	bl	800251c <_close>
 8006dc0:	1c43      	adds	r3, r0, #1
 8006dc2:	d103      	bne.n	8006dcc <_close_r+0x1c>
 8006dc4:	682b      	ldr	r3, [r5, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d000      	beq.n	8006dcc <_close_r+0x1c>
 8006dca:	6023      	str	r3, [r4, #0]
 8006dcc:	bd70      	pop	{r4, r5, r6, pc}
 8006dce:	46c0      	nop			; (mov r8, r8)
 8006dd0:	200004cc 	.word	0x200004cc

08006dd4 <_lseek_r>:
 8006dd4:	b570      	push	{r4, r5, r6, lr}
 8006dd6:	0004      	movs	r4, r0
 8006dd8:	0008      	movs	r0, r1
 8006dda:	0011      	movs	r1, r2
 8006ddc:	001a      	movs	r2, r3
 8006dde:	2300      	movs	r3, #0
 8006de0:	4d05      	ldr	r5, [pc, #20]	; (8006df8 <_lseek_r+0x24>)
 8006de2:	602b      	str	r3, [r5, #0]
 8006de4:	f7fb fbbb 	bl	800255e <_lseek>
 8006de8:	1c43      	adds	r3, r0, #1
 8006dea:	d103      	bne.n	8006df4 <_lseek_r+0x20>
 8006dec:	682b      	ldr	r3, [r5, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d000      	beq.n	8006df4 <_lseek_r+0x20>
 8006df2:	6023      	str	r3, [r4, #0]
 8006df4:	bd70      	pop	{r4, r5, r6, pc}
 8006df6:	46c0      	nop			; (mov r8, r8)
 8006df8:	200004cc 	.word	0x200004cc

08006dfc <_read_r>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	0004      	movs	r4, r0
 8006e00:	0008      	movs	r0, r1
 8006e02:	0011      	movs	r1, r2
 8006e04:	001a      	movs	r2, r3
 8006e06:	2300      	movs	r3, #0
 8006e08:	4d05      	ldr	r5, [pc, #20]	; (8006e20 <_read_r+0x24>)
 8006e0a:	602b      	str	r3, [r5, #0]
 8006e0c:	f7fb fb4d 	bl	80024aa <_read>
 8006e10:	1c43      	adds	r3, r0, #1
 8006e12:	d103      	bne.n	8006e1c <_read_r+0x20>
 8006e14:	682b      	ldr	r3, [r5, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d000      	beq.n	8006e1c <_read_r+0x20>
 8006e1a:	6023      	str	r3, [r4, #0]
 8006e1c:	bd70      	pop	{r4, r5, r6, pc}
 8006e1e:	46c0      	nop			; (mov r8, r8)
 8006e20:	200004cc 	.word	0x200004cc

08006e24 <_sbrk_r>:
 8006e24:	2300      	movs	r3, #0
 8006e26:	b570      	push	{r4, r5, r6, lr}
 8006e28:	4d06      	ldr	r5, [pc, #24]	; (8006e44 <_sbrk_r+0x20>)
 8006e2a:	0004      	movs	r4, r0
 8006e2c:	0008      	movs	r0, r1
 8006e2e:	602b      	str	r3, [r5, #0]
 8006e30:	f7fb fba0 	bl	8002574 <_sbrk>
 8006e34:	1c43      	adds	r3, r0, #1
 8006e36:	d103      	bne.n	8006e40 <_sbrk_r+0x1c>
 8006e38:	682b      	ldr	r3, [r5, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d000      	beq.n	8006e40 <_sbrk_r+0x1c>
 8006e3e:	6023      	str	r3, [r4, #0]
 8006e40:	bd70      	pop	{r4, r5, r6, pc}
 8006e42:	46c0      	nop			; (mov r8, r8)
 8006e44:	200004cc 	.word	0x200004cc

08006e48 <_write_r>:
 8006e48:	b570      	push	{r4, r5, r6, lr}
 8006e4a:	0004      	movs	r4, r0
 8006e4c:	0008      	movs	r0, r1
 8006e4e:	0011      	movs	r1, r2
 8006e50:	001a      	movs	r2, r3
 8006e52:	2300      	movs	r3, #0
 8006e54:	4d05      	ldr	r5, [pc, #20]	; (8006e6c <_write_r+0x24>)
 8006e56:	602b      	str	r3, [r5, #0]
 8006e58:	f7fb fb44 	bl	80024e4 <_write>
 8006e5c:	1c43      	adds	r3, r0, #1
 8006e5e:	d103      	bne.n	8006e68 <_write_r+0x20>
 8006e60:	682b      	ldr	r3, [r5, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d000      	beq.n	8006e68 <_write_r+0x20>
 8006e66:	6023      	str	r3, [r4, #0]
 8006e68:	bd70      	pop	{r4, r5, r6, pc}
 8006e6a:	46c0      	nop			; (mov r8, r8)
 8006e6c:	200004cc 	.word	0x200004cc

08006e70 <__errno>:
 8006e70:	4b01      	ldr	r3, [pc, #4]	; (8006e78 <__errno+0x8>)
 8006e72:	6818      	ldr	r0, [r3, #0]
 8006e74:	4770      	bx	lr
 8006e76:	46c0      	nop			; (mov r8, r8)
 8006e78:	200001e8 	.word	0x200001e8

08006e7c <__libc_init_array>:
 8006e7c:	b570      	push	{r4, r5, r6, lr}
 8006e7e:	2600      	movs	r6, #0
 8006e80:	4c0c      	ldr	r4, [pc, #48]	; (8006eb4 <__libc_init_array+0x38>)
 8006e82:	4d0d      	ldr	r5, [pc, #52]	; (8006eb8 <__libc_init_array+0x3c>)
 8006e84:	1b64      	subs	r4, r4, r5
 8006e86:	10a4      	asrs	r4, r4, #2
 8006e88:	42a6      	cmp	r6, r4
 8006e8a:	d109      	bne.n	8006ea0 <__libc_init_array+0x24>
 8006e8c:	2600      	movs	r6, #0
 8006e8e:	f002 fcd3 	bl	8009838 <_init>
 8006e92:	4c0a      	ldr	r4, [pc, #40]	; (8006ebc <__libc_init_array+0x40>)
 8006e94:	4d0a      	ldr	r5, [pc, #40]	; (8006ec0 <__libc_init_array+0x44>)
 8006e96:	1b64      	subs	r4, r4, r5
 8006e98:	10a4      	asrs	r4, r4, #2
 8006e9a:	42a6      	cmp	r6, r4
 8006e9c:	d105      	bne.n	8006eaa <__libc_init_array+0x2e>
 8006e9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ea0:	00b3      	lsls	r3, r6, #2
 8006ea2:	58eb      	ldr	r3, [r5, r3]
 8006ea4:	4798      	blx	r3
 8006ea6:	3601      	adds	r6, #1
 8006ea8:	e7ee      	b.n	8006e88 <__libc_init_array+0xc>
 8006eaa:	00b3      	lsls	r3, r6, #2
 8006eac:	58eb      	ldr	r3, [r5, r3]
 8006eae:	4798      	blx	r3
 8006eb0:	3601      	adds	r6, #1
 8006eb2:	e7f2      	b.n	8006e9a <__libc_init_array+0x1e>
 8006eb4:	0800c5c4 	.word	0x0800c5c4
 8006eb8:	0800c5c4 	.word	0x0800c5c4
 8006ebc:	0800c5c8 	.word	0x0800c5c8
 8006ec0:	0800c5c4 	.word	0x0800c5c4

08006ec4 <__retarget_lock_acquire_recursive>:
 8006ec4:	4770      	bx	lr

08006ec6 <__retarget_lock_release_recursive>:
 8006ec6:	4770      	bx	lr

08006ec8 <memchr>:
 8006ec8:	b2c9      	uxtb	r1, r1
 8006eca:	1882      	adds	r2, r0, r2
 8006ecc:	4290      	cmp	r0, r2
 8006ece:	d101      	bne.n	8006ed4 <memchr+0xc>
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	4770      	bx	lr
 8006ed4:	7803      	ldrb	r3, [r0, #0]
 8006ed6:	428b      	cmp	r3, r1
 8006ed8:	d0fb      	beq.n	8006ed2 <memchr+0xa>
 8006eda:	3001      	adds	r0, #1
 8006edc:	e7f6      	b.n	8006ecc <memchr+0x4>

08006ede <memcpy>:
 8006ede:	2300      	movs	r3, #0
 8006ee0:	b510      	push	{r4, lr}
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d100      	bne.n	8006ee8 <memcpy+0xa>
 8006ee6:	bd10      	pop	{r4, pc}
 8006ee8:	5ccc      	ldrb	r4, [r1, r3]
 8006eea:	54c4      	strb	r4, [r0, r3]
 8006eec:	3301      	adds	r3, #1
 8006eee:	e7f8      	b.n	8006ee2 <memcpy+0x4>

08006ef0 <nan>:
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	4901      	ldr	r1, [pc, #4]	; (8006ef8 <nan+0x8>)
 8006ef4:	4770      	bx	lr
 8006ef6:	46c0      	nop			; (mov r8, r8)
 8006ef8:	7ff80000 	.word	0x7ff80000

08006efc <quorem>:
 8006efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006efe:	6902      	ldr	r2, [r0, #16]
 8006f00:	690b      	ldr	r3, [r1, #16]
 8006f02:	b089      	sub	sp, #36	; 0x24
 8006f04:	0007      	movs	r7, r0
 8006f06:	9104      	str	r1, [sp, #16]
 8006f08:	2000      	movs	r0, #0
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	db69      	blt.n	8006fe2 <quorem+0xe6>
 8006f0e:	3b01      	subs	r3, #1
 8006f10:	009c      	lsls	r4, r3, #2
 8006f12:	9301      	str	r3, [sp, #4]
 8006f14:	000b      	movs	r3, r1
 8006f16:	3314      	adds	r3, #20
 8006f18:	9306      	str	r3, [sp, #24]
 8006f1a:	191b      	adds	r3, r3, r4
 8006f1c:	9305      	str	r3, [sp, #20]
 8006f1e:	003b      	movs	r3, r7
 8006f20:	3314      	adds	r3, #20
 8006f22:	9303      	str	r3, [sp, #12]
 8006f24:	191c      	adds	r4, r3, r4
 8006f26:	9b05      	ldr	r3, [sp, #20]
 8006f28:	6826      	ldr	r6, [r4, #0]
 8006f2a:	681d      	ldr	r5, [r3, #0]
 8006f2c:	0030      	movs	r0, r6
 8006f2e:	3501      	adds	r5, #1
 8006f30:	0029      	movs	r1, r5
 8006f32:	f7f9 f905 	bl	8000140 <__udivsi3>
 8006f36:	9002      	str	r0, [sp, #8]
 8006f38:	42ae      	cmp	r6, r5
 8006f3a:	d329      	bcc.n	8006f90 <quorem+0x94>
 8006f3c:	9b06      	ldr	r3, [sp, #24]
 8006f3e:	2600      	movs	r6, #0
 8006f40:	469c      	mov	ip, r3
 8006f42:	9d03      	ldr	r5, [sp, #12]
 8006f44:	9606      	str	r6, [sp, #24]
 8006f46:	4662      	mov	r2, ip
 8006f48:	ca08      	ldmia	r2!, {r3}
 8006f4a:	6828      	ldr	r0, [r5, #0]
 8006f4c:	4694      	mov	ip, r2
 8006f4e:	9a02      	ldr	r2, [sp, #8]
 8006f50:	b299      	uxth	r1, r3
 8006f52:	4351      	muls	r1, r2
 8006f54:	0c1b      	lsrs	r3, r3, #16
 8006f56:	4353      	muls	r3, r2
 8006f58:	1989      	adds	r1, r1, r6
 8006f5a:	0c0a      	lsrs	r2, r1, #16
 8006f5c:	189b      	adds	r3, r3, r2
 8006f5e:	9307      	str	r3, [sp, #28]
 8006f60:	0c1e      	lsrs	r6, r3, #16
 8006f62:	9b06      	ldr	r3, [sp, #24]
 8006f64:	b282      	uxth	r2, r0
 8006f66:	18d2      	adds	r2, r2, r3
 8006f68:	466b      	mov	r3, sp
 8006f6a:	b289      	uxth	r1, r1
 8006f6c:	8b9b      	ldrh	r3, [r3, #28]
 8006f6e:	1a52      	subs	r2, r2, r1
 8006f70:	0c01      	lsrs	r1, r0, #16
 8006f72:	1ac9      	subs	r1, r1, r3
 8006f74:	1413      	asrs	r3, r2, #16
 8006f76:	18cb      	adds	r3, r1, r3
 8006f78:	1419      	asrs	r1, r3, #16
 8006f7a:	b292      	uxth	r2, r2
 8006f7c:	041b      	lsls	r3, r3, #16
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	c508      	stmia	r5!, {r3}
 8006f82:	9b05      	ldr	r3, [sp, #20]
 8006f84:	9106      	str	r1, [sp, #24]
 8006f86:	4563      	cmp	r3, ip
 8006f88:	d2dd      	bcs.n	8006f46 <quorem+0x4a>
 8006f8a:	6823      	ldr	r3, [r4, #0]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d030      	beq.n	8006ff2 <quorem+0xf6>
 8006f90:	0038      	movs	r0, r7
 8006f92:	9904      	ldr	r1, [sp, #16]
 8006f94:	f001 fcda 	bl	800894c <__mcmp>
 8006f98:	2800      	cmp	r0, #0
 8006f9a:	db21      	blt.n	8006fe0 <quorem+0xe4>
 8006f9c:	0038      	movs	r0, r7
 8006f9e:	2600      	movs	r6, #0
 8006fa0:	9b02      	ldr	r3, [sp, #8]
 8006fa2:	9c04      	ldr	r4, [sp, #16]
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	9302      	str	r3, [sp, #8]
 8006fa8:	3014      	adds	r0, #20
 8006faa:	3414      	adds	r4, #20
 8006fac:	6803      	ldr	r3, [r0, #0]
 8006fae:	cc02      	ldmia	r4!, {r1}
 8006fb0:	b29d      	uxth	r5, r3
 8006fb2:	19ad      	adds	r5, r5, r6
 8006fb4:	b28a      	uxth	r2, r1
 8006fb6:	1aaa      	subs	r2, r5, r2
 8006fb8:	0c09      	lsrs	r1, r1, #16
 8006fba:	0c1b      	lsrs	r3, r3, #16
 8006fbc:	1a5b      	subs	r3, r3, r1
 8006fbe:	1411      	asrs	r1, r2, #16
 8006fc0:	185b      	adds	r3, r3, r1
 8006fc2:	141e      	asrs	r6, r3, #16
 8006fc4:	b292      	uxth	r2, r2
 8006fc6:	041b      	lsls	r3, r3, #16
 8006fc8:	4313      	orrs	r3, r2
 8006fca:	c008      	stmia	r0!, {r3}
 8006fcc:	9b05      	ldr	r3, [sp, #20]
 8006fce:	42a3      	cmp	r3, r4
 8006fd0:	d2ec      	bcs.n	8006fac <quorem+0xb0>
 8006fd2:	9b01      	ldr	r3, [sp, #4]
 8006fd4:	9a03      	ldr	r2, [sp, #12]
 8006fd6:	009b      	lsls	r3, r3, #2
 8006fd8:	18d3      	adds	r3, r2, r3
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	2a00      	cmp	r2, #0
 8006fde:	d015      	beq.n	800700c <quorem+0x110>
 8006fe0:	9802      	ldr	r0, [sp, #8]
 8006fe2:	b009      	add	sp, #36	; 0x24
 8006fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d106      	bne.n	8006ffa <quorem+0xfe>
 8006fec:	9b01      	ldr	r3, [sp, #4]
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	9301      	str	r3, [sp, #4]
 8006ff2:	9b03      	ldr	r3, [sp, #12]
 8006ff4:	3c04      	subs	r4, #4
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	d3f5      	bcc.n	8006fe6 <quorem+0xea>
 8006ffa:	9b01      	ldr	r3, [sp, #4]
 8006ffc:	613b      	str	r3, [r7, #16]
 8006ffe:	e7c7      	b.n	8006f90 <quorem+0x94>
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	2a00      	cmp	r2, #0
 8007004:	d106      	bne.n	8007014 <quorem+0x118>
 8007006:	9a01      	ldr	r2, [sp, #4]
 8007008:	3a01      	subs	r2, #1
 800700a:	9201      	str	r2, [sp, #4]
 800700c:	9a03      	ldr	r2, [sp, #12]
 800700e:	3b04      	subs	r3, #4
 8007010:	429a      	cmp	r2, r3
 8007012:	d3f5      	bcc.n	8007000 <quorem+0x104>
 8007014:	9b01      	ldr	r3, [sp, #4]
 8007016:	613b      	str	r3, [r7, #16]
 8007018:	e7e2      	b.n	8006fe0 <quorem+0xe4>
	...

0800701c <_dtoa_r>:
 800701c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800701e:	0014      	movs	r4, r2
 8007020:	001d      	movs	r5, r3
 8007022:	69c6      	ldr	r6, [r0, #28]
 8007024:	b09d      	sub	sp, #116	; 0x74
 8007026:	9408      	str	r4, [sp, #32]
 8007028:	9509      	str	r5, [sp, #36]	; 0x24
 800702a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 800702c:	9004      	str	r0, [sp, #16]
 800702e:	2e00      	cmp	r6, #0
 8007030:	d10f      	bne.n	8007052 <_dtoa_r+0x36>
 8007032:	2010      	movs	r0, #16
 8007034:	f7fe fa14 	bl	8005460 <malloc>
 8007038:	9b04      	ldr	r3, [sp, #16]
 800703a:	1e02      	subs	r2, r0, #0
 800703c:	61d8      	str	r0, [r3, #28]
 800703e:	d104      	bne.n	800704a <_dtoa_r+0x2e>
 8007040:	21ef      	movs	r1, #239	; 0xef
 8007042:	4bc6      	ldr	r3, [pc, #792]	; (800735c <_dtoa_r+0x340>)
 8007044:	48c6      	ldr	r0, [pc, #792]	; (8007360 <_dtoa_r+0x344>)
 8007046:	f002 f8a1 	bl	800918c <__assert_func>
 800704a:	6046      	str	r6, [r0, #4]
 800704c:	6086      	str	r6, [r0, #8]
 800704e:	6006      	str	r6, [r0, #0]
 8007050:	60c6      	str	r6, [r0, #12]
 8007052:	9b04      	ldr	r3, [sp, #16]
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	6819      	ldr	r1, [r3, #0]
 8007058:	2900      	cmp	r1, #0
 800705a:	d00b      	beq.n	8007074 <_dtoa_r+0x58>
 800705c:	685a      	ldr	r2, [r3, #4]
 800705e:	2301      	movs	r3, #1
 8007060:	4093      	lsls	r3, r2
 8007062:	604a      	str	r2, [r1, #4]
 8007064:	608b      	str	r3, [r1, #8]
 8007066:	9804      	ldr	r0, [sp, #16]
 8007068:	f001 f9e2 	bl	8008430 <_Bfree>
 800706c:	2200      	movs	r2, #0
 800706e:	9b04      	ldr	r3, [sp, #16]
 8007070:	69db      	ldr	r3, [r3, #28]
 8007072:	601a      	str	r2, [r3, #0]
 8007074:	2d00      	cmp	r5, #0
 8007076:	da1e      	bge.n	80070b6 <_dtoa_r+0x9a>
 8007078:	2301      	movs	r3, #1
 800707a:	603b      	str	r3, [r7, #0]
 800707c:	006b      	lsls	r3, r5, #1
 800707e:	085b      	lsrs	r3, r3, #1
 8007080:	9309      	str	r3, [sp, #36]	; 0x24
 8007082:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007084:	4bb7      	ldr	r3, [pc, #732]	; (8007364 <_dtoa_r+0x348>)
 8007086:	4ab7      	ldr	r2, [pc, #732]	; (8007364 <_dtoa_r+0x348>)
 8007088:	403b      	ands	r3, r7
 800708a:	4293      	cmp	r3, r2
 800708c:	d116      	bne.n	80070bc <_dtoa_r+0xa0>
 800708e:	4bb6      	ldr	r3, [pc, #728]	; (8007368 <_dtoa_r+0x34c>)
 8007090:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007092:	6013      	str	r3, [r2, #0]
 8007094:	033b      	lsls	r3, r7, #12
 8007096:	0b1b      	lsrs	r3, r3, #12
 8007098:	4323      	orrs	r3, r4
 800709a:	d101      	bne.n	80070a0 <_dtoa_r+0x84>
 800709c:	f000 fdb5 	bl	8007c0a <_dtoa_r+0xbee>
 80070a0:	4bb2      	ldr	r3, [pc, #712]	; (800736c <_dtoa_r+0x350>)
 80070a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80070a4:	9306      	str	r3, [sp, #24]
 80070a6:	2a00      	cmp	r2, #0
 80070a8:	d002      	beq.n	80070b0 <_dtoa_r+0x94>
 80070aa:	4bb1      	ldr	r3, [pc, #708]	; (8007370 <_dtoa_r+0x354>)
 80070ac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	9806      	ldr	r0, [sp, #24]
 80070b2:	b01d      	add	sp, #116	; 0x74
 80070b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070b6:	2300      	movs	r3, #0
 80070b8:	603b      	str	r3, [r7, #0]
 80070ba:	e7e2      	b.n	8007082 <_dtoa_r+0x66>
 80070bc:	9a08      	ldr	r2, [sp, #32]
 80070be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c0:	9210      	str	r2, [sp, #64]	; 0x40
 80070c2:	9311      	str	r3, [sp, #68]	; 0x44
 80070c4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80070c6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80070c8:	2200      	movs	r2, #0
 80070ca:	2300      	movs	r3, #0
 80070cc:	f7f9 f9be 	bl	800044c <__aeabi_dcmpeq>
 80070d0:	1e06      	subs	r6, r0, #0
 80070d2:	d009      	beq.n	80070e8 <_dtoa_r+0xcc>
 80070d4:	2301      	movs	r3, #1
 80070d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	4ba6      	ldr	r3, [pc, #664]	; (8007374 <_dtoa_r+0x358>)
 80070dc:	9306      	str	r3, [sp, #24]
 80070de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d0e5      	beq.n	80070b0 <_dtoa_r+0x94>
 80070e4:	4ba4      	ldr	r3, [pc, #656]	; (8007378 <_dtoa_r+0x35c>)
 80070e6:	e7e1      	b.n	80070ac <_dtoa_r+0x90>
 80070e8:	ab1a      	add	r3, sp, #104	; 0x68
 80070ea:	9301      	str	r3, [sp, #4]
 80070ec:	ab1b      	add	r3, sp, #108	; 0x6c
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	9804      	ldr	r0, [sp, #16]
 80070f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80070f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070f6:	f001 fd45 	bl	8008b84 <__d2b>
 80070fa:	007a      	lsls	r2, r7, #1
 80070fc:	9005      	str	r0, [sp, #20]
 80070fe:	0d52      	lsrs	r2, r2, #21
 8007100:	d100      	bne.n	8007104 <_dtoa_r+0xe8>
 8007102:	e07b      	b.n	80071fc <_dtoa_r+0x1e0>
 8007104:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007106:	9617      	str	r6, [sp, #92]	; 0x5c
 8007108:	0319      	lsls	r1, r3, #12
 800710a:	4b9c      	ldr	r3, [pc, #624]	; (800737c <_dtoa_r+0x360>)
 800710c:	0b09      	lsrs	r1, r1, #12
 800710e:	430b      	orrs	r3, r1
 8007110:	499b      	ldr	r1, [pc, #620]	; (8007380 <_dtoa_r+0x364>)
 8007112:	1857      	adds	r7, r2, r1
 8007114:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007116:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007118:	0019      	movs	r1, r3
 800711a:	2200      	movs	r2, #0
 800711c:	4b99      	ldr	r3, [pc, #612]	; (8007384 <_dtoa_r+0x368>)
 800711e:	f7fa fc4f 	bl	80019c0 <__aeabi_dsub>
 8007122:	4a99      	ldr	r2, [pc, #612]	; (8007388 <_dtoa_r+0x36c>)
 8007124:	4b99      	ldr	r3, [pc, #612]	; (800738c <_dtoa_r+0x370>)
 8007126:	f7fa f989 	bl	800143c <__aeabi_dmul>
 800712a:	4a99      	ldr	r2, [pc, #612]	; (8007390 <_dtoa_r+0x374>)
 800712c:	4b99      	ldr	r3, [pc, #612]	; (8007394 <_dtoa_r+0x378>)
 800712e:	f7f9 fa2b 	bl	8000588 <__aeabi_dadd>
 8007132:	0004      	movs	r4, r0
 8007134:	0038      	movs	r0, r7
 8007136:	000d      	movs	r5, r1
 8007138:	f7fb f818 	bl	800216c <__aeabi_i2d>
 800713c:	4a96      	ldr	r2, [pc, #600]	; (8007398 <_dtoa_r+0x37c>)
 800713e:	4b97      	ldr	r3, [pc, #604]	; (800739c <_dtoa_r+0x380>)
 8007140:	f7fa f97c 	bl	800143c <__aeabi_dmul>
 8007144:	0002      	movs	r2, r0
 8007146:	000b      	movs	r3, r1
 8007148:	0020      	movs	r0, r4
 800714a:	0029      	movs	r1, r5
 800714c:	f7f9 fa1c 	bl	8000588 <__aeabi_dadd>
 8007150:	0004      	movs	r4, r0
 8007152:	000d      	movs	r5, r1
 8007154:	f7fa ffd4 	bl	8002100 <__aeabi_d2iz>
 8007158:	2200      	movs	r2, #0
 800715a:	9003      	str	r0, [sp, #12]
 800715c:	2300      	movs	r3, #0
 800715e:	0020      	movs	r0, r4
 8007160:	0029      	movs	r1, r5
 8007162:	f7f9 f979 	bl	8000458 <__aeabi_dcmplt>
 8007166:	2800      	cmp	r0, #0
 8007168:	d00b      	beq.n	8007182 <_dtoa_r+0x166>
 800716a:	9803      	ldr	r0, [sp, #12]
 800716c:	f7fa fffe 	bl	800216c <__aeabi_i2d>
 8007170:	002b      	movs	r3, r5
 8007172:	0022      	movs	r2, r4
 8007174:	f7f9 f96a 	bl	800044c <__aeabi_dcmpeq>
 8007178:	4243      	negs	r3, r0
 800717a:	4158      	adcs	r0, r3
 800717c:	9b03      	ldr	r3, [sp, #12]
 800717e:	1a1b      	subs	r3, r3, r0
 8007180:	9303      	str	r3, [sp, #12]
 8007182:	2301      	movs	r3, #1
 8007184:	9316      	str	r3, [sp, #88]	; 0x58
 8007186:	9b03      	ldr	r3, [sp, #12]
 8007188:	2b16      	cmp	r3, #22
 800718a:	d810      	bhi.n	80071ae <_dtoa_r+0x192>
 800718c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800718e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007190:	9a03      	ldr	r2, [sp, #12]
 8007192:	4b83      	ldr	r3, [pc, #524]	; (80073a0 <_dtoa_r+0x384>)
 8007194:	00d2      	lsls	r2, r2, #3
 8007196:	189b      	adds	r3, r3, r2
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	f7f9 f95c 	bl	8000458 <__aeabi_dcmplt>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	d047      	beq.n	8007234 <_dtoa_r+0x218>
 80071a4:	9b03      	ldr	r3, [sp, #12]
 80071a6:	3b01      	subs	r3, #1
 80071a8:	9303      	str	r3, [sp, #12]
 80071aa:	2300      	movs	r3, #0
 80071ac:	9316      	str	r3, [sp, #88]	; 0x58
 80071ae:	2200      	movs	r2, #0
 80071b0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80071b2:	920a      	str	r2, [sp, #40]	; 0x28
 80071b4:	1bdb      	subs	r3, r3, r7
 80071b6:	1e5a      	subs	r2, r3, #1
 80071b8:	d53e      	bpl.n	8007238 <_dtoa_r+0x21c>
 80071ba:	2201      	movs	r2, #1
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	930a      	str	r3, [sp, #40]	; 0x28
 80071c0:	2300      	movs	r3, #0
 80071c2:	930c      	str	r3, [sp, #48]	; 0x30
 80071c4:	9b03      	ldr	r3, [sp, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	db38      	blt.n	800723c <_dtoa_r+0x220>
 80071ca:	9a03      	ldr	r2, [sp, #12]
 80071cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071ce:	4694      	mov	ip, r2
 80071d0:	4463      	add	r3, ip
 80071d2:	930c      	str	r3, [sp, #48]	; 0x30
 80071d4:	2300      	movs	r3, #0
 80071d6:	9213      	str	r2, [sp, #76]	; 0x4c
 80071d8:	930d      	str	r3, [sp, #52]	; 0x34
 80071da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071dc:	2401      	movs	r4, #1
 80071de:	2b09      	cmp	r3, #9
 80071e0:	d867      	bhi.n	80072b2 <_dtoa_r+0x296>
 80071e2:	2b05      	cmp	r3, #5
 80071e4:	dd02      	ble.n	80071ec <_dtoa_r+0x1d0>
 80071e6:	2400      	movs	r4, #0
 80071e8:	3b04      	subs	r3, #4
 80071ea:	9322      	str	r3, [sp, #136]	; 0x88
 80071ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071ee:	1e98      	subs	r0, r3, #2
 80071f0:	2803      	cmp	r0, #3
 80071f2:	d867      	bhi.n	80072c4 <_dtoa_r+0x2a8>
 80071f4:	f7f8 ff90 	bl	8000118 <__gnu_thumb1_case_uqi>
 80071f8:	5b383a2b 	.word	0x5b383a2b
 80071fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071fe:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8007200:	18f6      	adds	r6, r6, r3
 8007202:	4b68      	ldr	r3, [pc, #416]	; (80073a4 <_dtoa_r+0x388>)
 8007204:	18f2      	adds	r2, r6, r3
 8007206:	2a20      	cmp	r2, #32
 8007208:	dd0f      	ble.n	800722a <_dtoa_r+0x20e>
 800720a:	2340      	movs	r3, #64	; 0x40
 800720c:	1a9b      	subs	r3, r3, r2
 800720e:	409f      	lsls	r7, r3
 8007210:	4b65      	ldr	r3, [pc, #404]	; (80073a8 <_dtoa_r+0x38c>)
 8007212:	0038      	movs	r0, r7
 8007214:	18f3      	adds	r3, r6, r3
 8007216:	40dc      	lsrs	r4, r3
 8007218:	4320      	orrs	r0, r4
 800721a:	f7fa ffd7 	bl	80021cc <__aeabi_ui2d>
 800721e:	2201      	movs	r2, #1
 8007220:	4b62      	ldr	r3, [pc, #392]	; (80073ac <_dtoa_r+0x390>)
 8007222:	1e77      	subs	r7, r6, #1
 8007224:	18cb      	adds	r3, r1, r3
 8007226:	9217      	str	r2, [sp, #92]	; 0x5c
 8007228:	e776      	b.n	8007118 <_dtoa_r+0xfc>
 800722a:	2320      	movs	r3, #32
 800722c:	0020      	movs	r0, r4
 800722e:	1a9b      	subs	r3, r3, r2
 8007230:	4098      	lsls	r0, r3
 8007232:	e7f2      	b.n	800721a <_dtoa_r+0x1fe>
 8007234:	9016      	str	r0, [sp, #88]	; 0x58
 8007236:	e7ba      	b.n	80071ae <_dtoa_r+0x192>
 8007238:	920c      	str	r2, [sp, #48]	; 0x30
 800723a:	e7c3      	b.n	80071c4 <_dtoa_r+0x1a8>
 800723c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800723e:	9a03      	ldr	r2, [sp, #12]
 8007240:	1a9b      	subs	r3, r3, r2
 8007242:	930a      	str	r3, [sp, #40]	; 0x28
 8007244:	4253      	negs	r3, r2
 8007246:	930d      	str	r3, [sp, #52]	; 0x34
 8007248:	2300      	movs	r3, #0
 800724a:	9313      	str	r3, [sp, #76]	; 0x4c
 800724c:	e7c5      	b.n	80071da <_dtoa_r+0x1be>
 800724e:	2300      	movs	r3, #0
 8007250:	930f      	str	r3, [sp, #60]	; 0x3c
 8007252:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007254:	930b      	str	r3, [sp, #44]	; 0x2c
 8007256:	9307      	str	r3, [sp, #28]
 8007258:	2b00      	cmp	r3, #0
 800725a:	dc13      	bgt.n	8007284 <_dtoa_r+0x268>
 800725c:	2301      	movs	r3, #1
 800725e:	001a      	movs	r2, r3
 8007260:	930b      	str	r3, [sp, #44]	; 0x2c
 8007262:	9307      	str	r3, [sp, #28]
 8007264:	9223      	str	r2, [sp, #140]	; 0x8c
 8007266:	e00d      	b.n	8007284 <_dtoa_r+0x268>
 8007268:	2301      	movs	r3, #1
 800726a:	e7f1      	b.n	8007250 <_dtoa_r+0x234>
 800726c:	2300      	movs	r3, #0
 800726e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007270:	930f      	str	r3, [sp, #60]	; 0x3c
 8007272:	4694      	mov	ip, r2
 8007274:	9b03      	ldr	r3, [sp, #12]
 8007276:	4463      	add	r3, ip
 8007278:	930b      	str	r3, [sp, #44]	; 0x2c
 800727a:	3301      	adds	r3, #1
 800727c:	9307      	str	r3, [sp, #28]
 800727e:	2b00      	cmp	r3, #0
 8007280:	dc00      	bgt.n	8007284 <_dtoa_r+0x268>
 8007282:	2301      	movs	r3, #1
 8007284:	9a04      	ldr	r2, [sp, #16]
 8007286:	2100      	movs	r1, #0
 8007288:	69d0      	ldr	r0, [r2, #28]
 800728a:	2204      	movs	r2, #4
 800728c:	0015      	movs	r5, r2
 800728e:	3514      	adds	r5, #20
 8007290:	429d      	cmp	r5, r3
 8007292:	d91b      	bls.n	80072cc <_dtoa_r+0x2b0>
 8007294:	6041      	str	r1, [r0, #4]
 8007296:	9804      	ldr	r0, [sp, #16]
 8007298:	f001 f886 	bl	80083a8 <_Balloc>
 800729c:	9006      	str	r0, [sp, #24]
 800729e:	2800      	cmp	r0, #0
 80072a0:	d117      	bne.n	80072d2 <_dtoa_r+0x2b6>
 80072a2:	21b0      	movs	r1, #176	; 0xb0
 80072a4:	4b42      	ldr	r3, [pc, #264]	; (80073b0 <_dtoa_r+0x394>)
 80072a6:	482e      	ldr	r0, [pc, #184]	; (8007360 <_dtoa_r+0x344>)
 80072a8:	9a06      	ldr	r2, [sp, #24]
 80072aa:	31ff      	adds	r1, #255	; 0xff
 80072ac:	e6cb      	b.n	8007046 <_dtoa_r+0x2a>
 80072ae:	2301      	movs	r3, #1
 80072b0:	e7dd      	b.n	800726e <_dtoa_r+0x252>
 80072b2:	2300      	movs	r3, #0
 80072b4:	940f      	str	r4, [sp, #60]	; 0x3c
 80072b6:	9322      	str	r3, [sp, #136]	; 0x88
 80072b8:	3b01      	subs	r3, #1
 80072ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80072bc:	9307      	str	r3, [sp, #28]
 80072be:	2200      	movs	r2, #0
 80072c0:	3313      	adds	r3, #19
 80072c2:	e7cf      	b.n	8007264 <_dtoa_r+0x248>
 80072c4:	2301      	movs	r3, #1
 80072c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80072c8:	3b02      	subs	r3, #2
 80072ca:	e7f6      	b.n	80072ba <_dtoa_r+0x29e>
 80072cc:	3101      	adds	r1, #1
 80072ce:	0052      	lsls	r2, r2, #1
 80072d0:	e7dc      	b.n	800728c <_dtoa_r+0x270>
 80072d2:	9b04      	ldr	r3, [sp, #16]
 80072d4:	9a06      	ldr	r2, [sp, #24]
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	601a      	str	r2, [r3, #0]
 80072da:	9b07      	ldr	r3, [sp, #28]
 80072dc:	2b0e      	cmp	r3, #14
 80072de:	d900      	bls.n	80072e2 <_dtoa_r+0x2c6>
 80072e0:	e0e5      	b.n	80074ae <_dtoa_r+0x492>
 80072e2:	2c00      	cmp	r4, #0
 80072e4:	d100      	bne.n	80072e8 <_dtoa_r+0x2cc>
 80072e6:	e0e2      	b.n	80074ae <_dtoa_r+0x492>
 80072e8:	9b03      	ldr	r3, [sp, #12]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	dd64      	ble.n	80073b8 <_dtoa_r+0x39c>
 80072ee:	210f      	movs	r1, #15
 80072f0:	9a03      	ldr	r2, [sp, #12]
 80072f2:	4b2b      	ldr	r3, [pc, #172]	; (80073a0 <_dtoa_r+0x384>)
 80072f4:	400a      	ands	r2, r1
 80072f6:	00d2      	lsls	r2, r2, #3
 80072f8:	189b      	adds	r3, r3, r2
 80072fa:	681e      	ldr	r6, [r3, #0]
 80072fc:	685f      	ldr	r7, [r3, #4]
 80072fe:	9b03      	ldr	r3, [sp, #12]
 8007300:	2402      	movs	r4, #2
 8007302:	111d      	asrs	r5, r3, #4
 8007304:	05db      	lsls	r3, r3, #23
 8007306:	d50a      	bpl.n	800731e <_dtoa_r+0x302>
 8007308:	4b2a      	ldr	r3, [pc, #168]	; (80073b4 <_dtoa_r+0x398>)
 800730a:	400d      	ands	r5, r1
 800730c:	6a1a      	ldr	r2, [r3, #32]
 800730e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007310:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007312:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007314:	f7f9 fc98 	bl	8000c48 <__aeabi_ddiv>
 8007318:	9008      	str	r0, [sp, #32]
 800731a:	9109      	str	r1, [sp, #36]	; 0x24
 800731c:	3401      	adds	r4, #1
 800731e:	4b25      	ldr	r3, [pc, #148]	; (80073b4 <_dtoa_r+0x398>)
 8007320:	930e      	str	r3, [sp, #56]	; 0x38
 8007322:	2d00      	cmp	r5, #0
 8007324:	d108      	bne.n	8007338 <_dtoa_r+0x31c>
 8007326:	9808      	ldr	r0, [sp, #32]
 8007328:	9909      	ldr	r1, [sp, #36]	; 0x24
 800732a:	0032      	movs	r2, r6
 800732c:	003b      	movs	r3, r7
 800732e:	f7f9 fc8b 	bl	8000c48 <__aeabi_ddiv>
 8007332:	9008      	str	r0, [sp, #32]
 8007334:	9109      	str	r1, [sp, #36]	; 0x24
 8007336:	e05a      	b.n	80073ee <_dtoa_r+0x3d2>
 8007338:	2301      	movs	r3, #1
 800733a:	421d      	tst	r5, r3
 800733c:	d009      	beq.n	8007352 <_dtoa_r+0x336>
 800733e:	18e4      	adds	r4, r4, r3
 8007340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007342:	0030      	movs	r0, r6
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	0039      	movs	r1, r7
 800734a:	f7fa f877 	bl	800143c <__aeabi_dmul>
 800734e:	0006      	movs	r6, r0
 8007350:	000f      	movs	r7, r1
 8007352:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007354:	106d      	asrs	r5, r5, #1
 8007356:	3308      	adds	r3, #8
 8007358:	e7e2      	b.n	8007320 <_dtoa_r+0x304>
 800735a:	46c0      	nop			; (mov r8, r8)
 800735c:	0800c239 	.word	0x0800c239
 8007360:	0800c250 	.word	0x0800c250
 8007364:	7ff00000 	.word	0x7ff00000
 8007368:	0000270f 	.word	0x0000270f
 800736c:	0800c235 	.word	0x0800c235
 8007370:	0800c238 	.word	0x0800c238
 8007374:	0800c200 	.word	0x0800c200
 8007378:	0800c201 	.word	0x0800c201
 800737c:	3ff00000 	.word	0x3ff00000
 8007380:	fffffc01 	.word	0xfffffc01
 8007384:	3ff80000 	.word	0x3ff80000
 8007388:	636f4361 	.word	0x636f4361
 800738c:	3fd287a7 	.word	0x3fd287a7
 8007390:	8b60c8b3 	.word	0x8b60c8b3
 8007394:	3fc68a28 	.word	0x3fc68a28
 8007398:	509f79fb 	.word	0x509f79fb
 800739c:	3fd34413 	.word	0x3fd34413
 80073a0:	0800c3a0 	.word	0x0800c3a0
 80073a4:	00000432 	.word	0x00000432
 80073a8:	00000412 	.word	0x00000412
 80073ac:	fe100000 	.word	0xfe100000
 80073b0:	0800c2a8 	.word	0x0800c2a8
 80073b4:	0800c378 	.word	0x0800c378
 80073b8:	9b03      	ldr	r3, [sp, #12]
 80073ba:	2402      	movs	r4, #2
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d016      	beq.n	80073ee <_dtoa_r+0x3d2>
 80073c0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80073c2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80073c4:	220f      	movs	r2, #15
 80073c6:	425d      	negs	r5, r3
 80073c8:	402a      	ands	r2, r5
 80073ca:	4bdd      	ldr	r3, [pc, #884]	; (8007740 <_dtoa_r+0x724>)
 80073cc:	00d2      	lsls	r2, r2, #3
 80073ce:	189b      	adds	r3, r3, r2
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f7fa f832 	bl	800143c <__aeabi_dmul>
 80073d8:	2701      	movs	r7, #1
 80073da:	2300      	movs	r3, #0
 80073dc:	9008      	str	r0, [sp, #32]
 80073de:	9109      	str	r1, [sp, #36]	; 0x24
 80073e0:	4ed8      	ldr	r6, [pc, #864]	; (8007744 <_dtoa_r+0x728>)
 80073e2:	112d      	asrs	r5, r5, #4
 80073e4:	2d00      	cmp	r5, #0
 80073e6:	d000      	beq.n	80073ea <_dtoa_r+0x3ce>
 80073e8:	e091      	b.n	800750e <_dtoa_r+0x4f2>
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1a1      	bne.n	8007332 <_dtoa_r+0x316>
 80073ee:	9e08      	ldr	r6, [sp, #32]
 80073f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80073f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d100      	bne.n	80073fa <_dtoa_r+0x3de>
 80073f8:	e094      	b.n	8007524 <_dtoa_r+0x508>
 80073fa:	2200      	movs	r2, #0
 80073fc:	0030      	movs	r0, r6
 80073fe:	0039      	movs	r1, r7
 8007400:	4bd1      	ldr	r3, [pc, #836]	; (8007748 <_dtoa_r+0x72c>)
 8007402:	f7f9 f829 	bl	8000458 <__aeabi_dcmplt>
 8007406:	2800      	cmp	r0, #0
 8007408:	d100      	bne.n	800740c <_dtoa_r+0x3f0>
 800740a:	e08b      	b.n	8007524 <_dtoa_r+0x508>
 800740c:	9b07      	ldr	r3, [sp, #28]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d100      	bne.n	8007414 <_dtoa_r+0x3f8>
 8007412:	e087      	b.n	8007524 <_dtoa_r+0x508>
 8007414:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007416:	2b00      	cmp	r3, #0
 8007418:	dd45      	ble.n	80074a6 <_dtoa_r+0x48a>
 800741a:	9b03      	ldr	r3, [sp, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	3b01      	subs	r3, #1
 8007420:	930e      	str	r3, [sp, #56]	; 0x38
 8007422:	0030      	movs	r0, r6
 8007424:	4bc9      	ldr	r3, [pc, #804]	; (800774c <_dtoa_r+0x730>)
 8007426:	0039      	movs	r1, r7
 8007428:	f7fa f808 	bl	800143c <__aeabi_dmul>
 800742c:	9008      	str	r0, [sp, #32]
 800742e:	9109      	str	r1, [sp, #36]	; 0x24
 8007430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007432:	3401      	adds	r4, #1
 8007434:	0020      	movs	r0, r4
 8007436:	9e08      	ldr	r6, [sp, #32]
 8007438:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800743a:	9312      	str	r3, [sp, #72]	; 0x48
 800743c:	f7fa fe96 	bl	800216c <__aeabi_i2d>
 8007440:	0032      	movs	r2, r6
 8007442:	003b      	movs	r3, r7
 8007444:	f7f9 fffa 	bl	800143c <__aeabi_dmul>
 8007448:	2200      	movs	r2, #0
 800744a:	4bc1      	ldr	r3, [pc, #772]	; (8007750 <_dtoa_r+0x734>)
 800744c:	f7f9 f89c 	bl	8000588 <__aeabi_dadd>
 8007450:	4ac0      	ldr	r2, [pc, #768]	; (8007754 <_dtoa_r+0x738>)
 8007452:	9014      	str	r0, [sp, #80]	; 0x50
 8007454:	9115      	str	r1, [sp, #84]	; 0x54
 8007456:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007458:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800745a:	4694      	mov	ip, r2
 800745c:	9308      	str	r3, [sp, #32]
 800745e:	9409      	str	r4, [sp, #36]	; 0x24
 8007460:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007462:	4463      	add	r3, ip
 8007464:	9318      	str	r3, [sp, #96]	; 0x60
 8007466:	9309      	str	r3, [sp, #36]	; 0x24
 8007468:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800746a:	2b00      	cmp	r3, #0
 800746c:	d15e      	bne.n	800752c <_dtoa_r+0x510>
 800746e:	2200      	movs	r2, #0
 8007470:	4bb9      	ldr	r3, [pc, #740]	; (8007758 <_dtoa_r+0x73c>)
 8007472:	0030      	movs	r0, r6
 8007474:	0039      	movs	r1, r7
 8007476:	f7fa faa3 	bl	80019c0 <__aeabi_dsub>
 800747a:	9a08      	ldr	r2, [sp, #32]
 800747c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800747e:	0004      	movs	r4, r0
 8007480:	000d      	movs	r5, r1
 8007482:	f7f8 fffd 	bl	8000480 <__aeabi_dcmpgt>
 8007486:	2800      	cmp	r0, #0
 8007488:	d000      	beq.n	800748c <_dtoa_r+0x470>
 800748a:	e2b3      	b.n	80079f4 <_dtoa_r+0x9d8>
 800748c:	48b3      	ldr	r0, [pc, #716]	; (800775c <_dtoa_r+0x740>)
 800748e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007490:	4684      	mov	ip, r0
 8007492:	4461      	add	r1, ip
 8007494:	000b      	movs	r3, r1
 8007496:	0020      	movs	r0, r4
 8007498:	0029      	movs	r1, r5
 800749a:	9a08      	ldr	r2, [sp, #32]
 800749c:	f7f8 ffdc 	bl	8000458 <__aeabi_dcmplt>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d000      	beq.n	80074a6 <_dtoa_r+0x48a>
 80074a4:	e2a3      	b.n	80079ee <_dtoa_r+0x9d2>
 80074a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074a8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80074aa:	9308      	str	r3, [sp, #32]
 80074ac:	9409      	str	r4, [sp, #36]	; 0x24
 80074ae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	da00      	bge.n	80074b6 <_dtoa_r+0x49a>
 80074b4:	e179      	b.n	80077aa <_dtoa_r+0x78e>
 80074b6:	9a03      	ldr	r2, [sp, #12]
 80074b8:	2a0e      	cmp	r2, #14
 80074ba:	dd00      	ble.n	80074be <_dtoa_r+0x4a2>
 80074bc:	e175      	b.n	80077aa <_dtoa_r+0x78e>
 80074be:	4ba0      	ldr	r3, [pc, #640]	; (8007740 <_dtoa_r+0x724>)
 80074c0:	00d2      	lsls	r2, r2, #3
 80074c2:	189b      	adds	r3, r3, r2
 80074c4:	681e      	ldr	r6, [r3, #0]
 80074c6:	685f      	ldr	r7, [r3, #4]
 80074c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	db00      	blt.n	80074d0 <_dtoa_r+0x4b4>
 80074ce:	e0e5      	b.n	800769c <_dtoa_r+0x680>
 80074d0:	9b07      	ldr	r3, [sp, #28]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	dd00      	ble.n	80074d8 <_dtoa_r+0x4bc>
 80074d6:	e0e1      	b.n	800769c <_dtoa_r+0x680>
 80074d8:	d000      	beq.n	80074dc <_dtoa_r+0x4c0>
 80074da:	e288      	b.n	80079ee <_dtoa_r+0x9d2>
 80074dc:	2200      	movs	r2, #0
 80074de:	0030      	movs	r0, r6
 80074e0:	0039      	movs	r1, r7
 80074e2:	4b9d      	ldr	r3, [pc, #628]	; (8007758 <_dtoa_r+0x73c>)
 80074e4:	f7f9 ffaa 	bl	800143c <__aeabi_dmul>
 80074e8:	9a08      	ldr	r2, [sp, #32]
 80074ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074ec:	f7f8 ffd2 	bl	8000494 <__aeabi_dcmpge>
 80074f0:	9e07      	ldr	r6, [sp, #28]
 80074f2:	0037      	movs	r7, r6
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d000      	beq.n	80074fa <_dtoa_r+0x4de>
 80074f8:	e25f      	b.n	80079ba <_dtoa_r+0x99e>
 80074fa:	9b06      	ldr	r3, [sp, #24]
 80074fc:	9a06      	ldr	r2, [sp, #24]
 80074fe:	3301      	adds	r3, #1
 8007500:	9308      	str	r3, [sp, #32]
 8007502:	2331      	movs	r3, #49	; 0x31
 8007504:	7013      	strb	r3, [r2, #0]
 8007506:	9b03      	ldr	r3, [sp, #12]
 8007508:	3301      	adds	r3, #1
 800750a:	9303      	str	r3, [sp, #12]
 800750c:	e25a      	b.n	80079c4 <_dtoa_r+0x9a8>
 800750e:	423d      	tst	r5, r7
 8007510:	d005      	beq.n	800751e <_dtoa_r+0x502>
 8007512:	6832      	ldr	r2, [r6, #0]
 8007514:	6873      	ldr	r3, [r6, #4]
 8007516:	f7f9 ff91 	bl	800143c <__aeabi_dmul>
 800751a:	003b      	movs	r3, r7
 800751c:	3401      	adds	r4, #1
 800751e:	106d      	asrs	r5, r5, #1
 8007520:	3608      	adds	r6, #8
 8007522:	e75f      	b.n	80073e4 <_dtoa_r+0x3c8>
 8007524:	9b03      	ldr	r3, [sp, #12]
 8007526:	930e      	str	r3, [sp, #56]	; 0x38
 8007528:	9b07      	ldr	r3, [sp, #28]
 800752a:	e783      	b.n	8007434 <_dtoa_r+0x418>
 800752c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800752e:	4b84      	ldr	r3, [pc, #528]	; (8007740 <_dtoa_r+0x724>)
 8007530:	3a01      	subs	r2, #1
 8007532:	00d2      	lsls	r2, r2, #3
 8007534:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007536:	189b      	adds	r3, r3, r2
 8007538:	9c08      	ldr	r4, [sp, #32]
 800753a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	2900      	cmp	r1, #0
 8007542:	d051      	beq.n	80075e8 <_dtoa_r+0x5cc>
 8007544:	2000      	movs	r0, #0
 8007546:	4986      	ldr	r1, [pc, #536]	; (8007760 <_dtoa_r+0x744>)
 8007548:	f7f9 fb7e 	bl	8000c48 <__aeabi_ddiv>
 800754c:	0022      	movs	r2, r4
 800754e:	002b      	movs	r3, r5
 8007550:	f7fa fa36 	bl	80019c0 <__aeabi_dsub>
 8007554:	9a06      	ldr	r2, [sp, #24]
 8007556:	0004      	movs	r4, r0
 8007558:	4694      	mov	ip, r2
 800755a:	000d      	movs	r5, r1
 800755c:	9b06      	ldr	r3, [sp, #24]
 800755e:	9314      	str	r3, [sp, #80]	; 0x50
 8007560:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007562:	4463      	add	r3, ip
 8007564:	9318      	str	r3, [sp, #96]	; 0x60
 8007566:	0039      	movs	r1, r7
 8007568:	0030      	movs	r0, r6
 800756a:	f7fa fdc9 	bl	8002100 <__aeabi_d2iz>
 800756e:	9012      	str	r0, [sp, #72]	; 0x48
 8007570:	f7fa fdfc 	bl	800216c <__aeabi_i2d>
 8007574:	0002      	movs	r2, r0
 8007576:	000b      	movs	r3, r1
 8007578:	0030      	movs	r0, r6
 800757a:	0039      	movs	r1, r7
 800757c:	f7fa fa20 	bl	80019c0 <__aeabi_dsub>
 8007580:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007582:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007584:	3301      	adds	r3, #1
 8007586:	9308      	str	r3, [sp, #32]
 8007588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800758a:	0006      	movs	r6, r0
 800758c:	3330      	adds	r3, #48	; 0x30
 800758e:	7013      	strb	r3, [r2, #0]
 8007590:	0022      	movs	r2, r4
 8007592:	002b      	movs	r3, r5
 8007594:	000f      	movs	r7, r1
 8007596:	f7f8 ff5f 	bl	8000458 <__aeabi_dcmplt>
 800759a:	2800      	cmp	r0, #0
 800759c:	d174      	bne.n	8007688 <_dtoa_r+0x66c>
 800759e:	0032      	movs	r2, r6
 80075a0:	003b      	movs	r3, r7
 80075a2:	2000      	movs	r0, #0
 80075a4:	4968      	ldr	r1, [pc, #416]	; (8007748 <_dtoa_r+0x72c>)
 80075a6:	f7fa fa0b 	bl	80019c0 <__aeabi_dsub>
 80075aa:	0022      	movs	r2, r4
 80075ac:	002b      	movs	r3, r5
 80075ae:	f7f8 ff53 	bl	8000458 <__aeabi_dcmplt>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	d000      	beq.n	80075b8 <_dtoa_r+0x59c>
 80075b6:	e0d7      	b.n	8007768 <_dtoa_r+0x74c>
 80075b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80075ba:	9a08      	ldr	r2, [sp, #32]
 80075bc:	4293      	cmp	r3, r2
 80075be:	d100      	bne.n	80075c2 <_dtoa_r+0x5a6>
 80075c0:	e771      	b.n	80074a6 <_dtoa_r+0x48a>
 80075c2:	2200      	movs	r2, #0
 80075c4:	0020      	movs	r0, r4
 80075c6:	0029      	movs	r1, r5
 80075c8:	4b60      	ldr	r3, [pc, #384]	; (800774c <_dtoa_r+0x730>)
 80075ca:	f7f9 ff37 	bl	800143c <__aeabi_dmul>
 80075ce:	4b5f      	ldr	r3, [pc, #380]	; (800774c <_dtoa_r+0x730>)
 80075d0:	0004      	movs	r4, r0
 80075d2:	000d      	movs	r5, r1
 80075d4:	0030      	movs	r0, r6
 80075d6:	0039      	movs	r1, r7
 80075d8:	2200      	movs	r2, #0
 80075da:	f7f9 ff2f 	bl	800143c <__aeabi_dmul>
 80075de:	9b08      	ldr	r3, [sp, #32]
 80075e0:	0006      	movs	r6, r0
 80075e2:	000f      	movs	r7, r1
 80075e4:	9314      	str	r3, [sp, #80]	; 0x50
 80075e6:	e7be      	b.n	8007566 <_dtoa_r+0x54a>
 80075e8:	0020      	movs	r0, r4
 80075ea:	0029      	movs	r1, r5
 80075ec:	f7f9 ff26 	bl	800143c <__aeabi_dmul>
 80075f0:	9a06      	ldr	r2, [sp, #24]
 80075f2:	9b06      	ldr	r3, [sp, #24]
 80075f4:	4694      	mov	ip, r2
 80075f6:	9308      	str	r3, [sp, #32]
 80075f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80075fa:	9014      	str	r0, [sp, #80]	; 0x50
 80075fc:	9115      	str	r1, [sp, #84]	; 0x54
 80075fe:	4463      	add	r3, ip
 8007600:	9319      	str	r3, [sp, #100]	; 0x64
 8007602:	0030      	movs	r0, r6
 8007604:	0039      	movs	r1, r7
 8007606:	f7fa fd7b 	bl	8002100 <__aeabi_d2iz>
 800760a:	9018      	str	r0, [sp, #96]	; 0x60
 800760c:	f7fa fdae 	bl	800216c <__aeabi_i2d>
 8007610:	0002      	movs	r2, r0
 8007612:	000b      	movs	r3, r1
 8007614:	0030      	movs	r0, r6
 8007616:	0039      	movs	r1, r7
 8007618:	f7fa f9d2 	bl	80019c0 <__aeabi_dsub>
 800761c:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800761e:	9b08      	ldr	r3, [sp, #32]
 8007620:	3630      	adds	r6, #48	; 0x30
 8007622:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007624:	701e      	strb	r6, [r3, #0]
 8007626:	3301      	adds	r3, #1
 8007628:	0004      	movs	r4, r0
 800762a:	000d      	movs	r5, r1
 800762c:	9308      	str	r3, [sp, #32]
 800762e:	4293      	cmp	r3, r2
 8007630:	d12d      	bne.n	800768e <_dtoa_r+0x672>
 8007632:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007634:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007636:	9a06      	ldr	r2, [sp, #24]
 8007638:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800763a:	4694      	mov	ip, r2
 800763c:	4463      	add	r3, ip
 800763e:	2200      	movs	r2, #0
 8007640:	9308      	str	r3, [sp, #32]
 8007642:	4b47      	ldr	r3, [pc, #284]	; (8007760 <_dtoa_r+0x744>)
 8007644:	f7f8 ffa0 	bl	8000588 <__aeabi_dadd>
 8007648:	0002      	movs	r2, r0
 800764a:	000b      	movs	r3, r1
 800764c:	0020      	movs	r0, r4
 800764e:	0029      	movs	r1, r5
 8007650:	f7f8 ff16 	bl	8000480 <__aeabi_dcmpgt>
 8007654:	2800      	cmp	r0, #0
 8007656:	d000      	beq.n	800765a <_dtoa_r+0x63e>
 8007658:	e086      	b.n	8007768 <_dtoa_r+0x74c>
 800765a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800765c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800765e:	2000      	movs	r0, #0
 8007660:	493f      	ldr	r1, [pc, #252]	; (8007760 <_dtoa_r+0x744>)
 8007662:	f7fa f9ad 	bl	80019c0 <__aeabi_dsub>
 8007666:	0002      	movs	r2, r0
 8007668:	000b      	movs	r3, r1
 800766a:	0020      	movs	r0, r4
 800766c:	0029      	movs	r1, r5
 800766e:	f7f8 fef3 	bl	8000458 <__aeabi_dcmplt>
 8007672:	2800      	cmp	r0, #0
 8007674:	d100      	bne.n	8007678 <_dtoa_r+0x65c>
 8007676:	e716      	b.n	80074a6 <_dtoa_r+0x48a>
 8007678:	9b08      	ldr	r3, [sp, #32]
 800767a:	001a      	movs	r2, r3
 800767c:	3a01      	subs	r2, #1
 800767e:	9208      	str	r2, [sp, #32]
 8007680:	7812      	ldrb	r2, [r2, #0]
 8007682:	2a30      	cmp	r2, #48	; 0x30
 8007684:	d0f8      	beq.n	8007678 <_dtoa_r+0x65c>
 8007686:	9308      	str	r3, [sp, #32]
 8007688:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800768a:	9303      	str	r3, [sp, #12]
 800768c:	e046      	b.n	800771c <_dtoa_r+0x700>
 800768e:	2200      	movs	r2, #0
 8007690:	4b2e      	ldr	r3, [pc, #184]	; (800774c <_dtoa_r+0x730>)
 8007692:	f7f9 fed3 	bl	800143c <__aeabi_dmul>
 8007696:	0006      	movs	r6, r0
 8007698:	000f      	movs	r7, r1
 800769a:	e7b2      	b.n	8007602 <_dtoa_r+0x5e6>
 800769c:	9b06      	ldr	r3, [sp, #24]
 800769e:	9a06      	ldr	r2, [sp, #24]
 80076a0:	930a      	str	r3, [sp, #40]	; 0x28
 80076a2:	9b07      	ldr	r3, [sp, #28]
 80076a4:	9c08      	ldr	r4, [sp, #32]
 80076a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80076a8:	3b01      	subs	r3, #1
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80076ae:	0032      	movs	r2, r6
 80076b0:	003b      	movs	r3, r7
 80076b2:	0020      	movs	r0, r4
 80076b4:	0029      	movs	r1, r5
 80076b6:	f7f9 fac7 	bl	8000c48 <__aeabi_ddiv>
 80076ba:	f7fa fd21 	bl	8002100 <__aeabi_d2iz>
 80076be:	9007      	str	r0, [sp, #28]
 80076c0:	f7fa fd54 	bl	800216c <__aeabi_i2d>
 80076c4:	0032      	movs	r2, r6
 80076c6:	003b      	movs	r3, r7
 80076c8:	f7f9 feb8 	bl	800143c <__aeabi_dmul>
 80076cc:	0002      	movs	r2, r0
 80076ce:	000b      	movs	r3, r1
 80076d0:	0020      	movs	r0, r4
 80076d2:	0029      	movs	r1, r5
 80076d4:	f7fa f974 	bl	80019c0 <__aeabi_dsub>
 80076d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076da:	001a      	movs	r2, r3
 80076dc:	3201      	adds	r2, #1
 80076de:	920a      	str	r2, [sp, #40]	; 0x28
 80076e0:	9208      	str	r2, [sp, #32]
 80076e2:	9a07      	ldr	r2, [sp, #28]
 80076e4:	3230      	adds	r2, #48	; 0x30
 80076e6:	701a      	strb	r2, [r3, #0]
 80076e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d14f      	bne.n	800778e <_dtoa_r+0x772>
 80076ee:	0002      	movs	r2, r0
 80076f0:	000b      	movs	r3, r1
 80076f2:	f7f8 ff49 	bl	8000588 <__aeabi_dadd>
 80076f6:	0032      	movs	r2, r6
 80076f8:	003b      	movs	r3, r7
 80076fa:	0004      	movs	r4, r0
 80076fc:	000d      	movs	r5, r1
 80076fe:	f7f8 febf 	bl	8000480 <__aeabi_dcmpgt>
 8007702:	2800      	cmp	r0, #0
 8007704:	d12e      	bne.n	8007764 <_dtoa_r+0x748>
 8007706:	0032      	movs	r2, r6
 8007708:	003b      	movs	r3, r7
 800770a:	0020      	movs	r0, r4
 800770c:	0029      	movs	r1, r5
 800770e:	f7f8 fe9d 	bl	800044c <__aeabi_dcmpeq>
 8007712:	2800      	cmp	r0, #0
 8007714:	d002      	beq.n	800771c <_dtoa_r+0x700>
 8007716:	9b07      	ldr	r3, [sp, #28]
 8007718:	07de      	lsls	r6, r3, #31
 800771a:	d423      	bmi.n	8007764 <_dtoa_r+0x748>
 800771c:	9905      	ldr	r1, [sp, #20]
 800771e:	9804      	ldr	r0, [sp, #16]
 8007720:	f000 fe86 	bl	8008430 <_Bfree>
 8007724:	2300      	movs	r3, #0
 8007726:	9a08      	ldr	r2, [sp, #32]
 8007728:	7013      	strb	r3, [r2, #0]
 800772a:	9b03      	ldr	r3, [sp, #12]
 800772c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800772e:	3301      	adds	r3, #1
 8007730:	6013      	str	r3, [r2, #0]
 8007732:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007734:	2b00      	cmp	r3, #0
 8007736:	d100      	bne.n	800773a <_dtoa_r+0x71e>
 8007738:	e4ba      	b.n	80070b0 <_dtoa_r+0x94>
 800773a:	9a08      	ldr	r2, [sp, #32]
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e4b7      	b.n	80070b0 <_dtoa_r+0x94>
 8007740:	0800c3a0 	.word	0x0800c3a0
 8007744:	0800c378 	.word	0x0800c378
 8007748:	3ff00000 	.word	0x3ff00000
 800774c:	40240000 	.word	0x40240000
 8007750:	401c0000 	.word	0x401c0000
 8007754:	fcc00000 	.word	0xfcc00000
 8007758:	40140000 	.word	0x40140000
 800775c:	7cc00000 	.word	0x7cc00000
 8007760:	3fe00000 	.word	0x3fe00000
 8007764:	9b03      	ldr	r3, [sp, #12]
 8007766:	930e      	str	r3, [sp, #56]	; 0x38
 8007768:	9b08      	ldr	r3, [sp, #32]
 800776a:	9308      	str	r3, [sp, #32]
 800776c:	3b01      	subs	r3, #1
 800776e:	781a      	ldrb	r2, [r3, #0]
 8007770:	2a39      	cmp	r2, #57	; 0x39
 8007772:	d108      	bne.n	8007786 <_dtoa_r+0x76a>
 8007774:	9a06      	ldr	r2, [sp, #24]
 8007776:	429a      	cmp	r2, r3
 8007778:	d1f7      	bne.n	800776a <_dtoa_r+0x74e>
 800777a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800777c:	9906      	ldr	r1, [sp, #24]
 800777e:	3201      	adds	r2, #1
 8007780:	920e      	str	r2, [sp, #56]	; 0x38
 8007782:	2230      	movs	r2, #48	; 0x30
 8007784:	700a      	strb	r2, [r1, #0]
 8007786:	781a      	ldrb	r2, [r3, #0]
 8007788:	3201      	adds	r2, #1
 800778a:	701a      	strb	r2, [r3, #0]
 800778c:	e77c      	b.n	8007688 <_dtoa_r+0x66c>
 800778e:	2200      	movs	r2, #0
 8007790:	4ba9      	ldr	r3, [pc, #676]	; (8007a38 <_dtoa_r+0xa1c>)
 8007792:	f7f9 fe53 	bl	800143c <__aeabi_dmul>
 8007796:	2200      	movs	r2, #0
 8007798:	2300      	movs	r3, #0
 800779a:	0004      	movs	r4, r0
 800779c:	000d      	movs	r5, r1
 800779e:	f7f8 fe55 	bl	800044c <__aeabi_dcmpeq>
 80077a2:	2800      	cmp	r0, #0
 80077a4:	d100      	bne.n	80077a8 <_dtoa_r+0x78c>
 80077a6:	e782      	b.n	80076ae <_dtoa_r+0x692>
 80077a8:	e7b8      	b.n	800771c <_dtoa_r+0x700>
 80077aa:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 80077ac:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80077ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80077b0:	2f00      	cmp	r7, #0
 80077b2:	d012      	beq.n	80077da <_dtoa_r+0x7be>
 80077b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80077b6:	2a01      	cmp	r2, #1
 80077b8:	dc6e      	bgt.n	8007898 <_dtoa_r+0x87c>
 80077ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077bc:	2a00      	cmp	r2, #0
 80077be:	d065      	beq.n	800788c <_dtoa_r+0x870>
 80077c0:	4a9e      	ldr	r2, [pc, #632]	; (8007a3c <_dtoa_r+0xa20>)
 80077c2:	189b      	adds	r3, r3, r2
 80077c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077c6:	2101      	movs	r1, #1
 80077c8:	18d2      	adds	r2, r2, r3
 80077ca:	920a      	str	r2, [sp, #40]	; 0x28
 80077cc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077ce:	9804      	ldr	r0, [sp, #16]
 80077d0:	18d3      	adds	r3, r2, r3
 80077d2:	930c      	str	r3, [sp, #48]	; 0x30
 80077d4:	f000 ff28 	bl	8008628 <__i2b>
 80077d8:	0007      	movs	r7, r0
 80077da:	2c00      	cmp	r4, #0
 80077dc:	d00e      	beq.n	80077fc <_dtoa_r+0x7e0>
 80077de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	dd0b      	ble.n	80077fc <_dtoa_r+0x7e0>
 80077e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077e6:	0023      	movs	r3, r4
 80077e8:	4294      	cmp	r4, r2
 80077ea:	dd00      	ble.n	80077ee <_dtoa_r+0x7d2>
 80077ec:	0013      	movs	r3, r2
 80077ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077f0:	1ae4      	subs	r4, r4, r3
 80077f2:	1ad2      	subs	r2, r2, r3
 80077f4:	920a      	str	r2, [sp, #40]	; 0x28
 80077f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	930c      	str	r3, [sp, #48]	; 0x30
 80077fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d01e      	beq.n	8007840 <_dtoa_r+0x824>
 8007802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007804:	2b00      	cmp	r3, #0
 8007806:	d05c      	beq.n	80078c2 <_dtoa_r+0x8a6>
 8007808:	2d00      	cmp	r5, #0
 800780a:	dd10      	ble.n	800782e <_dtoa_r+0x812>
 800780c:	0039      	movs	r1, r7
 800780e:	002a      	movs	r2, r5
 8007810:	9804      	ldr	r0, [sp, #16]
 8007812:	f000 ffd1 	bl	80087b8 <__pow5mult>
 8007816:	9a05      	ldr	r2, [sp, #20]
 8007818:	0001      	movs	r1, r0
 800781a:	0007      	movs	r7, r0
 800781c:	9804      	ldr	r0, [sp, #16]
 800781e:	f000 ff1b 	bl	8008658 <__multiply>
 8007822:	0006      	movs	r6, r0
 8007824:	9905      	ldr	r1, [sp, #20]
 8007826:	9804      	ldr	r0, [sp, #16]
 8007828:	f000 fe02 	bl	8008430 <_Bfree>
 800782c:	9605      	str	r6, [sp, #20]
 800782e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007830:	1b5a      	subs	r2, r3, r5
 8007832:	42ab      	cmp	r3, r5
 8007834:	d004      	beq.n	8007840 <_dtoa_r+0x824>
 8007836:	9905      	ldr	r1, [sp, #20]
 8007838:	9804      	ldr	r0, [sp, #16]
 800783a:	f000 ffbd 	bl	80087b8 <__pow5mult>
 800783e:	9005      	str	r0, [sp, #20]
 8007840:	2101      	movs	r1, #1
 8007842:	9804      	ldr	r0, [sp, #16]
 8007844:	f000 fef0 	bl	8008628 <__i2b>
 8007848:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800784a:	0006      	movs	r6, r0
 800784c:	2b00      	cmp	r3, #0
 800784e:	dd3a      	ble.n	80078c6 <_dtoa_r+0x8aa>
 8007850:	001a      	movs	r2, r3
 8007852:	0001      	movs	r1, r0
 8007854:	9804      	ldr	r0, [sp, #16]
 8007856:	f000 ffaf 	bl	80087b8 <__pow5mult>
 800785a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800785c:	0006      	movs	r6, r0
 800785e:	2500      	movs	r5, #0
 8007860:	2b01      	cmp	r3, #1
 8007862:	dc38      	bgt.n	80078d6 <_dtoa_r+0x8ba>
 8007864:	2500      	movs	r5, #0
 8007866:	9b08      	ldr	r3, [sp, #32]
 8007868:	42ab      	cmp	r3, r5
 800786a:	d130      	bne.n	80078ce <_dtoa_r+0x8b2>
 800786c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786e:	031b      	lsls	r3, r3, #12
 8007870:	42ab      	cmp	r3, r5
 8007872:	d12c      	bne.n	80078ce <_dtoa_r+0x8b2>
 8007874:	4b72      	ldr	r3, [pc, #456]	; (8007a40 <_dtoa_r+0xa24>)
 8007876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007878:	4213      	tst	r3, r2
 800787a:	d028      	beq.n	80078ce <_dtoa_r+0x8b2>
 800787c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800787e:	3501      	adds	r5, #1
 8007880:	3301      	adds	r3, #1
 8007882:	930a      	str	r3, [sp, #40]	; 0x28
 8007884:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007886:	3301      	adds	r3, #1
 8007888:	930c      	str	r3, [sp, #48]	; 0x30
 800788a:	e020      	b.n	80078ce <_dtoa_r+0x8b2>
 800788c:	2336      	movs	r3, #54	; 0x36
 800788e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007890:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007892:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007894:	1a9b      	subs	r3, r3, r2
 8007896:	e795      	b.n	80077c4 <_dtoa_r+0x7a8>
 8007898:	9b07      	ldr	r3, [sp, #28]
 800789a:	1e5d      	subs	r5, r3, #1
 800789c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800789e:	42ab      	cmp	r3, r5
 80078a0:	db07      	blt.n	80078b2 <_dtoa_r+0x896>
 80078a2:	1b5d      	subs	r5, r3, r5
 80078a4:	9b07      	ldr	r3, [sp, #28]
 80078a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	da8b      	bge.n	80077c4 <_dtoa_r+0x7a8>
 80078ac:	1ae4      	subs	r4, r4, r3
 80078ae:	2300      	movs	r3, #0
 80078b0:	e788      	b.n	80077c4 <_dtoa_r+0x7a8>
 80078b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80078b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80078b6:	1aeb      	subs	r3, r5, r3
 80078b8:	18d3      	adds	r3, r2, r3
 80078ba:	950d      	str	r5, [sp, #52]	; 0x34
 80078bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80078be:	2500      	movs	r5, #0
 80078c0:	e7f0      	b.n	80078a4 <_dtoa_r+0x888>
 80078c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078c4:	e7b7      	b.n	8007836 <_dtoa_r+0x81a>
 80078c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078c8:	2500      	movs	r5, #0
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	ddca      	ble.n	8007864 <_dtoa_r+0x848>
 80078ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80078d0:	2001      	movs	r0, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d008      	beq.n	80078e8 <_dtoa_r+0x8cc>
 80078d6:	6933      	ldr	r3, [r6, #16]
 80078d8:	3303      	adds	r3, #3
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	18f3      	adds	r3, r6, r3
 80078de:	6858      	ldr	r0, [r3, #4]
 80078e0:	f000 fe5a 	bl	8008598 <__hi0bits>
 80078e4:	2320      	movs	r3, #32
 80078e6:	1a18      	subs	r0, r3, r0
 80078e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078ea:	1818      	adds	r0, r3, r0
 80078ec:	0002      	movs	r2, r0
 80078ee:	231f      	movs	r3, #31
 80078f0:	401a      	ands	r2, r3
 80078f2:	4218      	tst	r0, r3
 80078f4:	d047      	beq.n	8007986 <_dtoa_r+0x96a>
 80078f6:	3301      	adds	r3, #1
 80078f8:	1a9b      	subs	r3, r3, r2
 80078fa:	2b04      	cmp	r3, #4
 80078fc:	dd3f      	ble.n	800797e <_dtoa_r+0x962>
 80078fe:	231c      	movs	r3, #28
 8007900:	1a9b      	subs	r3, r3, r2
 8007902:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007904:	18e4      	adds	r4, r4, r3
 8007906:	18d2      	adds	r2, r2, r3
 8007908:	920a      	str	r2, [sp, #40]	; 0x28
 800790a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800790c:	18d3      	adds	r3, r2, r3
 800790e:	930c      	str	r3, [sp, #48]	; 0x30
 8007910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007912:	2b00      	cmp	r3, #0
 8007914:	dd05      	ble.n	8007922 <_dtoa_r+0x906>
 8007916:	001a      	movs	r2, r3
 8007918:	9905      	ldr	r1, [sp, #20]
 800791a:	9804      	ldr	r0, [sp, #16]
 800791c:	f000 ffa8 	bl	8008870 <__lshift>
 8007920:	9005      	str	r0, [sp, #20]
 8007922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007924:	2b00      	cmp	r3, #0
 8007926:	dd05      	ble.n	8007934 <_dtoa_r+0x918>
 8007928:	0031      	movs	r1, r6
 800792a:	001a      	movs	r2, r3
 800792c:	9804      	ldr	r0, [sp, #16]
 800792e:	f000 ff9f 	bl	8008870 <__lshift>
 8007932:	0006      	movs	r6, r0
 8007934:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007936:	2b00      	cmp	r3, #0
 8007938:	d027      	beq.n	800798a <_dtoa_r+0x96e>
 800793a:	0031      	movs	r1, r6
 800793c:	9805      	ldr	r0, [sp, #20]
 800793e:	f001 f805 	bl	800894c <__mcmp>
 8007942:	2800      	cmp	r0, #0
 8007944:	da21      	bge.n	800798a <_dtoa_r+0x96e>
 8007946:	9b03      	ldr	r3, [sp, #12]
 8007948:	220a      	movs	r2, #10
 800794a:	3b01      	subs	r3, #1
 800794c:	9303      	str	r3, [sp, #12]
 800794e:	9905      	ldr	r1, [sp, #20]
 8007950:	2300      	movs	r3, #0
 8007952:	9804      	ldr	r0, [sp, #16]
 8007954:	f000 fd90 	bl	8008478 <__multadd>
 8007958:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800795a:	9005      	str	r0, [sp, #20]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d100      	bne.n	8007962 <_dtoa_r+0x946>
 8007960:	e15d      	b.n	8007c1e <_dtoa_r+0xc02>
 8007962:	2300      	movs	r3, #0
 8007964:	0039      	movs	r1, r7
 8007966:	220a      	movs	r2, #10
 8007968:	9804      	ldr	r0, [sp, #16]
 800796a:	f000 fd85 	bl	8008478 <__multadd>
 800796e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007970:	0007      	movs	r7, r0
 8007972:	2b00      	cmp	r3, #0
 8007974:	dc49      	bgt.n	8007a0a <_dtoa_r+0x9ee>
 8007976:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007978:	2b02      	cmp	r3, #2
 800797a:	dc0e      	bgt.n	800799a <_dtoa_r+0x97e>
 800797c:	e045      	b.n	8007a0a <_dtoa_r+0x9ee>
 800797e:	2b04      	cmp	r3, #4
 8007980:	d0c6      	beq.n	8007910 <_dtoa_r+0x8f4>
 8007982:	331c      	adds	r3, #28
 8007984:	e7bd      	b.n	8007902 <_dtoa_r+0x8e6>
 8007986:	0013      	movs	r3, r2
 8007988:	e7fb      	b.n	8007982 <_dtoa_r+0x966>
 800798a:	9b07      	ldr	r3, [sp, #28]
 800798c:	2b00      	cmp	r3, #0
 800798e:	dc36      	bgt.n	80079fe <_dtoa_r+0x9e2>
 8007990:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007992:	2b02      	cmp	r3, #2
 8007994:	dd33      	ble.n	80079fe <_dtoa_r+0x9e2>
 8007996:	9b07      	ldr	r3, [sp, #28]
 8007998:	930b      	str	r3, [sp, #44]	; 0x2c
 800799a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800799c:	2b00      	cmp	r3, #0
 800799e:	d10c      	bne.n	80079ba <_dtoa_r+0x99e>
 80079a0:	0031      	movs	r1, r6
 80079a2:	2205      	movs	r2, #5
 80079a4:	9804      	ldr	r0, [sp, #16]
 80079a6:	f000 fd67 	bl	8008478 <__multadd>
 80079aa:	0006      	movs	r6, r0
 80079ac:	0001      	movs	r1, r0
 80079ae:	9805      	ldr	r0, [sp, #20]
 80079b0:	f000 ffcc 	bl	800894c <__mcmp>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	dd00      	ble.n	80079ba <_dtoa_r+0x99e>
 80079b8:	e59f      	b.n	80074fa <_dtoa_r+0x4de>
 80079ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80079bc:	43db      	mvns	r3, r3
 80079be:	9303      	str	r3, [sp, #12]
 80079c0:	9b06      	ldr	r3, [sp, #24]
 80079c2:	9308      	str	r3, [sp, #32]
 80079c4:	2500      	movs	r5, #0
 80079c6:	0031      	movs	r1, r6
 80079c8:	9804      	ldr	r0, [sp, #16]
 80079ca:	f000 fd31 	bl	8008430 <_Bfree>
 80079ce:	2f00      	cmp	r7, #0
 80079d0:	d100      	bne.n	80079d4 <_dtoa_r+0x9b8>
 80079d2:	e6a3      	b.n	800771c <_dtoa_r+0x700>
 80079d4:	2d00      	cmp	r5, #0
 80079d6:	d005      	beq.n	80079e4 <_dtoa_r+0x9c8>
 80079d8:	42bd      	cmp	r5, r7
 80079da:	d003      	beq.n	80079e4 <_dtoa_r+0x9c8>
 80079dc:	0029      	movs	r1, r5
 80079de:	9804      	ldr	r0, [sp, #16]
 80079e0:	f000 fd26 	bl	8008430 <_Bfree>
 80079e4:	0039      	movs	r1, r7
 80079e6:	9804      	ldr	r0, [sp, #16]
 80079e8:	f000 fd22 	bl	8008430 <_Bfree>
 80079ec:	e696      	b.n	800771c <_dtoa_r+0x700>
 80079ee:	2600      	movs	r6, #0
 80079f0:	0037      	movs	r7, r6
 80079f2:	e7e2      	b.n	80079ba <_dtoa_r+0x99e>
 80079f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079f6:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80079f8:	9303      	str	r3, [sp, #12]
 80079fa:	0037      	movs	r7, r6
 80079fc:	e57d      	b.n	80074fa <_dtoa_r+0x4de>
 80079fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d100      	bne.n	8007a06 <_dtoa_r+0x9ea>
 8007a04:	e0c3      	b.n	8007b8e <_dtoa_r+0xb72>
 8007a06:	9b07      	ldr	r3, [sp, #28]
 8007a08:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a0a:	2c00      	cmp	r4, #0
 8007a0c:	dd05      	ble.n	8007a1a <_dtoa_r+0x9fe>
 8007a0e:	0039      	movs	r1, r7
 8007a10:	0022      	movs	r2, r4
 8007a12:	9804      	ldr	r0, [sp, #16]
 8007a14:	f000 ff2c 	bl	8008870 <__lshift>
 8007a18:	0007      	movs	r7, r0
 8007a1a:	0038      	movs	r0, r7
 8007a1c:	2d00      	cmp	r5, #0
 8007a1e:	d024      	beq.n	8007a6a <_dtoa_r+0xa4e>
 8007a20:	6879      	ldr	r1, [r7, #4]
 8007a22:	9804      	ldr	r0, [sp, #16]
 8007a24:	f000 fcc0 	bl	80083a8 <_Balloc>
 8007a28:	1e04      	subs	r4, r0, #0
 8007a2a:	d111      	bne.n	8007a50 <_dtoa_r+0xa34>
 8007a2c:	0022      	movs	r2, r4
 8007a2e:	4b05      	ldr	r3, [pc, #20]	; (8007a44 <_dtoa_r+0xa28>)
 8007a30:	4805      	ldr	r0, [pc, #20]	; (8007a48 <_dtoa_r+0xa2c>)
 8007a32:	4906      	ldr	r1, [pc, #24]	; (8007a4c <_dtoa_r+0xa30>)
 8007a34:	f7ff fb07 	bl	8007046 <_dtoa_r+0x2a>
 8007a38:	40240000 	.word	0x40240000
 8007a3c:	00000433 	.word	0x00000433
 8007a40:	7ff00000 	.word	0x7ff00000
 8007a44:	0800c2a8 	.word	0x0800c2a8
 8007a48:	0800c250 	.word	0x0800c250
 8007a4c:	000002ef 	.word	0x000002ef
 8007a50:	0039      	movs	r1, r7
 8007a52:	693a      	ldr	r2, [r7, #16]
 8007a54:	310c      	adds	r1, #12
 8007a56:	3202      	adds	r2, #2
 8007a58:	0092      	lsls	r2, r2, #2
 8007a5a:	300c      	adds	r0, #12
 8007a5c:	f7ff fa3f 	bl	8006ede <memcpy>
 8007a60:	2201      	movs	r2, #1
 8007a62:	0021      	movs	r1, r4
 8007a64:	9804      	ldr	r0, [sp, #16]
 8007a66:	f000 ff03 	bl	8008870 <__lshift>
 8007a6a:	9b06      	ldr	r3, [sp, #24]
 8007a6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a6e:	9307      	str	r3, [sp, #28]
 8007a70:	3b01      	subs	r3, #1
 8007a72:	189b      	adds	r3, r3, r2
 8007a74:	2201      	movs	r2, #1
 8007a76:	003d      	movs	r5, r7
 8007a78:	0007      	movs	r7, r0
 8007a7a:	930e      	str	r3, [sp, #56]	; 0x38
 8007a7c:	9b08      	ldr	r3, [sp, #32]
 8007a7e:	4013      	ands	r3, r2
 8007a80:	930d      	str	r3, [sp, #52]	; 0x34
 8007a82:	0031      	movs	r1, r6
 8007a84:	9805      	ldr	r0, [sp, #20]
 8007a86:	f7ff fa39 	bl	8006efc <quorem>
 8007a8a:	0029      	movs	r1, r5
 8007a8c:	0004      	movs	r4, r0
 8007a8e:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a90:	9805      	ldr	r0, [sp, #20]
 8007a92:	f000 ff5b 	bl	800894c <__mcmp>
 8007a96:	003a      	movs	r2, r7
 8007a98:	900c      	str	r0, [sp, #48]	; 0x30
 8007a9a:	0031      	movs	r1, r6
 8007a9c:	9804      	ldr	r0, [sp, #16]
 8007a9e:	f000 ff71 	bl	8008984 <__mdiff>
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	68c3      	ldr	r3, [r0, #12]
 8007aa6:	3430      	adds	r4, #48	; 0x30
 8007aa8:	9008      	str	r0, [sp, #32]
 8007aaa:	920a      	str	r2, [sp, #40]	; 0x28
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d104      	bne.n	8007aba <_dtoa_r+0xa9e>
 8007ab0:	0001      	movs	r1, r0
 8007ab2:	9805      	ldr	r0, [sp, #20]
 8007ab4:	f000 ff4a 	bl	800894c <__mcmp>
 8007ab8:	900a      	str	r0, [sp, #40]	; 0x28
 8007aba:	9908      	ldr	r1, [sp, #32]
 8007abc:	9804      	ldr	r0, [sp, #16]
 8007abe:	f000 fcb7 	bl	8008430 <_Bfree>
 8007ac2:	9b07      	ldr	r3, [sp, #28]
 8007ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	9308      	str	r3, [sp, #32]
 8007aca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007acc:	4313      	orrs	r3, r2
 8007ace:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	d109      	bne.n	8007ae8 <_dtoa_r+0xacc>
 8007ad4:	2c39      	cmp	r4, #57	; 0x39
 8007ad6:	d022      	beq.n	8007b1e <_dtoa_r+0xb02>
 8007ad8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	dd01      	ble.n	8007ae2 <_dtoa_r+0xac6>
 8007ade:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007ae0:	3431      	adds	r4, #49	; 0x31
 8007ae2:	9b07      	ldr	r3, [sp, #28]
 8007ae4:	701c      	strb	r4, [r3, #0]
 8007ae6:	e76e      	b.n	80079c6 <_dtoa_r+0x9aa>
 8007ae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	db04      	blt.n	8007af8 <_dtoa_r+0xadc>
 8007aee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007af0:	4313      	orrs	r3, r2
 8007af2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007af4:	4313      	orrs	r3, r2
 8007af6:	d11e      	bne.n	8007b36 <_dtoa_r+0xb1a>
 8007af8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	ddf1      	ble.n	8007ae2 <_dtoa_r+0xac6>
 8007afe:	9905      	ldr	r1, [sp, #20]
 8007b00:	2201      	movs	r2, #1
 8007b02:	9804      	ldr	r0, [sp, #16]
 8007b04:	f000 feb4 	bl	8008870 <__lshift>
 8007b08:	0031      	movs	r1, r6
 8007b0a:	9005      	str	r0, [sp, #20]
 8007b0c:	f000 ff1e 	bl	800894c <__mcmp>
 8007b10:	2800      	cmp	r0, #0
 8007b12:	dc02      	bgt.n	8007b1a <_dtoa_r+0xafe>
 8007b14:	d1e5      	bne.n	8007ae2 <_dtoa_r+0xac6>
 8007b16:	07e3      	lsls	r3, r4, #31
 8007b18:	d5e3      	bpl.n	8007ae2 <_dtoa_r+0xac6>
 8007b1a:	2c39      	cmp	r4, #57	; 0x39
 8007b1c:	d1df      	bne.n	8007ade <_dtoa_r+0xac2>
 8007b1e:	2339      	movs	r3, #57	; 0x39
 8007b20:	9a07      	ldr	r2, [sp, #28]
 8007b22:	7013      	strb	r3, [r2, #0]
 8007b24:	9b08      	ldr	r3, [sp, #32]
 8007b26:	9308      	str	r3, [sp, #32]
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	781a      	ldrb	r2, [r3, #0]
 8007b2c:	2a39      	cmp	r2, #57	; 0x39
 8007b2e:	d063      	beq.n	8007bf8 <_dtoa_r+0xbdc>
 8007b30:	3201      	adds	r2, #1
 8007b32:	701a      	strb	r2, [r3, #0]
 8007b34:	e747      	b.n	80079c6 <_dtoa_r+0x9aa>
 8007b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	dd03      	ble.n	8007b44 <_dtoa_r+0xb28>
 8007b3c:	2c39      	cmp	r4, #57	; 0x39
 8007b3e:	d0ee      	beq.n	8007b1e <_dtoa_r+0xb02>
 8007b40:	3401      	adds	r4, #1
 8007b42:	e7ce      	b.n	8007ae2 <_dtoa_r+0xac6>
 8007b44:	9b07      	ldr	r3, [sp, #28]
 8007b46:	9a07      	ldr	r2, [sp, #28]
 8007b48:	701c      	strb	r4, [r3, #0]
 8007b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d03e      	beq.n	8007bce <_dtoa_r+0xbb2>
 8007b50:	2300      	movs	r3, #0
 8007b52:	220a      	movs	r2, #10
 8007b54:	9905      	ldr	r1, [sp, #20]
 8007b56:	9804      	ldr	r0, [sp, #16]
 8007b58:	f000 fc8e 	bl	8008478 <__multadd>
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	9005      	str	r0, [sp, #20]
 8007b60:	220a      	movs	r2, #10
 8007b62:	0029      	movs	r1, r5
 8007b64:	9804      	ldr	r0, [sp, #16]
 8007b66:	42bd      	cmp	r5, r7
 8007b68:	d106      	bne.n	8007b78 <_dtoa_r+0xb5c>
 8007b6a:	f000 fc85 	bl	8008478 <__multadd>
 8007b6e:	0005      	movs	r5, r0
 8007b70:	0007      	movs	r7, r0
 8007b72:	9b08      	ldr	r3, [sp, #32]
 8007b74:	9307      	str	r3, [sp, #28]
 8007b76:	e784      	b.n	8007a82 <_dtoa_r+0xa66>
 8007b78:	f000 fc7e 	bl	8008478 <__multadd>
 8007b7c:	0039      	movs	r1, r7
 8007b7e:	0005      	movs	r5, r0
 8007b80:	2300      	movs	r3, #0
 8007b82:	220a      	movs	r2, #10
 8007b84:	9804      	ldr	r0, [sp, #16]
 8007b86:	f000 fc77 	bl	8008478 <__multadd>
 8007b8a:	0007      	movs	r7, r0
 8007b8c:	e7f1      	b.n	8007b72 <_dtoa_r+0xb56>
 8007b8e:	9b07      	ldr	r3, [sp, #28]
 8007b90:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b92:	2500      	movs	r5, #0
 8007b94:	0031      	movs	r1, r6
 8007b96:	9805      	ldr	r0, [sp, #20]
 8007b98:	f7ff f9b0 	bl	8006efc <quorem>
 8007b9c:	9b06      	ldr	r3, [sp, #24]
 8007b9e:	3030      	adds	r0, #48	; 0x30
 8007ba0:	5558      	strb	r0, [r3, r5]
 8007ba2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ba4:	3501      	adds	r5, #1
 8007ba6:	0004      	movs	r4, r0
 8007ba8:	42ab      	cmp	r3, r5
 8007baa:	dd07      	ble.n	8007bbc <_dtoa_r+0xba0>
 8007bac:	2300      	movs	r3, #0
 8007bae:	220a      	movs	r2, #10
 8007bb0:	9905      	ldr	r1, [sp, #20]
 8007bb2:	9804      	ldr	r0, [sp, #16]
 8007bb4:	f000 fc60 	bl	8008478 <__multadd>
 8007bb8:	9005      	str	r0, [sp, #20]
 8007bba:	e7eb      	b.n	8007b94 <_dtoa_r+0xb78>
 8007bbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	2a00      	cmp	r2, #0
 8007bc2:	dd00      	ble.n	8007bc6 <_dtoa_r+0xbaa>
 8007bc4:	0013      	movs	r3, r2
 8007bc6:	2500      	movs	r5, #0
 8007bc8:	9a06      	ldr	r2, [sp, #24]
 8007bca:	18d3      	adds	r3, r2, r3
 8007bcc:	9308      	str	r3, [sp, #32]
 8007bce:	9905      	ldr	r1, [sp, #20]
 8007bd0:	2201      	movs	r2, #1
 8007bd2:	9804      	ldr	r0, [sp, #16]
 8007bd4:	f000 fe4c 	bl	8008870 <__lshift>
 8007bd8:	0031      	movs	r1, r6
 8007bda:	9005      	str	r0, [sp, #20]
 8007bdc:	f000 feb6 	bl	800894c <__mcmp>
 8007be0:	2800      	cmp	r0, #0
 8007be2:	dc9f      	bgt.n	8007b24 <_dtoa_r+0xb08>
 8007be4:	d101      	bne.n	8007bea <_dtoa_r+0xbce>
 8007be6:	07e4      	lsls	r4, r4, #31
 8007be8:	d49c      	bmi.n	8007b24 <_dtoa_r+0xb08>
 8007bea:	9b08      	ldr	r3, [sp, #32]
 8007bec:	9308      	str	r3, [sp, #32]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	781a      	ldrb	r2, [r3, #0]
 8007bf2:	2a30      	cmp	r2, #48	; 0x30
 8007bf4:	d0fa      	beq.n	8007bec <_dtoa_r+0xbd0>
 8007bf6:	e6e6      	b.n	80079c6 <_dtoa_r+0x9aa>
 8007bf8:	9a06      	ldr	r2, [sp, #24]
 8007bfa:	429a      	cmp	r2, r3
 8007bfc:	d193      	bne.n	8007b26 <_dtoa_r+0xb0a>
 8007bfe:	9b03      	ldr	r3, [sp, #12]
 8007c00:	3301      	adds	r3, #1
 8007c02:	9303      	str	r3, [sp, #12]
 8007c04:	2331      	movs	r3, #49	; 0x31
 8007c06:	7013      	strb	r3, [r2, #0]
 8007c08:	e6dd      	b.n	80079c6 <_dtoa_r+0x9aa>
 8007c0a:	4b09      	ldr	r3, [pc, #36]	; (8007c30 <_dtoa_r+0xc14>)
 8007c0c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007c0e:	9306      	str	r3, [sp, #24]
 8007c10:	4b08      	ldr	r3, [pc, #32]	; (8007c34 <_dtoa_r+0xc18>)
 8007c12:	2a00      	cmp	r2, #0
 8007c14:	d001      	beq.n	8007c1a <_dtoa_r+0xbfe>
 8007c16:	f7ff fa49 	bl	80070ac <_dtoa_r+0x90>
 8007c1a:	f7ff fa49 	bl	80070b0 <_dtoa_r+0x94>
 8007c1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	dcb6      	bgt.n	8007b92 <_dtoa_r+0xb76>
 8007c24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	dd00      	ble.n	8007c2c <_dtoa_r+0xc10>
 8007c2a:	e6b6      	b.n	800799a <_dtoa_r+0x97e>
 8007c2c:	e7b1      	b.n	8007b92 <_dtoa_r+0xb76>
 8007c2e:	46c0      	nop			; (mov r8, r8)
 8007c30:	0800c22c 	.word	0x0800c22c
 8007c34:	0800c234 	.word	0x0800c234

08007c38 <_free_r>:
 8007c38:	b570      	push	{r4, r5, r6, lr}
 8007c3a:	0005      	movs	r5, r0
 8007c3c:	2900      	cmp	r1, #0
 8007c3e:	d010      	beq.n	8007c62 <_free_r+0x2a>
 8007c40:	1f0c      	subs	r4, r1, #4
 8007c42:	6823      	ldr	r3, [r4, #0]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	da00      	bge.n	8007c4a <_free_r+0x12>
 8007c48:	18e4      	adds	r4, r4, r3
 8007c4a:	0028      	movs	r0, r5
 8007c4c:	f7fd fcb6 	bl	80055bc <__malloc_lock>
 8007c50:	4a1d      	ldr	r2, [pc, #116]	; (8007cc8 <_free_r+0x90>)
 8007c52:	6813      	ldr	r3, [r2, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d105      	bne.n	8007c64 <_free_r+0x2c>
 8007c58:	6063      	str	r3, [r4, #4]
 8007c5a:	6014      	str	r4, [r2, #0]
 8007c5c:	0028      	movs	r0, r5
 8007c5e:	f7fd fcb5 	bl	80055cc <__malloc_unlock>
 8007c62:	bd70      	pop	{r4, r5, r6, pc}
 8007c64:	42a3      	cmp	r3, r4
 8007c66:	d908      	bls.n	8007c7a <_free_r+0x42>
 8007c68:	6820      	ldr	r0, [r4, #0]
 8007c6a:	1821      	adds	r1, r4, r0
 8007c6c:	428b      	cmp	r3, r1
 8007c6e:	d1f3      	bne.n	8007c58 <_free_r+0x20>
 8007c70:	6819      	ldr	r1, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	1809      	adds	r1, r1, r0
 8007c76:	6021      	str	r1, [r4, #0]
 8007c78:	e7ee      	b.n	8007c58 <_free_r+0x20>
 8007c7a:	001a      	movs	r2, r3
 8007c7c:	685b      	ldr	r3, [r3, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d001      	beq.n	8007c86 <_free_r+0x4e>
 8007c82:	42a3      	cmp	r3, r4
 8007c84:	d9f9      	bls.n	8007c7a <_free_r+0x42>
 8007c86:	6811      	ldr	r1, [r2, #0]
 8007c88:	1850      	adds	r0, r2, r1
 8007c8a:	42a0      	cmp	r0, r4
 8007c8c:	d10b      	bne.n	8007ca6 <_free_r+0x6e>
 8007c8e:	6820      	ldr	r0, [r4, #0]
 8007c90:	1809      	adds	r1, r1, r0
 8007c92:	1850      	adds	r0, r2, r1
 8007c94:	6011      	str	r1, [r2, #0]
 8007c96:	4283      	cmp	r3, r0
 8007c98:	d1e0      	bne.n	8007c5c <_free_r+0x24>
 8007c9a:	6818      	ldr	r0, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	1841      	adds	r1, r0, r1
 8007ca0:	6011      	str	r1, [r2, #0]
 8007ca2:	6053      	str	r3, [r2, #4]
 8007ca4:	e7da      	b.n	8007c5c <_free_r+0x24>
 8007ca6:	42a0      	cmp	r0, r4
 8007ca8:	d902      	bls.n	8007cb0 <_free_r+0x78>
 8007caa:	230c      	movs	r3, #12
 8007cac:	602b      	str	r3, [r5, #0]
 8007cae:	e7d5      	b.n	8007c5c <_free_r+0x24>
 8007cb0:	6820      	ldr	r0, [r4, #0]
 8007cb2:	1821      	adds	r1, r4, r0
 8007cb4:	428b      	cmp	r3, r1
 8007cb6:	d103      	bne.n	8007cc0 <_free_r+0x88>
 8007cb8:	6819      	ldr	r1, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	1809      	adds	r1, r1, r0
 8007cbe:	6021      	str	r1, [r4, #0]
 8007cc0:	6063      	str	r3, [r4, #4]
 8007cc2:	6054      	str	r4, [r2, #4]
 8007cc4:	e7ca      	b.n	8007c5c <_free_r+0x24>
 8007cc6:	46c0      	nop			; (mov r8, r8)
 8007cc8:	20000388 	.word	0x20000388

08007ccc <rshift>:
 8007ccc:	0002      	movs	r2, r0
 8007cce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cd0:	6904      	ldr	r4, [r0, #16]
 8007cd2:	114b      	asrs	r3, r1, #5
 8007cd4:	b085      	sub	sp, #20
 8007cd6:	3214      	adds	r2, #20
 8007cd8:	9302      	str	r3, [sp, #8]
 8007cda:	114d      	asrs	r5, r1, #5
 8007cdc:	0013      	movs	r3, r2
 8007cde:	42ac      	cmp	r4, r5
 8007ce0:	dd32      	ble.n	8007d48 <rshift+0x7c>
 8007ce2:	261f      	movs	r6, #31
 8007ce4:	000f      	movs	r7, r1
 8007ce6:	114b      	asrs	r3, r1, #5
 8007ce8:	009b      	lsls	r3, r3, #2
 8007cea:	00a5      	lsls	r5, r4, #2
 8007cec:	18d3      	adds	r3, r2, r3
 8007cee:	4037      	ands	r7, r6
 8007cf0:	1955      	adds	r5, r2, r5
 8007cf2:	9300      	str	r3, [sp, #0]
 8007cf4:	9701      	str	r7, [sp, #4]
 8007cf6:	4231      	tst	r1, r6
 8007cf8:	d10d      	bne.n	8007d16 <rshift+0x4a>
 8007cfa:	0016      	movs	r6, r2
 8007cfc:	0019      	movs	r1, r3
 8007cfe:	428d      	cmp	r5, r1
 8007d00:	d836      	bhi.n	8007d70 <rshift+0xa4>
 8007d02:	9900      	ldr	r1, [sp, #0]
 8007d04:	2300      	movs	r3, #0
 8007d06:	3903      	subs	r1, #3
 8007d08:	428d      	cmp	r5, r1
 8007d0a:	d302      	bcc.n	8007d12 <rshift+0x46>
 8007d0c:	9b02      	ldr	r3, [sp, #8]
 8007d0e:	1ae4      	subs	r4, r4, r3
 8007d10:	00a3      	lsls	r3, r4, #2
 8007d12:	18d3      	adds	r3, r2, r3
 8007d14:	e018      	b.n	8007d48 <rshift+0x7c>
 8007d16:	2120      	movs	r1, #32
 8007d18:	9e01      	ldr	r6, [sp, #4]
 8007d1a:	9f01      	ldr	r7, [sp, #4]
 8007d1c:	1b89      	subs	r1, r1, r6
 8007d1e:	9e00      	ldr	r6, [sp, #0]
 8007d20:	9103      	str	r1, [sp, #12]
 8007d22:	ce02      	ldmia	r6!, {r1}
 8007d24:	4694      	mov	ip, r2
 8007d26:	40f9      	lsrs	r1, r7
 8007d28:	42b5      	cmp	r5, r6
 8007d2a:	d816      	bhi.n	8007d5a <rshift+0x8e>
 8007d2c:	9e00      	ldr	r6, [sp, #0]
 8007d2e:	2300      	movs	r3, #0
 8007d30:	3601      	adds	r6, #1
 8007d32:	42b5      	cmp	r5, r6
 8007d34:	d303      	bcc.n	8007d3e <rshift+0x72>
 8007d36:	9b02      	ldr	r3, [sp, #8]
 8007d38:	1ae3      	subs	r3, r4, r3
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	3b04      	subs	r3, #4
 8007d3e:	18d3      	adds	r3, r2, r3
 8007d40:	6019      	str	r1, [r3, #0]
 8007d42:	2900      	cmp	r1, #0
 8007d44:	d000      	beq.n	8007d48 <rshift+0x7c>
 8007d46:	3304      	adds	r3, #4
 8007d48:	1a99      	subs	r1, r3, r2
 8007d4a:	1089      	asrs	r1, r1, #2
 8007d4c:	6101      	str	r1, [r0, #16]
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d101      	bne.n	8007d56 <rshift+0x8a>
 8007d52:	2300      	movs	r3, #0
 8007d54:	6143      	str	r3, [r0, #20]
 8007d56:	b005      	add	sp, #20
 8007d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d5a:	6837      	ldr	r7, [r6, #0]
 8007d5c:	9b03      	ldr	r3, [sp, #12]
 8007d5e:	409f      	lsls	r7, r3
 8007d60:	430f      	orrs	r7, r1
 8007d62:	4661      	mov	r1, ip
 8007d64:	c180      	stmia	r1!, {r7}
 8007d66:	468c      	mov	ip, r1
 8007d68:	9b01      	ldr	r3, [sp, #4]
 8007d6a:	ce02      	ldmia	r6!, {r1}
 8007d6c:	40d9      	lsrs	r1, r3
 8007d6e:	e7db      	b.n	8007d28 <rshift+0x5c>
 8007d70:	c980      	ldmia	r1!, {r7}
 8007d72:	c680      	stmia	r6!, {r7}
 8007d74:	e7c3      	b.n	8007cfe <rshift+0x32>

08007d76 <__hexdig_fun>:
 8007d76:	0002      	movs	r2, r0
 8007d78:	3a30      	subs	r2, #48	; 0x30
 8007d7a:	0003      	movs	r3, r0
 8007d7c:	2a09      	cmp	r2, #9
 8007d7e:	d802      	bhi.n	8007d86 <__hexdig_fun+0x10>
 8007d80:	3b20      	subs	r3, #32
 8007d82:	b2d8      	uxtb	r0, r3
 8007d84:	4770      	bx	lr
 8007d86:	0002      	movs	r2, r0
 8007d88:	3a61      	subs	r2, #97	; 0x61
 8007d8a:	2a05      	cmp	r2, #5
 8007d8c:	d801      	bhi.n	8007d92 <__hexdig_fun+0x1c>
 8007d8e:	3b47      	subs	r3, #71	; 0x47
 8007d90:	e7f7      	b.n	8007d82 <__hexdig_fun+0xc>
 8007d92:	001a      	movs	r2, r3
 8007d94:	3a41      	subs	r2, #65	; 0x41
 8007d96:	2000      	movs	r0, #0
 8007d98:	2a05      	cmp	r2, #5
 8007d9a:	d8f3      	bhi.n	8007d84 <__hexdig_fun+0xe>
 8007d9c:	3b27      	subs	r3, #39	; 0x27
 8007d9e:	e7f0      	b.n	8007d82 <__hexdig_fun+0xc>

08007da0 <__gethex>:
 8007da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007da2:	b089      	sub	sp, #36	; 0x24
 8007da4:	9307      	str	r3, [sp, #28]
 8007da6:	2302      	movs	r3, #2
 8007da8:	9201      	str	r2, [sp, #4]
 8007daa:	680a      	ldr	r2, [r1, #0]
 8007dac:	425b      	negs	r3, r3
 8007dae:	9003      	str	r0, [sp, #12]
 8007db0:	9106      	str	r1, [sp, #24]
 8007db2:	1c96      	adds	r6, r2, #2
 8007db4:	1a9b      	subs	r3, r3, r2
 8007db6:	199a      	adds	r2, r3, r6
 8007db8:	9600      	str	r6, [sp, #0]
 8007dba:	9205      	str	r2, [sp, #20]
 8007dbc:	9a00      	ldr	r2, [sp, #0]
 8007dbe:	3601      	adds	r6, #1
 8007dc0:	7810      	ldrb	r0, [r2, #0]
 8007dc2:	2830      	cmp	r0, #48	; 0x30
 8007dc4:	d0f7      	beq.n	8007db6 <__gethex+0x16>
 8007dc6:	f7ff ffd6 	bl	8007d76 <__hexdig_fun>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	001d      	movs	r5, r3
 8007dce:	9302      	str	r3, [sp, #8]
 8007dd0:	4298      	cmp	r0, r3
 8007dd2:	d11d      	bne.n	8007e10 <__gethex+0x70>
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	49a6      	ldr	r1, [pc, #664]	; (8008070 <__gethex+0x2d0>)
 8007dd8:	9800      	ldr	r0, [sp, #0]
 8007dda:	f7fe ffd3 	bl	8006d84 <strncmp>
 8007dde:	0007      	movs	r7, r0
 8007de0:	42a8      	cmp	r0, r5
 8007de2:	d169      	bne.n	8007eb8 <__gethex+0x118>
 8007de4:	9b00      	ldr	r3, [sp, #0]
 8007de6:	0034      	movs	r4, r6
 8007de8:	7858      	ldrb	r0, [r3, #1]
 8007dea:	f7ff ffc4 	bl	8007d76 <__hexdig_fun>
 8007dee:	2301      	movs	r3, #1
 8007df0:	9302      	str	r3, [sp, #8]
 8007df2:	42a8      	cmp	r0, r5
 8007df4:	d02f      	beq.n	8007e56 <__gethex+0xb6>
 8007df6:	9600      	str	r6, [sp, #0]
 8007df8:	9b00      	ldr	r3, [sp, #0]
 8007dfa:	7818      	ldrb	r0, [r3, #0]
 8007dfc:	2830      	cmp	r0, #48	; 0x30
 8007dfe:	d009      	beq.n	8007e14 <__gethex+0x74>
 8007e00:	f7ff ffb9 	bl	8007d76 <__hexdig_fun>
 8007e04:	4242      	negs	r2, r0
 8007e06:	4142      	adcs	r2, r0
 8007e08:	2301      	movs	r3, #1
 8007e0a:	0035      	movs	r5, r6
 8007e0c:	9202      	str	r2, [sp, #8]
 8007e0e:	9305      	str	r3, [sp, #20]
 8007e10:	9c00      	ldr	r4, [sp, #0]
 8007e12:	e004      	b.n	8007e1e <__gethex+0x7e>
 8007e14:	9b00      	ldr	r3, [sp, #0]
 8007e16:	3301      	adds	r3, #1
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	e7ed      	b.n	8007df8 <__gethex+0x58>
 8007e1c:	3401      	adds	r4, #1
 8007e1e:	7820      	ldrb	r0, [r4, #0]
 8007e20:	f7ff ffa9 	bl	8007d76 <__hexdig_fun>
 8007e24:	1e07      	subs	r7, r0, #0
 8007e26:	d1f9      	bne.n	8007e1c <__gethex+0x7c>
 8007e28:	2201      	movs	r2, #1
 8007e2a:	0020      	movs	r0, r4
 8007e2c:	4990      	ldr	r1, [pc, #576]	; (8008070 <__gethex+0x2d0>)
 8007e2e:	f7fe ffa9 	bl	8006d84 <strncmp>
 8007e32:	2800      	cmp	r0, #0
 8007e34:	d10d      	bne.n	8007e52 <__gethex+0xb2>
 8007e36:	2d00      	cmp	r5, #0
 8007e38:	d106      	bne.n	8007e48 <__gethex+0xa8>
 8007e3a:	3401      	adds	r4, #1
 8007e3c:	0025      	movs	r5, r4
 8007e3e:	7820      	ldrb	r0, [r4, #0]
 8007e40:	f7ff ff99 	bl	8007d76 <__hexdig_fun>
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d102      	bne.n	8007e4e <__gethex+0xae>
 8007e48:	1b2d      	subs	r5, r5, r4
 8007e4a:	00af      	lsls	r7, r5, #2
 8007e4c:	e003      	b.n	8007e56 <__gethex+0xb6>
 8007e4e:	3401      	adds	r4, #1
 8007e50:	e7f5      	b.n	8007e3e <__gethex+0x9e>
 8007e52:	2d00      	cmp	r5, #0
 8007e54:	d1f8      	bne.n	8007e48 <__gethex+0xa8>
 8007e56:	2220      	movs	r2, #32
 8007e58:	7823      	ldrb	r3, [r4, #0]
 8007e5a:	0026      	movs	r6, r4
 8007e5c:	4393      	bics	r3, r2
 8007e5e:	2b50      	cmp	r3, #80	; 0x50
 8007e60:	d11d      	bne.n	8007e9e <__gethex+0xfe>
 8007e62:	7863      	ldrb	r3, [r4, #1]
 8007e64:	2b2b      	cmp	r3, #43	; 0x2b
 8007e66:	d02c      	beq.n	8007ec2 <__gethex+0x122>
 8007e68:	2b2d      	cmp	r3, #45	; 0x2d
 8007e6a:	d02e      	beq.n	8007eca <__gethex+0x12a>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	1c66      	adds	r6, r4, #1
 8007e70:	9304      	str	r3, [sp, #16]
 8007e72:	7830      	ldrb	r0, [r6, #0]
 8007e74:	f7ff ff7f 	bl	8007d76 <__hexdig_fun>
 8007e78:	1e43      	subs	r3, r0, #1
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	2b18      	cmp	r3, #24
 8007e7e:	d82b      	bhi.n	8007ed8 <__gethex+0x138>
 8007e80:	3810      	subs	r0, #16
 8007e82:	0005      	movs	r5, r0
 8007e84:	7870      	ldrb	r0, [r6, #1]
 8007e86:	f7ff ff76 	bl	8007d76 <__hexdig_fun>
 8007e8a:	1e43      	subs	r3, r0, #1
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	3601      	adds	r6, #1
 8007e90:	2b18      	cmp	r3, #24
 8007e92:	d91c      	bls.n	8007ece <__gethex+0x12e>
 8007e94:	9b04      	ldr	r3, [sp, #16]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d000      	beq.n	8007e9c <__gethex+0xfc>
 8007e9a:	426d      	negs	r5, r5
 8007e9c:	197f      	adds	r7, r7, r5
 8007e9e:	9b06      	ldr	r3, [sp, #24]
 8007ea0:	601e      	str	r6, [r3, #0]
 8007ea2:	9b02      	ldr	r3, [sp, #8]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d019      	beq.n	8007edc <__gethex+0x13c>
 8007ea8:	2600      	movs	r6, #0
 8007eaa:	9b05      	ldr	r3, [sp, #20]
 8007eac:	42b3      	cmp	r3, r6
 8007eae:	d100      	bne.n	8007eb2 <__gethex+0x112>
 8007eb0:	3606      	adds	r6, #6
 8007eb2:	0030      	movs	r0, r6
 8007eb4:	b009      	add	sp, #36	; 0x24
 8007eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eb8:	2301      	movs	r3, #1
 8007eba:	2700      	movs	r7, #0
 8007ebc:	9c00      	ldr	r4, [sp, #0]
 8007ebe:	9302      	str	r3, [sp, #8]
 8007ec0:	e7c9      	b.n	8007e56 <__gethex+0xb6>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	9304      	str	r3, [sp, #16]
 8007ec6:	1ca6      	adds	r6, r4, #2
 8007ec8:	e7d3      	b.n	8007e72 <__gethex+0xd2>
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e7fa      	b.n	8007ec4 <__gethex+0x124>
 8007ece:	230a      	movs	r3, #10
 8007ed0:	435d      	muls	r5, r3
 8007ed2:	182d      	adds	r5, r5, r0
 8007ed4:	3d10      	subs	r5, #16
 8007ed6:	e7d5      	b.n	8007e84 <__gethex+0xe4>
 8007ed8:	0026      	movs	r6, r4
 8007eda:	e7e0      	b.n	8007e9e <__gethex+0xfe>
 8007edc:	9b00      	ldr	r3, [sp, #0]
 8007ede:	9902      	ldr	r1, [sp, #8]
 8007ee0:	1ae3      	subs	r3, r4, r3
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	2b07      	cmp	r3, #7
 8007ee6:	dc0a      	bgt.n	8007efe <__gethex+0x15e>
 8007ee8:	9803      	ldr	r0, [sp, #12]
 8007eea:	f000 fa5d 	bl	80083a8 <_Balloc>
 8007eee:	1e05      	subs	r5, r0, #0
 8007ef0:	d108      	bne.n	8007f04 <__gethex+0x164>
 8007ef2:	002a      	movs	r2, r5
 8007ef4:	21e4      	movs	r1, #228	; 0xe4
 8007ef6:	4b5f      	ldr	r3, [pc, #380]	; (8008074 <__gethex+0x2d4>)
 8007ef8:	485f      	ldr	r0, [pc, #380]	; (8008078 <__gethex+0x2d8>)
 8007efa:	f001 f947 	bl	800918c <__assert_func>
 8007efe:	3101      	adds	r1, #1
 8007f00:	105b      	asrs	r3, r3, #1
 8007f02:	e7ef      	b.n	8007ee4 <__gethex+0x144>
 8007f04:	0003      	movs	r3, r0
 8007f06:	3314      	adds	r3, #20
 8007f08:	9302      	str	r3, [sp, #8]
 8007f0a:	9305      	str	r3, [sp, #20]
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	001e      	movs	r6, r3
 8007f10:	9304      	str	r3, [sp, #16]
 8007f12:	9b00      	ldr	r3, [sp, #0]
 8007f14:	42a3      	cmp	r3, r4
 8007f16:	d33f      	bcc.n	8007f98 <__gethex+0x1f8>
 8007f18:	9c05      	ldr	r4, [sp, #20]
 8007f1a:	9b02      	ldr	r3, [sp, #8]
 8007f1c:	c440      	stmia	r4!, {r6}
 8007f1e:	1ae4      	subs	r4, r4, r3
 8007f20:	10a4      	asrs	r4, r4, #2
 8007f22:	0030      	movs	r0, r6
 8007f24:	612c      	str	r4, [r5, #16]
 8007f26:	f000 fb37 	bl	8008598 <__hi0bits>
 8007f2a:	9b01      	ldr	r3, [sp, #4]
 8007f2c:	0164      	lsls	r4, r4, #5
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	1a26      	subs	r6, r4, r0
 8007f32:	9300      	str	r3, [sp, #0]
 8007f34:	429e      	cmp	r6, r3
 8007f36:	dd51      	ble.n	8007fdc <__gethex+0x23c>
 8007f38:	1af6      	subs	r6, r6, r3
 8007f3a:	0031      	movs	r1, r6
 8007f3c:	0028      	movs	r0, r5
 8007f3e:	f000 fecb 	bl	8008cd8 <__any_on>
 8007f42:	1e04      	subs	r4, r0, #0
 8007f44:	d016      	beq.n	8007f74 <__gethex+0x1d4>
 8007f46:	2401      	movs	r4, #1
 8007f48:	231f      	movs	r3, #31
 8007f4a:	0020      	movs	r0, r4
 8007f4c:	1e72      	subs	r2, r6, #1
 8007f4e:	4013      	ands	r3, r2
 8007f50:	4098      	lsls	r0, r3
 8007f52:	0003      	movs	r3, r0
 8007f54:	1151      	asrs	r1, r2, #5
 8007f56:	9802      	ldr	r0, [sp, #8]
 8007f58:	0089      	lsls	r1, r1, #2
 8007f5a:	5809      	ldr	r1, [r1, r0]
 8007f5c:	4219      	tst	r1, r3
 8007f5e:	d009      	beq.n	8007f74 <__gethex+0x1d4>
 8007f60:	42a2      	cmp	r2, r4
 8007f62:	dd06      	ble.n	8007f72 <__gethex+0x1d2>
 8007f64:	0028      	movs	r0, r5
 8007f66:	1eb1      	subs	r1, r6, #2
 8007f68:	f000 feb6 	bl	8008cd8 <__any_on>
 8007f6c:	3402      	adds	r4, #2
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d100      	bne.n	8007f74 <__gethex+0x1d4>
 8007f72:	2402      	movs	r4, #2
 8007f74:	0031      	movs	r1, r6
 8007f76:	0028      	movs	r0, r5
 8007f78:	f7ff fea8 	bl	8007ccc <rshift>
 8007f7c:	19bf      	adds	r7, r7, r6
 8007f7e:	9b01      	ldr	r3, [sp, #4]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	42bb      	cmp	r3, r7
 8007f84:	da3a      	bge.n	8007ffc <__gethex+0x25c>
 8007f86:	0029      	movs	r1, r5
 8007f88:	9803      	ldr	r0, [sp, #12]
 8007f8a:	f000 fa51 	bl	8008430 <_Bfree>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f92:	26a3      	movs	r6, #163	; 0xa3
 8007f94:	6013      	str	r3, [r2, #0]
 8007f96:	e78c      	b.n	8007eb2 <__gethex+0x112>
 8007f98:	3c01      	subs	r4, #1
 8007f9a:	7823      	ldrb	r3, [r4, #0]
 8007f9c:	2b2e      	cmp	r3, #46	; 0x2e
 8007f9e:	d012      	beq.n	8007fc6 <__gethex+0x226>
 8007fa0:	9b04      	ldr	r3, [sp, #16]
 8007fa2:	2b20      	cmp	r3, #32
 8007fa4:	d104      	bne.n	8007fb0 <__gethex+0x210>
 8007fa6:	9b05      	ldr	r3, [sp, #20]
 8007fa8:	c340      	stmia	r3!, {r6}
 8007faa:	2600      	movs	r6, #0
 8007fac:	9305      	str	r3, [sp, #20]
 8007fae:	9604      	str	r6, [sp, #16]
 8007fb0:	7820      	ldrb	r0, [r4, #0]
 8007fb2:	f7ff fee0 	bl	8007d76 <__hexdig_fun>
 8007fb6:	230f      	movs	r3, #15
 8007fb8:	4018      	ands	r0, r3
 8007fba:	9b04      	ldr	r3, [sp, #16]
 8007fbc:	4098      	lsls	r0, r3
 8007fbe:	3304      	adds	r3, #4
 8007fc0:	4306      	orrs	r6, r0
 8007fc2:	9304      	str	r3, [sp, #16]
 8007fc4:	e7a5      	b.n	8007f12 <__gethex+0x172>
 8007fc6:	9b00      	ldr	r3, [sp, #0]
 8007fc8:	42a3      	cmp	r3, r4
 8007fca:	d8e9      	bhi.n	8007fa0 <__gethex+0x200>
 8007fcc:	2201      	movs	r2, #1
 8007fce:	0020      	movs	r0, r4
 8007fd0:	4927      	ldr	r1, [pc, #156]	; (8008070 <__gethex+0x2d0>)
 8007fd2:	f7fe fed7 	bl	8006d84 <strncmp>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d1e2      	bne.n	8007fa0 <__gethex+0x200>
 8007fda:	e79a      	b.n	8007f12 <__gethex+0x172>
 8007fdc:	9b00      	ldr	r3, [sp, #0]
 8007fde:	2400      	movs	r4, #0
 8007fe0:	429e      	cmp	r6, r3
 8007fe2:	dacc      	bge.n	8007f7e <__gethex+0x1de>
 8007fe4:	1b9e      	subs	r6, r3, r6
 8007fe6:	0029      	movs	r1, r5
 8007fe8:	0032      	movs	r2, r6
 8007fea:	9803      	ldr	r0, [sp, #12]
 8007fec:	f000 fc40 	bl	8008870 <__lshift>
 8007ff0:	0003      	movs	r3, r0
 8007ff2:	3314      	adds	r3, #20
 8007ff4:	0005      	movs	r5, r0
 8007ff6:	1bbf      	subs	r7, r7, r6
 8007ff8:	9302      	str	r3, [sp, #8]
 8007ffa:	e7c0      	b.n	8007f7e <__gethex+0x1de>
 8007ffc:	9b01      	ldr	r3, [sp, #4]
 8007ffe:	685e      	ldr	r6, [r3, #4]
 8008000:	42be      	cmp	r6, r7
 8008002:	dd70      	ble.n	80080e6 <__gethex+0x346>
 8008004:	9b00      	ldr	r3, [sp, #0]
 8008006:	1bf6      	subs	r6, r6, r7
 8008008:	42b3      	cmp	r3, r6
 800800a:	dc37      	bgt.n	800807c <__gethex+0x2dc>
 800800c:	9b01      	ldr	r3, [sp, #4]
 800800e:	68db      	ldr	r3, [r3, #12]
 8008010:	2b02      	cmp	r3, #2
 8008012:	d024      	beq.n	800805e <__gethex+0x2be>
 8008014:	2b03      	cmp	r3, #3
 8008016:	d026      	beq.n	8008066 <__gethex+0x2c6>
 8008018:	2b01      	cmp	r3, #1
 800801a:	d117      	bne.n	800804c <__gethex+0x2ac>
 800801c:	9b00      	ldr	r3, [sp, #0]
 800801e:	42b3      	cmp	r3, r6
 8008020:	d114      	bne.n	800804c <__gethex+0x2ac>
 8008022:	2b01      	cmp	r3, #1
 8008024:	d10b      	bne.n	800803e <__gethex+0x29e>
 8008026:	9b01      	ldr	r3, [sp, #4]
 8008028:	9a07      	ldr	r2, [sp, #28]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	2662      	movs	r6, #98	; 0x62
 800802e:	6013      	str	r3, [r2, #0]
 8008030:	2301      	movs	r3, #1
 8008032:	9a02      	ldr	r2, [sp, #8]
 8008034:	612b      	str	r3, [r5, #16]
 8008036:	6013      	str	r3, [r2, #0]
 8008038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800803a:	601d      	str	r5, [r3, #0]
 800803c:	e739      	b.n	8007eb2 <__gethex+0x112>
 800803e:	9900      	ldr	r1, [sp, #0]
 8008040:	0028      	movs	r0, r5
 8008042:	3901      	subs	r1, #1
 8008044:	f000 fe48 	bl	8008cd8 <__any_on>
 8008048:	2800      	cmp	r0, #0
 800804a:	d1ec      	bne.n	8008026 <__gethex+0x286>
 800804c:	0029      	movs	r1, r5
 800804e:	9803      	ldr	r0, [sp, #12]
 8008050:	f000 f9ee 	bl	8008430 <_Bfree>
 8008054:	2300      	movs	r3, #0
 8008056:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008058:	2650      	movs	r6, #80	; 0x50
 800805a:	6013      	str	r3, [r2, #0]
 800805c:	e729      	b.n	8007eb2 <__gethex+0x112>
 800805e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008060:	2b00      	cmp	r3, #0
 8008062:	d1f3      	bne.n	800804c <__gethex+0x2ac>
 8008064:	e7df      	b.n	8008026 <__gethex+0x286>
 8008066:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1dc      	bne.n	8008026 <__gethex+0x286>
 800806c:	e7ee      	b.n	800804c <__gethex+0x2ac>
 800806e:	46c0      	nop			; (mov r8, r8)
 8008070:	0800c19c 	.word	0x0800c19c
 8008074:	0800c2a8 	.word	0x0800c2a8
 8008078:	0800c2b9 	.word	0x0800c2b9
 800807c:	1e77      	subs	r7, r6, #1
 800807e:	2c00      	cmp	r4, #0
 8008080:	d12f      	bne.n	80080e2 <__gethex+0x342>
 8008082:	2f00      	cmp	r7, #0
 8008084:	d004      	beq.n	8008090 <__gethex+0x2f0>
 8008086:	0039      	movs	r1, r7
 8008088:	0028      	movs	r0, r5
 800808a:	f000 fe25 	bl	8008cd8 <__any_on>
 800808e:	0004      	movs	r4, r0
 8008090:	231f      	movs	r3, #31
 8008092:	117a      	asrs	r2, r7, #5
 8008094:	401f      	ands	r7, r3
 8008096:	3b1e      	subs	r3, #30
 8008098:	40bb      	lsls	r3, r7
 800809a:	9902      	ldr	r1, [sp, #8]
 800809c:	0092      	lsls	r2, r2, #2
 800809e:	5852      	ldr	r2, [r2, r1]
 80080a0:	421a      	tst	r2, r3
 80080a2:	d001      	beq.n	80080a8 <__gethex+0x308>
 80080a4:	2302      	movs	r3, #2
 80080a6:	431c      	orrs	r4, r3
 80080a8:	9b00      	ldr	r3, [sp, #0]
 80080aa:	0031      	movs	r1, r6
 80080ac:	1b9b      	subs	r3, r3, r6
 80080ae:	2602      	movs	r6, #2
 80080b0:	0028      	movs	r0, r5
 80080b2:	9300      	str	r3, [sp, #0]
 80080b4:	f7ff fe0a 	bl	8007ccc <rshift>
 80080b8:	9b01      	ldr	r3, [sp, #4]
 80080ba:	685f      	ldr	r7, [r3, #4]
 80080bc:	2c00      	cmp	r4, #0
 80080be:	d041      	beq.n	8008144 <__gethex+0x3a4>
 80080c0:	9b01      	ldr	r3, [sp, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d010      	beq.n	80080ea <__gethex+0x34a>
 80080c8:	2b03      	cmp	r3, #3
 80080ca:	d012      	beq.n	80080f2 <__gethex+0x352>
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d106      	bne.n	80080de <__gethex+0x33e>
 80080d0:	07a2      	lsls	r2, r4, #30
 80080d2:	d504      	bpl.n	80080de <__gethex+0x33e>
 80080d4:	9a02      	ldr	r2, [sp, #8]
 80080d6:	6812      	ldr	r2, [r2, #0]
 80080d8:	4314      	orrs	r4, r2
 80080da:	421c      	tst	r4, r3
 80080dc:	d10c      	bne.n	80080f8 <__gethex+0x358>
 80080de:	2310      	movs	r3, #16
 80080e0:	e02f      	b.n	8008142 <__gethex+0x3a2>
 80080e2:	2401      	movs	r4, #1
 80080e4:	e7d4      	b.n	8008090 <__gethex+0x2f0>
 80080e6:	2601      	movs	r6, #1
 80080e8:	e7e8      	b.n	80080bc <__gethex+0x31c>
 80080ea:	2301      	movs	r3, #1
 80080ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80080ee:	1a9b      	subs	r3, r3, r2
 80080f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80080f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d0f2      	beq.n	80080de <__gethex+0x33e>
 80080f8:	692b      	ldr	r3, [r5, #16]
 80080fa:	2000      	movs	r0, #0
 80080fc:	9302      	str	r3, [sp, #8]
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	9304      	str	r3, [sp, #16]
 8008102:	002b      	movs	r3, r5
 8008104:	9a04      	ldr	r2, [sp, #16]
 8008106:	3314      	adds	r3, #20
 8008108:	1899      	adds	r1, r3, r2
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	1c54      	adds	r4, r2, #1
 800810e:	d01e      	beq.n	800814e <__gethex+0x3ae>
 8008110:	3201      	adds	r2, #1
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	002b      	movs	r3, r5
 8008116:	3314      	adds	r3, #20
 8008118:	2e02      	cmp	r6, #2
 800811a:	d141      	bne.n	80081a0 <__gethex+0x400>
 800811c:	9a01      	ldr	r2, [sp, #4]
 800811e:	9900      	ldr	r1, [sp, #0]
 8008120:	6812      	ldr	r2, [r2, #0]
 8008122:	3a01      	subs	r2, #1
 8008124:	428a      	cmp	r2, r1
 8008126:	d10b      	bne.n	8008140 <__gethex+0x3a0>
 8008128:	221f      	movs	r2, #31
 800812a:	9800      	ldr	r0, [sp, #0]
 800812c:	1149      	asrs	r1, r1, #5
 800812e:	4002      	ands	r2, r0
 8008130:	2001      	movs	r0, #1
 8008132:	0004      	movs	r4, r0
 8008134:	4094      	lsls	r4, r2
 8008136:	0089      	lsls	r1, r1, #2
 8008138:	58cb      	ldr	r3, [r1, r3]
 800813a:	4223      	tst	r3, r4
 800813c:	d000      	beq.n	8008140 <__gethex+0x3a0>
 800813e:	2601      	movs	r6, #1
 8008140:	2320      	movs	r3, #32
 8008142:	431e      	orrs	r6, r3
 8008144:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008146:	601d      	str	r5, [r3, #0]
 8008148:	9b07      	ldr	r3, [sp, #28]
 800814a:	601f      	str	r7, [r3, #0]
 800814c:	e6b1      	b.n	8007eb2 <__gethex+0x112>
 800814e:	c301      	stmia	r3!, {r0}
 8008150:	4299      	cmp	r1, r3
 8008152:	d8da      	bhi.n	800810a <__gethex+0x36a>
 8008154:	68ab      	ldr	r3, [r5, #8]
 8008156:	9a02      	ldr	r2, [sp, #8]
 8008158:	429a      	cmp	r2, r3
 800815a:	db18      	blt.n	800818e <__gethex+0x3ee>
 800815c:	6869      	ldr	r1, [r5, #4]
 800815e:	9803      	ldr	r0, [sp, #12]
 8008160:	3101      	adds	r1, #1
 8008162:	f000 f921 	bl	80083a8 <_Balloc>
 8008166:	1e04      	subs	r4, r0, #0
 8008168:	d104      	bne.n	8008174 <__gethex+0x3d4>
 800816a:	0022      	movs	r2, r4
 800816c:	2184      	movs	r1, #132	; 0x84
 800816e:	4b1c      	ldr	r3, [pc, #112]	; (80081e0 <__gethex+0x440>)
 8008170:	481c      	ldr	r0, [pc, #112]	; (80081e4 <__gethex+0x444>)
 8008172:	e6c2      	b.n	8007efa <__gethex+0x15a>
 8008174:	0029      	movs	r1, r5
 8008176:	692a      	ldr	r2, [r5, #16]
 8008178:	310c      	adds	r1, #12
 800817a:	3202      	adds	r2, #2
 800817c:	0092      	lsls	r2, r2, #2
 800817e:	300c      	adds	r0, #12
 8008180:	f7fe fead 	bl	8006ede <memcpy>
 8008184:	0029      	movs	r1, r5
 8008186:	9803      	ldr	r0, [sp, #12]
 8008188:	f000 f952 	bl	8008430 <_Bfree>
 800818c:	0025      	movs	r5, r4
 800818e:	692b      	ldr	r3, [r5, #16]
 8008190:	1c5a      	adds	r2, r3, #1
 8008192:	612a      	str	r2, [r5, #16]
 8008194:	2201      	movs	r2, #1
 8008196:	3304      	adds	r3, #4
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	18eb      	adds	r3, r5, r3
 800819c:	605a      	str	r2, [r3, #4]
 800819e:	e7b9      	b.n	8008114 <__gethex+0x374>
 80081a0:	692a      	ldr	r2, [r5, #16]
 80081a2:	9902      	ldr	r1, [sp, #8]
 80081a4:	428a      	cmp	r2, r1
 80081a6:	dd09      	ble.n	80081bc <__gethex+0x41c>
 80081a8:	2101      	movs	r1, #1
 80081aa:	0028      	movs	r0, r5
 80081ac:	f7ff fd8e 	bl	8007ccc <rshift>
 80081b0:	9b01      	ldr	r3, [sp, #4]
 80081b2:	3701      	adds	r7, #1
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	42bb      	cmp	r3, r7
 80081b8:	dac1      	bge.n	800813e <__gethex+0x39e>
 80081ba:	e6e4      	b.n	8007f86 <__gethex+0x1e6>
 80081bc:	221f      	movs	r2, #31
 80081be:	9c00      	ldr	r4, [sp, #0]
 80081c0:	9900      	ldr	r1, [sp, #0]
 80081c2:	2601      	movs	r6, #1
 80081c4:	4014      	ands	r4, r2
 80081c6:	4211      	tst	r1, r2
 80081c8:	d0ba      	beq.n	8008140 <__gethex+0x3a0>
 80081ca:	9a04      	ldr	r2, [sp, #16]
 80081cc:	189b      	adds	r3, r3, r2
 80081ce:	3b04      	subs	r3, #4
 80081d0:	6818      	ldr	r0, [r3, #0]
 80081d2:	f000 f9e1 	bl	8008598 <__hi0bits>
 80081d6:	2320      	movs	r3, #32
 80081d8:	1b1b      	subs	r3, r3, r4
 80081da:	4298      	cmp	r0, r3
 80081dc:	dbe4      	blt.n	80081a8 <__gethex+0x408>
 80081de:	e7af      	b.n	8008140 <__gethex+0x3a0>
 80081e0:	0800c2a8 	.word	0x0800c2a8
 80081e4:	0800c2b9 	.word	0x0800c2b9

080081e8 <L_shift>:
 80081e8:	2308      	movs	r3, #8
 80081ea:	b570      	push	{r4, r5, r6, lr}
 80081ec:	2520      	movs	r5, #32
 80081ee:	1a9a      	subs	r2, r3, r2
 80081f0:	0092      	lsls	r2, r2, #2
 80081f2:	1aad      	subs	r5, r5, r2
 80081f4:	6843      	ldr	r3, [r0, #4]
 80081f6:	6804      	ldr	r4, [r0, #0]
 80081f8:	001e      	movs	r6, r3
 80081fa:	40ae      	lsls	r6, r5
 80081fc:	40d3      	lsrs	r3, r2
 80081fe:	4334      	orrs	r4, r6
 8008200:	6004      	str	r4, [r0, #0]
 8008202:	6043      	str	r3, [r0, #4]
 8008204:	3004      	adds	r0, #4
 8008206:	4288      	cmp	r0, r1
 8008208:	d3f4      	bcc.n	80081f4 <L_shift+0xc>
 800820a:	bd70      	pop	{r4, r5, r6, pc}

0800820c <__match>:
 800820c:	b530      	push	{r4, r5, lr}
 800820e:	6803      	ldr	r3, [r0, #0]
 8008210:	780c      	ldrb	r4, [r1, #0]
 8008212:	3301      	adds	r3, #1
 8008214:	2c00      	cmp	r4, #0
 8008216:	d102      	bne.n	800821e <__match+0x12>
 8008218:	6003      	str	r3, [r0, #0]
 800821a:	2001      	movs	r0, #1
 800821c:	bd30      	pop	{r4, r5, pc}
 800821e:	781a      	ldrb	r2, [r3, #0]
 8008220:	0015      	movs	r5, r2
 8008222:	3d41      	subs	r5, #65	; 0x41
 8008224:	2d19      	cmp	r5, #25
 8008226:	d800      	bhi.n	800822a <__match+0x1e>
 8008228:	3220      	adds	r2, #32
 800822a:	3101      	adds	r1, #1
 800822c:	42a2      	cmp	r2, r4
 800822e:	d0ef      	beq.n	8008210 <__match+0x4>
 8008230:	2000      	movs	r0, #0
 8008232:	e7f3      	b.n	800821c <__match+0x10>

08008234 <__hexnan>:
 8008234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008236:	680b      	ldr	r3, [r1, #0]
 8008238:	b08b      	sub	sp, #44	; 0x2c
 800823a:	9201      	str	r2, [sp, #4]
 800823c:	9901      	ldr	r1, [sp, #4]
 800823e:	115a      	asrs	r2, r3, #5
 8008240:	0092      	lsls	r2, r2, #2
 8008242:	188a      	adds	r2, r1, r2
 8008244:	9202      	str	r2, [sp, #8]
 8008246:	0019      	movs	r1, r3
 8008248:	221f      	movs	r2, #31
 800824a:	4011      	ands	r1, r2
 800824c:	9008      	str	r0, [sp, #32]
 800824e:	9106      	str	r1, [sp, #24]
 8008250:	4213      	tst	r3, r2
 8008252:	d002      	beq.n	800825a <__hexnan+0x26>
 8008254:	9b02      	ldr	r3, [sp, #8]
 8008256:	3304      	adds	r3, #4
 8008258:	9302      	str	r3, [sp, #8]
 800825a:	9b02      	ldr	r3, [sp, #8]
 800825c:	2500      	movs	r5, #0
 800825e:	1f1f      	subs	r7, r3, #4
 8008260:	003e      	movs	r6, r7
 8008262:	003c      	movs	r4, r7
 8008264:	9b08      	ldr	r3, [sp, #32]
 8008266:	603d      	str	r5, [r7, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	9507      	str	r5, [sp, #28]
 800826c:	9305      	str	r3, [sp, #20]
 800826e:	9503      	str	r5, [sp, #12]
 8008270:	9b05      	ldr	r3, [sp, #20]
 8008272:	3301      	adds	r3, #1
 8008274:	9309      	str	r3, [sp, #36]	; 0x24
 8008276:	9b05      	ldr	r3, [sp, #20]
 8008278:	785b      	ldrb	r3, [r3, #1]
 800827a:	9304      	str	r3, [sp, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d028      	beq.n	80082d2 <__hexnan+0x9e>
 8008280:	9804      	ldr	r0, [sp, #16]
 8008282:	f7ff fd78 	bl	8007d76 <__hexdig_fun>
 8008286:	2800      	cmp	r0, #0
 8008288:	d154      	bne.n	8008334 <__hexnan+0x100>
 800828a:	9b04      	ldr	r3, [sp, #16]
 800828c:	2b20      	cmp	r3, #32
 800828e:	d819      	bhi.n	80082c4 <__hexnan+0x90>
 8008290:	9b03      	ldr	r3, [sp, #12]
 8008292:	9a07      	ldr	r2, [sp, #28]
 8008294:	4293      	cmp	r3, r2
 8008296:	dd12      	ble.n	80082be <__hexnan+0x8a>
 8008298:	42b4      	cmp	r4, r6
 800829a:	d206      	bcs.n	80082aa <__hexnan+0x76>
 800829c:	2d07      	cmp	r5, #7
 800829e:	dc04      	bgt.n	80082aa <__hexnan+0x76>
 80082a0:	002a      	movs	r2, r5
 80082a2:	0031      	movs	r1, r6
 80082a4:	0020      	movs	r0, r4
 80082a6:	f7ff ff9f 	bl	80081e8 <L_shift>
 80082aa:	9b01      	ldr	r3, [sp, #4]
 80082ac:	2508      	movs	r5, #8
 80082ae:	429c      	cmp	r4, r3
 80082b0:	d905      	bls.n	80082be <__hexnan+0x8a>
 80082b2:	1f26      	subs	r6, r4, #4
 80082b4:	2500      	movs	r5, #0
 80082b6:	0034      	movs	r4, r6
 80082b8:	9b03      	ldr	r3, [sp, #12]
 80082ba:	6035      	str	r5, [r6, #0]
 80082bc:	9307      	str	r3, [sp, #28]
 80082be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082c0:	9305      	str	r3, [sp, #20]
 80082c2:	e7d5      	b.n	8008270 <__hexnan+0x3c>
 80082c4:	9b04      	ldr	r3, [sp, #16]
 80082c6:	2b29      	cmp	r3, #41	; 0x29
 80082c8:	d159      	bne.n	800837e <__hexnan+0x14a>
 80082ca:	9b05      	ldr	r3, [sp, #20]
 80082cc:	9a08      	ldr	r2, [sp, #32]
 80082ce:	3302      	adds	r3, #2
 80082d0:	6013      	str	r3, [r2, #0]
 80082d2:	9b03      	ldr	r3, [sp, #12]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d052      	beq.n	800837e <__hexnan+0x14a>
 80082d8:	42b4      	cmp	r4, r6
 80082da:	d206      	bcs.n	80082ea <__hexnan+0xb6>
 80082dc:	2d07      	cmp	r5, #7
 80082de:	dc04      	bgt.n	80082ea <__hexnan+0xb6>
 80082e0:	002a      	movs	r2, r5
 80082e2:	0031      	movs	r1, r6
 80082e4:	0020      	movs	r0, r4
 80082e6:	f7ff ff7f 	bl	80081e8 <L_shift>
 80082ea:	9b01      	ldr	r3, [sp, #4]
 80082ec:	429c      	cmp	r4, r3
 80082ee:	d935      	bls.n	800835c <__hexnan+0x128>
 80082f0:	001a      	movs	r2, r3
 80082f2:	0023      	movs	r3, r4
 80082f4:	cb02      	ldmia	r3!, {r1}
 80082f6:	c202      	stmia	r2!, {r1}
 80082f8:	429f      	cmp	r7, r3
 80082fa:	d2fb      	bcs.n	80082f4 <__hexnan+0xc0>
 80082fc:	9b02      	ldr	r3, [sp, #8]
 80082fe:	1c62      	adds	r2, r4, #1
 8008300:	1ed9      	subs	r1, r3, #3
 8008302:	2304      	movs	r3, #4
 8008304:	4291      	cmp	r1, r2
 8008306:	d305      	bcc.n	8008314 <__hexnan+0xe0>
 8008308:	9b02      	ldr	r3, [sp, #8]
 800830a:	3b04      	subs	r3, #4
 800830c:	1b1b      	subs	r3, r3, r4
 800830e:	089b      	lsrs	r3, r3, #2
 8008310:	3301      	adds	r3, #1
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	9a01      	ldr	r2, [sp, #4]
 8008316:	18d3      	adds	r3, r2, r3
 8008318:	2200      	movs	r2, #0
 800831a:	c304      	stmia	r3!, {r2}
 800831c:	429f      	cmp	r7, r3
 800831e:	d2fc      	bcs.n	800831a <__hexnan+0xe6>
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d104      	bne.n	8008330 <__hexnan+0xfc>
 8008326:	9b01      	ldr	r3, [sp, #4]
 8008328:	429f      	cmp	r7, r3
 800832a:	d126      	bne.n	800837a <__hexnan+0x146>
 800832c:	2301      	movs	r3, #1
 800832e:	603b      	str	r3, [r7, #0]
 8008330:	2005      	movs	r0, #5
 8008332:	e025      	b.n	8008380 <__hexnan+0x14c>
 8008334:	9b03      	ldr	r3, [sp, #12]
 8008336:	3501      	adds	r5, #1
 8008338:	3301      	adds	r3, #1
 800833a:	9303      	str	r3, [sp, #12]
 800833c:	2d08      	cmp	r5, #8
 800833e:	dd06      	ble.n	800834e <__hexnan+0x11a>
 8008340:	9b01      	ldr	r3, [sp, #4]
 8008342:	429c      	cmp	r4, r3
 8008344:	d9bb      	bls.n	80082be <__hexnan+0x8a>
 8008346:	2300      	movs	r3, #0
 8008348:	2501      	movs	r5, #1
 800834a:	3c04      	subs	r4, #4
 800834c:	6023      	str	r3, [r4, #0]
 800834e:	220f      	movs	r2, #15
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	4010      	ands	r0, r2
 8008354:	011b      	lsls	r3, r3, #4
 8008356:	4303      	orrs	r3, r0
 8008358:	6023      	str	r3, [r4, #0]
 800835a:	e7b0      	b.n	80082be <__hexnan+0x8a>
 800835c:	9b06      	ldr	r3, [sp, #24]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d0de      	beq.n	8008320 <__hexnan+0xec>
 8008362:	2320      	movs	r3, #32
 8008364:	9a06      	ldr	r2, [sp, #24]
 8008366:	9902      	ldr	r1, [sp, #8]
 8008368:	1a9b      	subs	r3, r3, r2
 800836a:	2201      	movs	r2, #1
 800836c:	4252      	negs	r2, r2
 800836e:	40da      	lsrs	r2, r3
 8008370:	3904      	subs	r1, #4
 8008372:	680b      	ldr	r3, [r1, #0]
 8008374:	4013      	ands	r3, r2
 8008376:	600b      	str	r3, [r1, #0]
 8008378:	e7d2      	b.n	8008320 <__hexnan+0xec>
 800837a:	3f04      	subs	r7, #4
 800837c:	e7d0      	b.n	8008320 <__hexnan+0xec>
 800837e:	2004      	movs	r0, #4
 8008380:	b00b      	add	sp, #44	; 0x2c
 8008382:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008384 <__ascii_mbtowc>:
 8008384:	b082      	sub	sp, #8
 8008386:	2900      	cmp	r1, #0
 8008388:	d100      	bne.n	800838c <__ascii_mbtowc+0x8>
 800838a:	a901      	add	r1, sp, #4
 800838c:	1e10      	subs	r0, r2, #0
 800838e:	d006      	beq.n	800839e <__ascii_mbtowc+0x1a>
 8008390:	2b00      	cmp	r3, #0
 8008392:	d006      	beq.n	80083a2 <__ascii_mbtowc+0x1e>
 8008394:	7813      	ldrb	r3, [r2, #0]
 8008396:	600b      	str	r3, [r1, #0]
 8008398:	7810      	ldrb	r0, [r2, #0]
 800839a:	1e43      	subs	r3, r0, #1
 800839c:	4198      	sbcs	r0, r3
 800839e:	b002      	add	sp, #8
 80083a0:	4770      	bx	lr
 80083a2:	2002      	movs	r0, #2
 80083a4:	4240      	negs	r0, r0
 80083a6:	e7fa      	b.n	800839e <__ascii_mbtowc+0x1a>

080083a8 <_Balloc>:
 80083a8:	b570      	push	{r4, r5, r6, lr}
 80083aa:	69c5      	ldr	r5, [r0, #28]
 80083ac:	0006      	movs	r6, r0
 80083ae:	000c      	movs	r4, r1
 80083b0:	2d00      	cmp	r5, #0
 80083b2:	d10e      	bne.n	80083d2 <_Balloc+0x2a>
 80083b4:	2010      	movs	r0, #16
 80083b6:	f7fd f853 	bl	8005460 <malloc>
 80083ba:	1e02      	subs	r2, r0, #0
 80083bc:	61f0      	str	r0, [r6, #28]
 80083be:	d104      	bne.n	80083ca <_Balloc+0x22>
 80083c0:	216b      	movs	r1, #107	; 0x6b
 80083c2:	4b19      	ldr	r3, [pc, #100]	; (8008428 <_Balloc+0x80>)
 80083c4:	4819      	ldr	r0, [pc, #100]	; (800842c <_Balloc+0x84>)
 80083c6:	f000 fee1 	bl	800918c <__assert_func>
 80083ca:	6045      	str	r5, [r0, #4]
 80083cc:	6085      	str	r5, [r0, #8]
 80083ce:	6005      	str	r5, [r0, #0]
 80083d0:	60c5      	str	r5, [r0, #12]
 80083d2:	69f5      	ldr	r5, [r6, #28]
 80083d4:	68eb      	ldr	r3, [r5, #12]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d013      	beq.n	8008402 <_Balloc+0x5a>
 80083da:	69f3      	ldr	r3, [r6, #28]
 80083dc:	00a2      	lsls	r2, r4, #2
 80083de:	68db      	ldr	r3, [r3, #12]
 80083e0:	189b      	adds	r3, r3, r2
 80083e2:	6818      	ldr	r0, [r3, #0]
 80083e4:	2800      	cmp	r0, #0
 80083e6:	d118      	bne.n	800841a <_Balloc+0x72>
 80083e8:	2101      	movs	r1, #1
 80083ea:	000d      	movs	r5, r1
 80083ec:	40a5      	lsls	r5, r4
 80083ee:	1d6a      	adds	r2, r5, #5
 80083f0:	0030      	movs	r0, r6
 80083f2:	0092      	lsls	r2, r2, #2
 80083f4:	f000 fee8 	bl	80091c8 <_calloc_r>
 80083f8:	2800      	cmp	r0, #0
 80083fa:	d00c      	beq.n	8008416 <_Balloc+0x6e>
 80083fc:	6044      	str	r4, [r0, #4]
 80083fe:	6085      	str	r5, [r0, #8]
 8008400:	e00d      	b.n	800841e <_Balloc+0x76>
 8008402:	2221      	movs	r2, #33	; 0x21
 8008404:	2104      	movs	r1, #4
 8008406:	0030      	movs	r0, r6
 8008408:	f000 fede 	bl	80091c8 <_calloc_r>
 800840c:	69f3      	ldr	r3, [r6, #28]
 800840e:	60e8      	str	r0, [r5, #12]
 8008410:	68db      	ldr	r3, [r3, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1e1      	bne.n	80083da <_Balloc+0x32>
 8008416:	2000      	movs	r0, #0
 8008418:	bd70      	pop	{r4, r5, r6, pc}
 800841a:	6802      	ldr	r2, [r0, #0]
 800841c:	601a      	str	r2, [r3, #0]
 800841e:	2300      	movs	r3, #0
 8008420:	6103      	str	r3, [r0, #16]
 8008422:	60c3      	str	r3, [r0, #12]
 8008424:	e7f8      	b.n	8008418 <_Balloc+0x70>
 8008426:	46c0      	nop			; (mov r8, r8)
 8008428:	0800c239 	.word	0x0800c239
 800842c:	0800c319 	.word	0x0800c319

08008430 <_Bfree>:
 8008430:	b570      	push	{r4, r5, r6, lr}
 8008432:	69c6      	ldr	r6, [r0, #28]
 8008434:	0005      	movs	r5, r0
 8008436:	000c      	movs	r4, r1
 8008438:	2e00      	cmp	r6, #0
 800843a:	d10e      	bne.n	800845a <_Bfree+0x2a>
 800843c:	2010      	movs	r0, #16
 800843e:	f7fd f80f 	bl	8005460 <malloc>
 8008442:	1e02      	subs	r2, r0, #0
 8008444:	61e8      	str	r0, [r5, #28]
 8008446:	d104      	bne.n	8008452 <_Bfree+0x22>
 8008448:	218f      	movs	r1, #143	; 0x8f
 800844a:	4b09      	ldr	r3, [pc, #36]	; (8008470 <_Bfree+0x40>)
 800844c:	4809      	ldr	r0, [pc, #36]	; (8008474 <_Bfree+0x44>)
 800844e:	f000 fe9d 	bl	800918c <__assert_func>
 8008452:	6046      	str	r6, [r0, #4]
 8008454:	6086      	str	r6, [r0, #8]
 8008456:	6006      	str	r6, [r0, #0]
 8008458:	60c6      	str	r6, [r0, #12]
 800845a:	2c00      	cmp	r4, #0
 800845c:	d007      	beq.n	800846e <_Bfree+0x3e>
 800845e:	69eb      	ldr	r3, [r5, #28]
 8008460:	6862      	ldr	r2, [r4, #4]
 8008462:	68db      	ldr	r3, [r3, #12]
 8008464:	0092      	lsls	r2, r2, #2
 8008466:	189b      	adds	r3, r3, r2
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	6022      	str	r2, [r4, #0]
 800846c:	601c      	str	r4, [r3, #0]
 800846e:	bd70      	pop	{r4, r5, r6, pc}
 8008470:	0800c239 	.word	0x0800c239
 8008474:	0800c319 	.word	0x0800c319

08008478 <__multadd>:
 8008478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800847a:	000e      	movs	r6, r1
 800847c:	9001      	str	r0, [sp, #4]
 800847e:	000c      	movs	r4, r1
 8008480:	001d      	movs	r5, r3
 8008482:	2000      	movs	r0, #0
 8008484:	690f      	ldr	r7, [r1, #16]
 8008486:	3614      	adds	r6, #20
 8008488:	6833      	ldr	r3, [r6, #0]
 800848a:	3001      	adds	r0, #1
 800848c:	b299      	uxth	r1, r3
 800848e:	4351      	muls	r1, r2
 8008490:	0c1b      	lsrs	r3, r3, #16
 8008492:	4353      	muls	r3, r2
 8008494:	1949      	adds	r1, r1, r5
 8008496:	0c0d      	lsrs	r5, r1, #16
 8008498:	195b      	adds	r3, r3, r5
 800849a:	0c1d      	lsrs	r5, r3, #16
 800849c:	b289      	uxth	r1, r1
 800849e:	041b      	lsls	r3, r3, #16
 80084a0:	185b      	adds	r3, r3, r1
 80084a2:	c608      	stmia	r6!, {r3}
 80084a4:	4287      	cmp	r7, r0
 80084a6:	dcef      	bgt.n	8008488 <__multadd+0x10>
 80084a8:	2d00      	cmp	r5, #0
 80084aa:	d022      	beq.n	80084f2 <__multadd+0x7a>
 80084ac:	68a3      	ldr	r3, [r4, #8]
 80084ae:	42bb      	cmp	r3, r7
 80084b0:	dc19      	bgt.n	80084e6 <__multadd+0x6e>
 80084b2:	6861      	ldr	r1, [r4, #4]
 80084b4:	9801      	ldr	r0, [sp, #4]
 80084b6:	3101      	adds	r1, #1
 80084b8:	f7ff ff76 	bl	80083a8 <_Balloc>
 80084bc:	1e06      	subs	r6, r0, #0
 80084be:	d105      	bne.n	80084cc <__multadd+0x54>
 80084c0:	0032      	movs	r2, r6
 80084c2:	21ba      	movs	r1, #186	; 0xba
 80084c4:	4b0c      	ldr	r3, [pc, #48]	; (80084f8 <__multadd+0x80>)
 80084c6:	480d      	ldr	r0, [pc, #52]	; (80084fc <__multadd+0x84>)
 80084c8:	f000 fe60 	bl	800918c <__assert_func>
 80084cc:	0021      	movs	r1, r4
 80084ce:	6922      	ldr	r2, [r4, #16]
 80084d0:	310c      	adds	r1, #12
 80084d2:	3202      	adds	r2, #2
 80084d4:	0092      	lsls	r2, r2, #2
 80084d6:	300c      	adds	r0, #12
 80084d8:	f7fe fd01 	bl	8006ede <memcpy>
 80084dc:	0021      	movs	r1, r4
 80084de:	9801      	ldr	r0, [sp, #4]
 80084e0:	f7ff ffa6 	bl	8008430 <_Bfree>
 80084e4:	0034      	movs	r4, r6
 80084e6:	1d3b      	adds	r3, r7, #4
 80084e8:	009b      	lsls	r3, r3, #2
 80084ea:	18e3      	adds	r3, r4, r3
 80084ec:	605d      	str	r5, [r3, #4]
 80084ee:	1c7b      	adds	r3, r7, #1
 80084f0:	6123      	str	r3, [r4, #16]
 80084f2:	0020      	movs	r0, r4
 80084f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80084f6:	46c0      	nop			; (mov r8, r8)
 80084f8:	0800c2a8 	.word	0x0800c2a8
 80084fc:	0800c319 	.word	0x0800c319

08008500 <__s2b>:
 8008500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008502:	0006      	movs	r6, r0
 8008504:	0018      	movs	r0, r3
 8008506:	000c      	movs	r4, r1
 8008508:	3008      	adds	r0, #8
 800850a:	2109      	movs	r1, #9
 800850c:	9301      	str	r3, [sp, #4]
 800850e:	0015      	movs	r5, r2
 8008510:	f7f7 fea0 	bl	8000254 <__divsi3>
 8008514:	2301      	movs	r3, #1
 8008516:	2100      	movs	r1, #0
 8008518:	4283      	cmp	r3, r0
 800851a:	db0a      	blt.n	8008532 <__s2b+0x32>
 800851c:	0030      	movs	r0, r6
 800851e:	f7ff ff43 	bl	80083a8 <_Balloc>
 8008522:	1e01      	subs	r1, r0, #0
 8008524:	d108      	bne.n	8008538 <__s2b+0x38>
 8008526:	000a      	movs	r2, r1
 8008528:	4b19      	ldr	r3, [pc, #100]	; (8008590 <__s2b+0x90>)
 800852a:	481a      	ldr	r0, [pc, #104]	; (8008594 <__s2b+0x94>)
 800852c:	31d3      	adds	r1, #211	; 0xd3
 800852e:	f000 fe2d 	bl	800918c <__assert_func>
 8008532:	005b      	lsls	r3, r3, #1
 8008534:	3101      	adds	r1, #1
 8008536:	e7ef      	b.n	8008518 <__s2b+0x18>
 8008538:	9b08      	ldr	r3, [sp, #32]
 800853a:	6143      	str	r3, [r0, #20]
 800853c:	2301      	movs	r3, #1
 800853e:	6103      	str	r3, [r0, #16]
 8008540:	2d09      	cmp	r5, #9
 8008542:	dd18      	ble.n	8008576 <__s2b+0x76>
 8008544:	0023      	movs	r3, r4
 8008546:	3309      	adds	r3, #9
 8008548:	001f      	movs	r7, r3
 800854a:	9300      	str	r3, [sp, #0]
 800854c:	1964      	adds	r4, r4, r5
 800854e:	783b      	ldrb	r3, [r7, #0]
 8008550:	220a      	movs	r2, #10
 8008552:	0030      	movs	r0, r6
 8008554:	3b30      	subs	r3, #48	; 0x30
 8008556:	f7ff ff8f 	bl	8008478 <__multadd>
 800855a:	3701      	adds	r7, #1
 800855c:	0001      	movs	r1, r0
 800855e:	42a7      	cmp	r7, r4
 8008560:	d1f5      	bne.n	800854e <__s2b+0x4e>
 8008562:	002c      	movs	r4, r5
 8008564:	9b00      	ldr	r3, [sp, #0]
 8008566:	3c08      	subs	r4, #8
 8008568:	191c      	adds	r4, r3, r4
 800856a:	002f      	movs	r7, r5
 800856c:	9b01      	ldr	r3, [sp, #4]
 800856e:	429f      	cmp	r7, r3
 8008570:	db04      	blt.n	800857c <__s2b+0x7c>
 8008572:	0008      	movs	r0, r1
 8008574:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008576:	2509      	movs	r5, #9
 8008578:	340a      	adds	r4, #10
 800857a:	e7f6      	b.n	800856a <__s2b+0x6a>
 800857c:	1b63      	subs	r3, r4, r5
 800857e:	5ddb      	ldrb	r3, [r3, r7]
 8008580:	220a      	movs	r2, #10
 8008582:	0030      	movs	r0, r6
 8008584:	3b30      	subs	r3, #48	; 0x30
 8008586:	f7ff ff77 	bl	8008478 <__multadd>
 800858a:	3701      	adds	r7, #1
 800858c:	0001      	movs	r1, r0
 800858e:	e7ed      	b.n	800856c <__s2b+0x6c>
 8008590:	0800c2a8 	.word	0x0800c2a8
 8008594:	0800c319 	.word	0x0800c319

08008598 <__hi0bits>:
 8008598:	0003      	movs	r3, r0
 800859a:	0c02      	lsrs	r2, r0, #16
 800859c:	2000      	movs	r0, #0
 800859e:	4282      	cmp	r2, r0
 80085a0:	d101      	bne.n	80085a6 <__hi0bits+0xe>
 80085a2:	041b      	lsls	r3, r3, #16
 80085a4:	3010      	adds	r0, #16
 80085a6:	0e1a      	lsrs	r2, r3, #24
 80085a8:	d101      	bne.n	80085ae <__hi0bits+0x16>
 80085aa:	3008      	adds	r0, #8
 80085ac:	021b      	lsls	r3, r3, #8
 80085ae:	0f1a      	lsrs	r2, r3, #28
 80085b0:	d101      	bne.n	80085b6 <__hi0bits+0x1e>
 80085b2:	3004      	adds	r0, #4
 80085b4:	011b      	lsls	r3, r3, #4
 80085b6:	0f9a      	lsrs	r2, r3, #30
 80085b8:	d101      	bne.n	80085be <__hi0bits+0x26>
 80085ba:	3002      	adds	r0, #2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	2b00      	cmp	r3, #0
 80085c0:	db03      	blt.n	80085ca <__hi0bits+0x32>
 80085c2:	3001      	adds	r0, #1
 80085c4:	005b      	lsls	r3, r3, #1
 80085c6:	d400      	bmi.n	80085ca <__hi0bits+0x32>
 80085c8:	2020      	movs	r0, #32
 80085ca:	4770      	bx	lr

080085cc <__lo0bits>:
 80085cc:	6803      	ldr	r3, [r0, #0]
 80085ce:	0001      	movs	r1, r0
 80085d0:	2207      	movs	r2, #7
 80085d2:	0018      	movs	r0, r3
 80085d4:	4010      	ands	r0, r2
 80085d6:	4213      	tst	r3, r2
 80085d8:	d00d      	beq.n	80085f6 <__lo0bits+0x2a>
 80085da:	3a06      	subs	r2, #6
 80085dc:	2000      	movs	r0, #0
 80085de:	4213      	tst	r3, r2
 80085e0:	d105      	bne.n	80085ee <__lo0bits+0x22>
 80085e2:	3002      	adds	r0, #2
 80085e4:	4203      	tst	r3, r0
 80085e6:	d003      	beq.n	80085f0 <__lo0bits+0x24>
 80085e8:	40d3      	lsrs	r3, r2
 80085ea:	0010      	movs	r0, r2
 80085ec:	600b      	str	r3, [r1, #0]
 80085ee:	4770      	bx	lr
 80085f0:	089b      	lsrs	r3, r3, #2
 80085f2:	600b      	str	r3, [r1, #0]
 80085f4:	e7fb      	b.n	80085ee <__lo0bits+0x22>
 80085f6:	b29a      	uxth	r2, r3
 80085f8:	2a00      	cmp	r2, #0
 80085fa:	d101      	bne.n	8008600 <__lo0bits+0x34>
 80085fc:	2010      	movs	r0, #16
 80085fe:	0c1b      	lsrs	r3, r3, #16
 8008600:	b2da      	uxtb	r2, r3
 8008602:	2a00      	cmp	r2, #0
 8008604:	d101      	bne.n	800860a <__lo0bits+0x3e>
 8008606:	3008      	adds	r0, #8
 8008608:	0a1b      	lsrs	r3, r3, #8
 800860a:	071a      	lsls	r2, r3, #28
 800860c:	d101      	bne.n	8008612 <__lo0bits+0x46>
 800860e:	3004      	adds	r0, #4
 8008610:	091b      	lsrs	r3, r3, #4
 8008612:	079a      	lsls	r2, r3, #30
 8008614:	d101      	bne.n	800861a <__lo0bits+0x4e>
 8008616:	3002      	adds	r0, #2
 8008618:	089b      	lsrs	r3, r3, #2
 800861a:	07da      	lsls	r2, r3, #31
 800861c:	d4e9      	bmi.n	80085f2 <__lo0bits+0x26>
 800861e:	3001      	adds	r0, #1
 8008620:	085b      	lsrs	r3, r3, #1
 8008622:	d1e6      	bne.n	80085f2 <__lo0bits+0x26>
 8008624:	2020      	movs	r0, #32
 8008626:	e7e2      	b.n	80085ee <__lo0bits+0x22>

08008628 <__i2b>:
 8008628:	b510      	push	{r4, lr}
 800862a:	000c      	movs	r4, r1
 800862c:	2101      	movs	r1, #1
 800862e:	f7ff febb 	bl	80083a8 <_Balloc>
 8008632:	2800      	cmp	r0, #0
 8008634:	d107      	bne.n	8008646 <__i2b+0x1e>
 8008636:	2146      	movs	r1, #70	; 0x46
 8008638:	4c05      	ldr	r4, [pc, #20]	; (8008650 <__i2b+0x28>)
 800863a:	0002      	movs	r2, r0
 800863c:	4b05      	ldr	r3, [pc, #20]	; (8008654 <__i2b+0x2c>)
 800863e:	0020      	movs	r0, r4
 8008640:	31ff      	adds	r1, #255	; 0xff
 8008642:	f000 fda3 	bl	800918c <__assert_func>
 8008646:	2301      	movs	r3, #1
 8008648:	6144      	str	r4, [r0, #20]
 800864a:	6103      	str	r3, [r0, #16]
 800864c:	bd10      	pop	{r4, pc}
 800864e:	46c0      	nop			; (mov r8, r8)
 8008650:	0800c319 	.word	0x0800c319
 8008654:	0800c2a8 	.word	0x0800c2a8

08008658 <__multiply>:
 8008658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800865a:	0015      	movs	r5, r2
 800865c:	690a      	ldr	r2, [r1, #16]
 800865e:	692b      	ldr	r3, [r5, #16]
 8008660:	000c      	movs	r4, r1
 8008662:	b08b      	sub	sp, #44	; 0x2c
 8008664:	429a      	cmp	r2, r3
 8008666:	da01      	bge.n	800866c <__multiply+0x14>
 8008668:	002c      	movs	r4, r5
 800866a:	000d      	movs	r5, r1
 800866c:	6927      	ldr	r7, [r4, #16]
 800866e:	692e      	ldr	r6, [r5, #16]
 8008670:	6861      	ldr	r1, [r4, #4]
 8008672:	19bb      	adds	r3, r7, r6
 8008674:	9303      	str	r3, [sp, #12]
 8008676:	68a3      	ldr	r3, [r4, #8]
 8008678:	19ba      	adds	r2, r7, r6
 800867a:	4293      	cmp	r3, r2
 800867c:	da00      	bge.n	8008680 <__multiply+0x28>
 800867e:	3101      	adds	r1, #1
 8008680:	f7ff fe92 	bl	80083a8 <_Balloc>
 8008684:	9002      	str	r0, [sp, #8]
 8008686:	2800      	cmp	r0, #0
 8008688:	d106      	bne.n	8008698 <__multiply+0x40>
 800868a:	21b1      	movs	r1, #177	; 0xb1
 800868c:	4b48      	ldr	r3, [pc, #288]	; (80087b0 <__multiply+0x158>)
 800868e:	4849      	ldr	r0, [pc, #292]	; (80087b4 <__multiply+0x15c>)
 8008690:	9a02      	ldr	r2, [sp, #8]
 8008692:	0049      	lsls	r1, r1, #1
 8008694:	f000 fd7a 	bl	800918c <__assert_func>
 8008698:	9b02      	ldr	r3, [sp, #8]
 800869a:	2200      	movs	r2, #0
 800869c:	3314      	adds	r3, #20
 800869e:	469c      	mov	ip, r3
 80086a0:	19bb      	adds	r3, r7, r6
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	4463      	add	r3, ip
 80086a6:	9304      	str	r3, [sp, #16]
 80086a8:	4663      	mov	r3, ip
 80086aa:	9904      	ldr	r1, [sp, #16]
 80086ac:	428b      	cmp	r3, r1
 80086ae:	d32a      	bcc.n	8008706 <__multiply+0xae>
 80086b0:	0023      	movs	r3, r4
 80086b2:	00bf      	lsls	r7, r7, #2
 80086b4:	3314      	adds	r3, #20
 80086b6:	3514      	adds	r5, #20
 80086b8:	9308      	str	r3, [sp, #32]
 80086ba:	00b6      	lsls	r6, r6, #2
 80086bc:	19db      	adds	r3, r3, r7
 80086be:	9305      	str	r3, [sp, #20]
 80086c0:	19ab      	adds	r3, r5, r6
 80086c2:	9309      	str	r3, [sp, #36]	; 0x24
 80086c4:	2304      	movs	r3, #4
 80086c6:	9306      	str	r3, [sp, #24]
 80086c8:	0023      	movs	r3, r4
 80086ca:	9a05      	ldr	r2, [sp, #20]
 80086cc:	3315      	adds	r3, #21
 80086ce:	9501      	str	r5, [sp, #4]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d305      	bcc.n	80086e0 <__multiply+0x88>
 80086d4:	1b13      	subs	r3, r2, r4
 80086d6:	3b15      	subs	r3, #21
 80086d8:	089b      	lsrs	r3, r3, #2
 80086da:	3301      	adds	r3, #1
 80086dc:	009b      	lsls	r3, r3, #2
 80086de:	9306      	str	r3, [sp, #24]
 80086e0:	9b01      	ldr	r3, [sp, #4]
 80086e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d310      	bcc.n	800870a <__multiply+0xb2>
 80086e8:	9b03      	ldr	r3, [sp, #12]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	dd05      	ble.n	80086fa <__multiply+0xa2>
 80086ee:	9b04      	ldr	r3, [sp, #16]
 80086f0:	3b04      	subs	r3, #4
 80086f2:	9304      	str	r3, [sp, #16]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d056      	beq.n	80087a8 <__multiply+0x150>
 80086fa:	9b02      	ldr	r3, [sp, #8]
 80086fc:	9a03      	ldr	r2, [sp, #12]
 80086fe:	0018      	movs	r0, r3
 8008700:	611a      	str	r2, [r3, #16]
 8008702:	b00b      	add	sp, #44	; 0x2c
 8008704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008706:	c304      	stmia	r3!, {r2}
 8008708:	e7cf      	b.n	80086aa <__multiply+0x52>
 800870a:	9b01      	ldr	r3, [sp, #4]
 800870c:	6818      	ldr	r0, [r3, #0]
 800870e:	b280      	uxth	r0, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	d01e      	beq.n	8008752 <__multiply+0xfa>
 8008714:	4667      	mov	r7, ip
 8008716:	2500      	movs	r5, #0
 8008718:	9e08      	ldr	r6, [sp, #32]
 800871a:	ce02      	ldmia	r6!, {r1}
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	9307      	str	r3, [sp, #28]
 8008720:	b28b      	uxth	r3, r1
 8008722:	4343      	muls	r3, r0
 8008724:	001a      	movs	r2, r3
 8008726:	466b      	mov	r3, sp
 8008728:	8b9b      	ldrh	r3, [r3, #28]
 800872a:	18d3      	adds	r3, r2, r3
 800872c:	195b      	adds	r3, r3, r5
 800872e:	0c0d      	lsrs	r5, r1, #16
 8008730:	4345      	muls	r5, r0
 8008732:	9a07      	ldr	r2, [sp, #28]
 8008734:	0c11      	lsrs	r1, r2, #16
 8008736:	1869      	adds	r1, r5, r1
 8008738:	0c1a      	lsrs	r2, r3, #16
 800873a:	188a      	adds	r2, r1, r2
 800873c:	b29b      	uxth	r3, r3
 800873e:	0c15      	lsrs	r5, r2, #16
 8008740:	0412      	lsls	r2, r2, #16
 8008742:	431a      	orrs	r2, r3
 8008744:	9b05      	ldr	r3, [sp, #20]
 8008746:	c704      	stmia	r7!, {r2}
 8008748:	42b3      	cmp	r3, r6
 800874a:	d8e6      	bhi.n	800871a <__multiply+0xc2>
 800874c:	4663      	mov	r3, ip
 800874e:	9a06      	ldr	r2, [sp, #24]
 8008750:	509d      	str	r5, [r3, r2]
 8008752:	9b01      	ldr	r3, [sp, #4]
 8008754:	6818      	ldr	r0, [r3, #0]
 8008756:	0c00      	lsrs	r0, r0, #16
 8008758:	d020      	beq.n	800879c <__multiply+0x144>
 800875a:	4663      	mov	r3, ip
 800875c:	0025      	movs	r5, r4
 800875e:	4661      	mov	r1, ip
 8008760:	2700      	movs	r7, #0
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	3514      	adds	r5, #20
 8008766:	682a      	ldr	r2, [r5, #0]
 8008768:	680e      	ldr	r6, [r1, #0]
 800876a:	b292      	uxth	r2, r2
 800876c:	4342      	muls	r2, r0
 800876e:	0c36      	lsrs	r6, r6, #16
 8008770:	1992      	adds	r2, r2, r6
 8008772:	19d2      	adds	r2, r2, r7
 8008774:	0416      	lsls	r6, r2, #16
 8008776:	b29b      	uxth	r3, r3
 8008778:	431e      	orrs	r6, r3
 800877a:	600e      	str	r6, [r1, #0]
 800877c:	cd40      	ldmia	r5!, {r6}
 800877e:	684b      	ldr	r3, [r1, #4]
 8008780:	0c36      	lsrs	r6, r6, #16
 8008782:	4346      	muls	r6, r0
 8008784:	b29b      	uxth	r3, r3
 8008786:	0c12      	lsrs	r2, r2, #16
 8008788:	18f3      	adds	r3, r6, r3
 800878a:	189b      	adds	r3, r3, r2
 800878c:	9a05      	ldr	r2, [sp, #20]
 800878e:	0c1f      	lsrs	r7, r3, #16
 8008790:	3104      	adds	r1, #4
 8008792:	42aa      	cmp	r2, r5
 8008794:	d8e7      	bhi.n	8008766 <__multiply+0x10e>
 8008796:	4662      	mov	r2, ip
 8008798:	9906      	ldr	r1, [sp, #24]
 800879a:	5053      	str	r3, [r2, r1]
 800879c:	9b01      	ldr	r3, [sp, #4]
 800879e:	3304      	adds	r3, #4
 80087a0:	9301      	str	r3, [sp, #4]
 80087a2:	2304      	movs	r3, #4
 80087a4:	449c      	add	ip, r3
 80087a6:	e79b      	b.n	80086e0 <__multiply+0x88>
 80087a8:	9b03      	ldr	r3, [sp, #12]
 80087aa:	3b01      	subs	r3, #1
 80087ac:	9303      	str	r3, [sp, #12]
 80087ae:	e79b      	b.n	80086e8 <__multiply+0x90>
 80087b0:	0800c2a8 	.word	0x0800c2a8
 80087b4:	0800c319 	.word	0x0800c319

080087b8 <__pow5mult>:
 80087b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ba:	2303      	movs	r3, #3
 80087bc:	0015      	movs	r5, r2
 80087be:	0007      	movs	r7, r0
 80087c0:	000e      	movs	r6, r1
 80087c2:	401a      	ands	r2, r3
 80087c4:	421d      	tst	r5, r3
 80087c6:	d008      	beq.n	80087da <__pow5mult+0x22>
 80087c8:	4925      	ldr	r1, [pc, #148]	; (8008860 <__pow5mult+0xa8>)
 80087ca:	3a01      	subs	r2, #1
 80087cc:	0092      	lsls	r2, r2, #2
 80087ce:	5852      	ldr	r2, [r2, r1]
 80087d0:	2300      	movs	r3, #0
 80087d2:	0031      	movs	r1, r6
 80087d4:	f7ff fe50 	bl	8008478 <__multadd>
 80087d8:	0006      	movs	r6, r0
 80087da:	10ad      	asrs	r5, r5, #2
 80087dc:	d03d      	beq.n	800885a <__pow5mult+0xa2>
 80087de:	69fc      	ldr	r4, [r7, #28]
 80087e0:	2c00      	cmp	r4, #0
 80087e2:	d10f      	bne.n	8008804 <__pow5mult+0x4c>
 80087e4:	2010      	movs	r0, #16
 80087e6:	f7fc fe3b 	bl	8005460 <malloc>
 80087ea:	1e02      	subs	r2, r0, #0
 80087ec:	61f8      	str	r0, [r7, #28]
 80087ee:	d105      	bne.n	80087fc <__pow5mult+0x44>
 80087f0:	21b4      	movs	r1, #180	; 0xb4
 80087f2:	4b1c      	ldr	r3, [pc, #112]	; (8008864 <__pow5mult+0xac>)
 80087f4:	481c      	ldr	r0, [pc, #112]	; (8008868 <__pow5mult+0xb0>)
 80087f6:	31ff      	adds	r1, #255	; 0xff
 80087f8:	f000 fcc8 	bl	800918c <__assert_func>
 80087fc:	6044      	str	r4, [r0, #4]
 80087fe:	6084      	str	r4, [r0, #8]
 8008800:	6004      	str	r4, [r0, #0]
 8008802:	60c4      	str	r4, [r0, #12]
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	689c      	ldr	r4, [r3, #8]
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	2c00      	cmp	r4, #0
 800880c:	d108      	bne.n	8008820 <__pow5mult+0x68>
 800880e:	0038      	movs	r0, r7
 8008810:	4916      	ldr	r1, [pc, #88]	; (800886c <__pow5mult+0xb4>)
 8008812:	f7ff ff09 	bl	8008628 <__i2b>
 8008816:	9b01      	ldr	r3, [sp, #4]
 8008818:	0004      	movs	r4, r0
 800881a:	6098      	str	r0, [r3, #8]
 800881c:	2300      	movs	r3, #0
 800881e:	6003      	str	r3, [r0, #0]
 8008820:	2301      	movs	r3, #1
 8008822:	421d      	tst	r5, r3
 8008824:	d00a      	beq.n	800883c <__pow5mult+0x84>
 8008826:	0031      	movs	r1, r6
 8008828:	0022      	movs	r2, r4
 800882a:	0038      	movs	r0, r7
 800882c:	f7ff ff14 	bl	8008658 <__multiply>
 8008830:	0031      	movs	r1, r6
 8008832:	9001      	str	r0, [sp, #4]
 8008834:	0038      	movs	r0, r7
 8008836:	f7ff fdfb 	bl	8008430 <_Bfree>
 800883a:	9e01      	ldr	r6, [sp, #4]
 800883c:	106d      	asrs	r5, r5, #1
 800883e:	d00c      	beq.n	800885a <__pow5mult+0xa2>
 8008840:	6820      	ldr	r0, [r4, #0]
 8008842:	2800      	cmp	r0, #0
 8008844:	d107      	bne.n	8008856 <__pow5mult+0x9e>
 8008846:	0022      	movs	r2, r4
 8008848:	0021      	movs	r1, r4
 800884a:	0038      	movs	r0, r7
 800884c:	f7ff ff04 	bl	8008658 <__multiply>
 8008850:	2300      	movs	r3, #0
 8008852:	6020      	str	r0, [r4, #0]
 8008854:	6003      	str	r3, [r0, #0]
 8008856:	0004      	movs	r4, r0
 8008858:	e7e2      	b.n	8008820 <__pow5mult+0x68>
 800885a:	0030      	movs	r0, r6
 800885c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800885e:	46c0      	nop			; (mov r8, r8)
 8008860:	0800c468 	.word	0x0800c468
 8008864:	0800c239 	.word	0x0800c239
 8008868:	0800c319 	.word	0x0800c319
 800886c:	00000271 	.word	0x00000271

08008870 <__lshift>:
 8008870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008872:	000c      	movs	r4, r1
 8008874:	0017      	movs	r7, r2
 8008876:	6923      	ldr	r3, [r4, #16]
 8008878:	1155      	asrs	r5, r2, #5
 800887a:	b087      	sub	sp, #28
 800887c:	18eb      	adds	r3, r5, r3
 800887e:	9302      	str	r3, [sp, #8]
 8008880:	3301      	adds	r3, #1
 8008882:	9301      	str	r3, [sp, #4]
 8008884:	6849      	ldr	r1, [r1, #4]
 8008886:	68a3      	ldr	r3, [r4, #8]
 8008888:	9004      	str	r0, [sp, #16]
 800888a:	9a01      	ldr	r2, [sp, #4]
 800888c:	4293      	cmp	r3, r2
 800888e:	db10      	blt.n	80088b2 <__lshift+0x42>
 8008890:	9804      	ldr	r0, [sp, #16]
 8008892:	f7ff fd89 	bl	80083a8 <_Balloc>
 8008896:	2300      	movs	r3, #0
 8008898:	0002      	movs	r2, r0
 800889a:	0006      	movs	r6, r0
 800889c:	0019      	movs	r1, r3
 800889e:	3214      	adds	r2, #20
 80088a0:	4298      	cmp	r0, r3
 80088a2:	d10c      	bne.n	80088be <__lshift+0x4e>
 80088a4:	31df      	adds	r1, #223	; 0xdf
 80088a6:	0032      	movs	r2, r6
 80088a8:	4b26      	ldr	r3, [pc, #152]	; (8008944 <__lshift+0xd4>)
 80088aa:	4827      	ldr	r0, [pc, #156]	; (8008948 <__lshift+0xd8>)
 80088ac:	31ff      	adds	r1, #255	; 0xff
 80088ae:	f000 fc6d 	bl	800918c <__assert_func>
 80088b2:	3101      	adds	r1, #1
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	e7e8      	b.n	800888a <__lshift+0x1a>
 80088b8:	0098      	lsls	r0, r3, #2
 80088ba:	5011      	str	r1, [r2, r0]
 80088bc:	3301      	adds	r3, #1
 80088be:	42ab      	cmp	r3, r5
 80088c0:	dbfa      	blt.n	80088b8 <__lshift+0x48>
 80088c2:	43eb      	mvns	r3, r5
 80088c4:	17db      	asrs	r3, r3, #31
 80088c6:	401d      	ands	r5, r3
 80088c8:	211f      	movs	r1, #31
 80088ca:	0023      	movs	r3, r4
 80088cc:	0038      	movs	r0, r7
 80088ce:	00ad      	lsls	r5, r5, #2
 80088d0:	1955      	adds	r5, r2, r5
 80088d2:	6922      	ldr	r2, [r4, #16]
 80088d4:	3314      	adds	r3, #20
 80088d6:	0092      	lsls	r2, r2, #2
 80088d8:	4008      	ands	r0, r1
 80088da:	4684      	mov	ip, r0
 80088dc:	189a      	adds	r2, r3, r2
 80088de:	420f      	tst	r7, r1
 80088e0:	d02a      	beq.n	8008938 <__lshift+0xc8>
 80088e2:	3101      	adds	r1, #1
 80088e4:	1a09      	subs	r1, r1, r0
 80088e6:	9105      	str	r1, [sp, #20]
 80088e8:	2100      	movs	r1, #0
 80088ea:	9503      	str	r5, [sp, #12]
 80088ec:	4667      	mov	r7, ip
 80088ee:	6818      	ldr	r0, [r3, #0]
 80088f0:	40b8      	lsls	r0, r7
 80088f2:	4308      	orrs	r0, r1
 80088f4:	9903      	ldr	r1, [sp, #12]
 80088f6:	c101      	stmia	r1!, {r0}
 80088f8:	9103      	str	r1, [sp, #12]
 80088fa:	9805      	ldr	r0, [sp, #20]
 80088fc:	cb02      	ldmia	r3!, {r1}
 80088fe:	40c1      	lsrs	r1, r0
 8008900:	429a      	cmp	r2, r3
 8008902:	d8f3      	bhi.n	80088ec <__lshift+0x7c>
 8008904:	0020      	movs	r0, r4
 8008906:	3015      	adds	r0, #21
 8008908:	2304      	movs	r3, #4
 800890a:	4282      	cmp	r2, r0
 800890c:	d304      	bcc.n	8008918 <__lshift+0xa8>
 800890e:	1b13      	subs	r3, r2, r4
 8008910:	3b15      	subs	r3, #21
 8008912:	089b      	lsrs	r3, r3, #2
 8008914:	3301      	adds	r3, #1
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	50e9      	str	r1, [r5, r3]
 800891a:	2900      	cmp	r1, #0
 800891c:	d002      	beq.n	8008924 <__lshift+0xb4>
 800891e:	9b02      	ldr	r3, [sp, #8]
 8008920:	3302      	adds	r3, #2
 8008922:	9301      	str	r3, [sp, #4]
 8008924:	9b01      	ldr	r3, [sp, #4]
 8008926:	9804      	ldr	r0, [sp, #16]
 8008928:	3b01      	subs	r3, #1
 800892a:	0021      	movs	r1, r4
 800892c:	6133      	str	r3, [r6, #16]
 800892e:	f7ff fd7f 	bl	8008430 <_Bfree>
 8008932:	0030      	movs	r0, r6
 8008934:	b007      	add	sp, #28
 8008936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008938:	cb02      	ldmia	r3!, {r1}
 800893a:	c502      	stmia	r5!, {r1}
 800893c:	429a      	cmp	r2, r3
 800893e:	d8fb      	bhi.n	8008938 <__lshift+0xc8>
 8008940:	e7f0      	b.n	8008924 <__lshift+0xb4>
 8008942:	46c0      	nop			; (mov r8, r8)
 8008944:	0800c2a8 	.word	0x0800c2a8
 8008948:	0800c319 	.word	0x0800c319

0800894c <__mcmp>:
 800894c:	b530      	push	{r4, r5, lr}
 800894e:	690b      	ldr	r3, [r1, #16]
 8008950:	6904      	ldr	r4, [r0, #16]
 8008952:	0002      	movs	r2, r0
 8008954:	1ae0      	subs	r0, r4, r3
 8008956:	429c      	cmp	r4, r3
 8008958:	d10e      	bne.n	8008978 <__mcmp+0x2c>
 800895a:	3214      	adds	r2, #20
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	3114      	adds	r1, #20
 8008960:	0014      	movs	r4, r2
 8008962:	18c9      	adds	r1, r1, r3
 8008964:	18d2      	adds	r2, r2, r3
 8008966:	3a04      	subs	r2, #4
 8008968:	3904      	subs	r1, #4
 800896a:	6815      	ldr	r5, [r2, #0]
 800896c:	680b      	ldr	r3, [r1, #0]
 800896e:	429d      	cmp	r5, r3
 8008970:	d003      	beq.n	800897a <__mcmp+0x2e>
 8008972:	2001      	movs	r0, #1
 8008974:	429d      	cmp	r5, r3
 8008976:	d303      	bcc.n	8008980 <__mcmp+0x34>
 8008978:	bd30      	pop	{r4, r5, pc}
 800897a:	4294      	cmp	r4, r2
 800897c:	d3f3      	bcc.n	8008966 <__mcmp+0x1a>
 800897e:	e7fb      	b.n	8008978 <__mcmp+0x2c>
 8008980:	4240      	negs	r0, r0
 8008982:	e7f9      	b.n	8008978 <__mcmp+0x2c>

08008984 <__mdiff>:
 8008984:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008986:	000e      	movs	r6, r1
 8008988:	0007      	movs	r7, r0
 800898a:	0011      	movs	r1, r2
 800898c:	0030      	movs	r0, r6
 800898e:	b087      	sub	sp, #28
 8008990:	0014      	movs	r4, r2
 8008992:	f7ff ffdb 	bl	800894c <__mcmp>
 8008996:	1e05      	subs	r5, r0, #0
 8008998:	d110      	bne.n	80089bc <__mdiff+0x38>
 800899a:	0001      	movs	r1, r0
 800899c:	0038      	movs	r0, r7
 800899e:	f7ff fd03 	bl	80083a8 <_Balloc>
 80089a2:	1e02      	subs	r2, r0, #0
 80089a4:	d104      	bne.n	80089b0 <__mdiff+0x2c>
 80089a6:	4b3f      	ldr	r3, [pc, #252]	; (8008aa4 <__mdiff+0x120>)
 80089a8:	483f      	ldr	r0, [pc, #252]	; (8008aa8 <__mdiff+0x124>)
 80089aa:	4940      	ldr	r1, [pc, #256]	; (8008aac <__mdiff+0x128>)
 80089ac:	f000 fbee 	bl	800918c <__assert_func>
 80089b0:	2301      	movs	r3, #1
 80089b2:	6145      	str	r5, [r0, #20]
 80089b4:	6103      	str	r3, [r0, #16]
 80089b6:	0010      	movs	r0, r2
 80089b8:	b007      	add	sp, #28
 80089ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089bc:	2301      	movs	r3, #1
 80089be:	9301      	str	r3, [sp, #4]
 80089c0:	2800      	cmp	r0, #0
 80089c2:	db04      	blt.n	80089ce <__mdiff+0x4a>
 80089c4:	0023      	movs	r3, r4
 80089c6:	0034      	movs	r4, r6
 80089c8:	001e      	movs	r6, r3
 80089ca:	2300      	movs	r3, #0
 80089cc:	9301      	str	r3, [sp, #4]
 80089ce:	0038      	movs	r0, r7
 80089d0:	6861      	ldr	r1, [r4, #4]
 80089d2:	f7ff fce9 	bl	80083a8 <_Balloc>
 80089d6:	1e02      	subs	r2, r0, #0
 80089d8:	d103      	bne.n	80089e2 <__mdiff+0x5e>
 80089da:	4b32      	ldr	r3, [pc, #200]	; (8008aa4 <__mdiff+0x120>)
 80089dc:	4832      	ldr	r0, [pc, #200]	; (8008aa8 <__mdiff+0x124>)
 80089de:	4934      	ldr	r1, [pc, #208]	; (8008ab0 <__mdiff+0x12c>)
 80089e0:	e7e4      	b.n	80089ac <__mdiff+0x28>
 80089e2:	9b01      	ldr	r3, [sp, #4]
 80089e4:	2700      	movs	r7, #0
 80089e6:	60c3      	str	r3, [r0, #12]
 80089e8:	6920      	ldr	r0, [r4, #16]
 80089ea:	3414      	adds	r4, #20
 80089ec:	0083      	lsls	r3, r0, #2
 80089ee:	18e3      	adds	r3, r4, r3
 80089f0:	0021      	movs	r1, r4
 80089f2:	9401      	str	r4, [sp, #4]
 80089f4:	0034      	movs	r4, r6
 80089f6:	9302      	str	r3, [sp, #8]
 80089f8:	6933      	ldr	r3, [r6, #16]
 80089fa:	3414      	adds	r4, #20
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	18e3      	adds	r3, r4, r3
 8008a00:	9303      	str	r3, [sp, #12]
 8008a02:	0013      	movs	r3, r2
 8008a04:	3314      	adds	r3, #20
 8008a06:	469c      	mov	ip, r3
 8008a08:	9305      	str	r3, [sp, #20]
 8008a0a:	9104      	str	r1, [sp, #16]
 8008a0c:	9b04      	ldr	r3, [sp, #16]
 8008a0e:	cc02      	ldmia	r4!, {r1}
 8008a10:	cb20      	ldmia	r3!, {r5}
 8008a12:	9304      	str	r3, [sp, #16]
 8008a14:	b2ab      	uxth	r3, r5
 8008a16:	19df      	adds	r7, r3, r7
 8008a18:	b28b      	uxth	r3, r1
 8008a1a:	1afb      	subs	r3, r7, r3
 8008a1c:	0c09      	lsrs	r1, r1, #16
 8008a1e:	0c2d      	lsrs	r5, r5, #16
 8008a20:	1a6d      	subs	r5, r5, r1
 8008a22:	1419      	asrs	r1, r3, #16
 8008a24:	1869      	adds	r1, r5, r1
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	140f      	asrs	r7, r1, #16
 8008a2a:	0409      	lsls	r1, r1, #16
 8008a2c:	4319      	orrs	r1, r3
 8008a2e:	4663      	mov	r3, ip
 8008a30:	c302      	stmia	r3!, {r1}
 8008a32:	469c      	mov	ip, r3
 8008a34:	9b03      	ldr	r3, [sp, #12]
 8008a36:	42a3      	cmp	r3, r4
 8008a38:	d8e8      	bhi.n	8008a0c <__mdiff+0x88>
 8008a3a:	0031      	movs	r1, r6
 8008a3c:	9c03      	ldr	r4, [sp, #12]
 8008a3e:	3115      	adds	r1, #21
 8008a40:	2304      	movs	r3, #4
 8008a42:	428c      	cmp	r4, r1
 8008a44:	d304      	bcc.n	8008a50 <__mdiff+0xcc>
 8008a46:	1ba3      	subs	r3, r4, r6
 8008a48:	3b15      	subs	r3, #21
 8008a4a:	089b      	lsrs	r3, r3, #2
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	9901      	ldr	r1, [sp, #4]
 8008a52:	18cd      	adds	r5, r1, r3
 8008a54:	9905      	ldr	r1, [sp, #20]
 8008a56:	002e      	movs	r6, r5
 8008a58:	18cb      	adds	r3, r1, r3
 8008a5a:	469c      	mov	ip, r3
 8008a5c:	9902      	ldr	r1, [sp, #8]
 8008a5e:	428e      	cmp	r6, r1
 8008a60:	d310      	bcc.n	8008a84 <__mdiff+0x100>
 8008a62:	9e02      	ldr	r6, [sp, #8]
 8008a64:	1ee9      	subs	r1, r5, #3
 8008a66:	2400      	movs	r4, #0
 8008a68:	428e      	cmp	r6, r1
 8008a6a:	d304      	bcc.n	8008a76 <__mdiff+0xf2>
 8008a6c:	0031      	movs	r1, r6
 8008a6e:	3103      	adds	r1, #3
 8008a70:	1b49      	subs	r1, r1, r5
 8008a72:	0889      	lsrs	r1, r1, #2
 8008a74:	008c      	lsls	r4, r1, #2
 8008a76:	191b      	adds	r3, r3, r4
 8008a78:	3b04      	subs	r3, #4
 8008a7a:	6819      	ldr	r1, [r3, #0]
 8008a7c:	2900      	cmp	r1, #0
 8008a7e:	d00f      	beq.n	8008aa0 <__mdiff+0x11c>
 8008a80:	6110      	str	r0, [r2, #16]
 8008a82:	e798      	b.n	80089b6 <__mdiff+0x32>
 8008a84:	ce02      	ldmia	r6!, {r1}
 8008a86:	b28c      	uxth	r4, r1
 8008a88:	19e4      	adds	r4, r4, r7
 8008a8a:	0c0f      	lsrs	r7, r1, #16
 8008a8c:	1421      	asrs	r1, r4, #16
 8008a8e:	1879      	adds	r1, r7, r1
 8008a90:	b2a4      	uxth	r4, r4
 8008a92:	140f      	asrs	r7, r1, #16
 8008a94:	0409      	lsls	r1, r1, #16
 8008a96:	4321      	orrs	r1, r4
 8008a98:	4664      	mov	r4, ip
 8008a9a:	c402      	stmia	r4!, {r1}
 8008a9c:	46a4      	mov	ip, r4
 8008a9e:	e7dd      	b.n	8008a5c <__mdiff+0xd8>
 8008aa0:	3801      	subs	r0, #1
 8008aa2:	e7e9      	b.n	8008a78 <__mdiff+0xf4>
 8008aa4:	0800c2a8 	.word	0x0800c2a8
 8008aa8:	0800c319 	.word	0x0800c319
 8008aac:	00000237 	.word	0x00000237
 8008ab0:	00000245 	.word	0x00000245

08008ab4 <__ulp>:
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	4b0b      	ldr	r3, [pc, #44]	; (8008ae4 <__ulp+0x30>)
 8008ab8:	4019      	ands	r1, r3
 8008aba:	4b0b      	ldr	r3, [pc, #44]	; (8008ae8 <__ulp+0x34>)
 8008abc:	18c9      	adds	r1, r1, r3
 8008abe:	4281      	cmp	r1, r0
 8008ac0:	dc06      	bgt.n	8008ad0 <__ulp+0x1c>
 8008ac2:	4249      	negs	r1, r1
 8008ac4:	150b      	asrs	r3, r1, #20
 8008ac6:	2b13      	cmp	r3, #19
 8008ac8:	dc03      	bgt.n	8008ad2 <__ulp+0x1e>
 8008aca:	2180      	movs	r1, #128	; 0x80
 8008acc:	0309      	lsls	r1, r1, #12
 8008ace:	4119      	asrs	r1, r3
 8008ad0:	4770      	bx	lr
 8008ad2:	3b14      	subs	r3, #20
 8008ad4:	2001      	movs	r0, #1
 8008ad6:	2b1e      	cmp	r3, #30
 8008ad8:	dc02      	bgt.n	8008ae0 <__ulp+0x2c>
 8008ada:	2080      	movs	r0, #128	; 0x80
 8008adc:	0600      	lsls	r0, r0, #24
 8008ade:	40d8      	lsrs	r0, r3
 8008ae0:	2100      	movs	r1, #0
 8008ae2:	e7f5      	b.n	8008ad0 <__ulp+0x1c>
 8008ae4:	7ff00000 	.word	0x7ff00000
 8008ae8:	fcc00000 	.word	0xfcc00000

08008aec <__b2d>:
 8008aec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aee:	0006      	movs	r6, r0
 8008af0:	6903      	ldr	r3, [r0, #16]
 8008af2:	3614      	adds	r6, #20
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	18f3      	adds	r3, r6, r3
 8008af8:	1f1d      	subs	r5, r3, #4
 8008afa:	682c      	ldr	r4, [r5, #0]
 8008afc:	000f      	movs	r7, r1
 8008afe:	0020      	movs	r0, r4
 8008b00:	9301      	str	r3, [sp, #4]
 8008b02:	f7ff fd49 	bl	8008598 <__hi0bits>
 8008b06:	2220      	movs	r2, #32
 8008b08:	1a12      	subs	r2, r2, r0
 8008b0a:	603a      	str	r2, [r7, #0]
 8008b0c:	0003      	movs	r3, r0
 8008b0e:	4a1c      	ldr	r2, [pc, #112]	; (8008b80 <__b2d+0x94>)
 8008b10:	280a      	cmp	r0, #10
 8008b12:	dc15      	bgt.n	8008b40 <__b2d+0x54>
 8008b14:	210b      	movs	r1, #11
 8008b16:	0027      	movs	r7, r4
 8008b18:	1a09      	subs	r1, r1, r0
 8008b1a:	40cf      	lsrs	r7, r1
 8008b1c:	433a      	orrs	r2, r7
 8008b1e:	468c      	mov	ip, r1
 8008b20:	0011      	movs	r1, r2
 8008b22:	2200      	movs	r2, #0
 8008b24:	42ae      	cmp	r6, r5
 8008b26:	d202      	bcs.n	8008b2e <__b2d+0x42>
 8008b28:	9a01      	ldr	r2, [sp, #4]
 8008b2a:	3a08      	subs	r2, #8
 8008b2c:	6812      	ldr	r2, [r2, #0]
 8008b2e:	3315      	adds	r3, #21
 8008b30:	409c      	lsls	r4, r3
 8008b32:	4663      	mov	r3, ip
 8008b34:	0027      	movs	r7, r4
 8008b36:	40da      	lsrs	r2, r3
 8008b38:	4317      	orrs	r7, r2
 8008b3a:	0038      	movs	r0, r7
 8008b3c:	b003      	add	sp, #12
 8008b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b40:	2700      	movs	r7, #0
 8008b42:	42ae      	cmp	r6, r5
 8008b44:	d202      	bcs.n	8008b4c <__b2d+0x60>
 8008b46:	9d01      	ldr	r5, [sp, #4]
 8008b48:	3d08      	subs	r5, #8
 8008b4a:	682f      	ldr	r7, [r5, #0]
 8008b4c:	210b      	movs	r1, #11
 8008b4e:	4249      	negs	r1, r1
 8008b50:	468c      	mov	ip, r1
 8008b52:	449c      	add	ip, r3
 8008b54:	2b0b      	cmp	r3, #11
 8008b56:	d010      	beq.n	8008b7a <__b2d+0x8e>
 8008b58:	4661      	mov	r1, ip
 8008b5a:	2320      	movs	r3, #32
 8008b5c:	408c      	lsls	r4, r1
 8008b5e:	1a5b      	subs	r3, r3, r1
 8008b60:	0039      	movs	r1, r7
 8008b62:	40d9      	lsrs	r1, r3
 8008b64:	430c      	orrs	r4, r1
 8008b66:	4322      	orrs	r2, r4
 8008b68:	0011      	movs	r1, r2
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	42b5      	cmp	r5, r6
 8008b6e:	d901      	bls.n	8008b74 <__b2d+0x88>
 8008b70:	3d04      	subs	r5, #4
 8008b72:	682a      	ldr	r2, [r5, #0]
 8008b74:	4664      	mov	r4, ip
 8008b76:	40a7      	lsls	r7, r4
 8008b78:	e7dd      	b.n	8008b36 <__b2d+0x4a>
 8008b7a:	4322      	orrs	r2, r4
 8008b7c:	0011      	movs	r1, r2
 8008b7e:	e7dc      	b.n	8008b3a <__b2d+0x4e>
 8008b80:	3ff00000 	.word	0x3ff00000

08008b84 <__d2b>:
 8008b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b86:	2101      	movs	r1, #1
 8008b88:	0014      	movs	r4, r2
 8008b8a:	001d      	movs	r5, r3
 8008b8c:	9f08      	ldr	r7, [sp, #32]
 8008b8e:	f7ff fc0b 	bl	80083a8 <_Balloc>
 8008b92:	1e06      	subs	r6, r0, #0
 8008b94:	d105      	bne.n	8008ba2 <__d2b+0x1e>
 8008b96:	0032      	movs	r2, r6
 8008b98:	4b24      	ldr	r3, [pc, #144]	; (8008c2c <__d2b+0xa8>)
 8008b9a:	4825      	ldr	r0, [pc, #148]	; (8008c30 <__d2b+0xac>)
 8008b9c:	4925      	ldr	r1, [pc, #148]	; (8008c34 <__d2b+0xb0>)
 8008b9e:	f000 faf5 	bl	800918c <__assert_func>
 8008ba2:	032b      	lsls	r3, r5, #12
 8008ba4:	006d      	lsls	r5, r5, #1
 8008ba6:	0b1b      	lsrs	r3, r3, #12
 8008ba8:	0d6d      	lsrs	r5, r5, #21
 8008baa:	d125      	bne.n	8008bf8 <__d2b+0x74>
 8008bac:	9301      	str	r3, [sp, #4]
 8008bae:	2c00      	cmp	r4, #0
 8008bb0:	d028      	beq.n	8008c04 <__d2b+0x80>
 8008bb2:	4668      	mov	r0, sp
 8008bb4:	9400      	str	r4, [sp, #0]
 8008bb6:	f7ff fd09 	bl	80085cc <__lo0bits>
 8008bba:	9b01      	ldr	r3, [sp, #4]
 8008bbc:	9900      	ldr	r1, [sp, #0]
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d01e      	beq.n	8008c00 <__d2b+0x7c>
 8008bc2:	2220      	movs	r2, #32
 8008bc4:	001c      	movs	r4, r3
 8008bc6:	1a12      	subs	r2, r2, r0
 8008bc8:	4094      	lsls	r4, r2
 8008bca:	0022      	movs	r2, r4
 8008bcc:	40c3      	lsrs	r3, r0
 8008bce:	430a      	orrs	r2, r1
 8008bd0:	6172      	str	r2, [r6, #20]
 8008bd2:	9301      	str	r3, [sp, #4]
 8008bd4:	9c01      	ldr	r4, [sp, #4]
 8008bd6:	61b4      	str	r4, [r6, #24]
 8008bd8:	1e63      	subs	r3, r4, #1
 8008bda:	419c      	sbcs	r4, r3
 8008bdc:	3401      	adds	r4, #1
 8008bde:	6134      	str	r4, [r6, #16]
 8008be0:	2d00      	cmp	r5, #0
 8008be2:	d017      	beq.n	8008c14 <__d2b+0x90>
 8008be4:	2435      	movs	r4, #53	; 0x35
 8008be6:	4b14      	ldr	r3, [pc, #80]	; (8008c38 <__d2b+0xb4>)
 8008be8:	18ed      	adds	r5, r5, r3
 8008bea:	182d      	adds	r5, r5, r0
 8008bec:	603d      	str	r5, [r7, #0]
 8008bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bf0:	1a24      	subs	r4, r4, r0
 8008bf2:	601c      	str	r4, [r3, #0]
 8008bf4:	0030      	movs	r0, r6
 8008bf6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008bf8:	2280      	movs	r2, #128	; 0x80
 8008bfa:	0352      	lsls	r2, r2, #13
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	e7d5      	b.n	8008bac <__d2b+0x28>
 8008c00:	6171      	str	r1, [r6, #20]
 8008c02:	e7e7      	b.n	8008bd4 <__d2b+0x50>
 8008c04:	a801      	add	r0, sp, #4
 8008c06:	f7ff fce1 	bl	80085cc <__lo0bits>
 8008c0a:	9b01      	ldr	r3, [sp, #4]
 8008c0c:	2401      	movs	r4, #1
 8008c0e:	6173      	str	r3, [r6, #20]
 8008c10:	3020      	adds	r0, #32
 8008c12:	e7e4      	b.n	8008bde <__d2b+0x5a>
 8008c14:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <__d2b+0xb8>)
 8008c16:	18c0      	adds	r0, r0, r3
 8008c18:	4b09      	ldr	r3, [pc, #36]	; (8008c40 <__d2b+0xbc>)
 8008c1a:	6038      	str	r0, [r7, #0]
 8008c1c:	18e3      	adds	r3, r4, r3
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	18f3      	adds	r3, r6, r3
 8008c22:	6958      	ldr	r0, [r3, #20]
 8008c24:	f7ff fcb8 	bl	8008598 <__hi0bits>
 8008c28:	0164      	lsls	r4, r4, #5
 8008c2a:	e7e0      	b.n	8008bee <__d2b+0x6a>
 8008c2c:	0800c2a8 	.word	0x0800c2a8
 8008c30:	0800c319 	.word	0x0800c319
 8008c34:	0000030f 	.word	0x0000030f
 8008c38:	fffffbcd 	.word	0xfffffbcd
 8008c3c:	fffffbce 	.word	0xfffffbce
 8008c40:	3fffffff 	.word	0x3fffffff

08008c44 <__ratio>:
 8008c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c46:	b087      	sub	sp, #28
 8008c48:	000f      	movs	r7, r1
 8008c4a:	a904      	add	r1, sp, #16
 8008c4c:	0006      	movs	r6, r0
 8008c4e:	f7ff ff4d 	bl	8008aec <__b2d>
 8008c52:	9000      	str	r0, [sp, #0]
 8008c54:	9101      	str	r1, [sp, #4]
 8008c56:	9c00      	ldr	r4, [sp, #0]
 8008c58:	9d01      	ldr	r5, [sp, #4]
 8008c5a:	0038      	movs	r0, r7
 8008c5c:	a905      	add	r1, sp, #20
 8008c5e:	f7ff ff45 	bl	8008aec <__b2d>
 8008c62:	9002      	str	r0, [sp, #8]
 8008c64:	9103      	str	r1, [sp, #12]
 8008c66:	9a02      	ldr	r2, [sp, #8]
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	6930      	ldr	r0, [r6, #16]
 8008c6c:	6939      	ldr	r1, [r7, #16]
 8008c6e:	9e04      	ldr	r6, [sp, #16]
 8008c70:	1a40      	subs	r0, r0, r1
 8008c72:	9905      	ldr	r1, [sp, #20]
 8008c74:	0140      	lsls	r0, r0, #5
 8008c76:	1a71      	subs	r1, r6, r1
 8008c78:	1841      	adds	r1, r0, r1
 8008c7a:	0508      	lsls	r0, r1, #20
 8008c7c:	2900      	cmp	r1, #0
 8008c7e:	dd07      	ble.n	8008c90 <__ratio+0x4c>
 8008c80:	9901      	ldr	r1, [sp, #4]
 8008c82:	1845      	adds	r5, r0, r1
 8008c84:	0020      	movs	r0, r4
 8008c86:	0029      	movs	r1, r5
 8008c88:	f7f7 ffde 	bl	8000c48 <__aeabi_ddiv>
 8008c8c:	b007      	add	sp, #28
 8008c8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c90:	9903      	ldr	r1, [sp, #12]
 8008c92:	1a0b      	subs	r3, r1, r0
 8008c94:	e7f6      	b.n	8008c84 <__ratio+0x40>

08008c96 <__copybits>:
 8008c96:	b570      	push	{r4, r5, r6, lr}
 8008c98:	0014      	movs	r4, r2
 8008c9a:	0005      	movs	r5, r0
 8008c9c:	3901      	subs	r1, #1
 8008c9e:	6913      	ldr	r3, [r2, #16]
 8008ca0:	1149      	asrs	r1, r1, #5
 8008ca2:	3101      	adds	r1, #1
 8008ca4:	0089      	lsls	r1, r1, #2
 8008ca6:	3414      	adds	r4, #20
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	1841      	adds	r1, r0, r1
 8008cac:	18e3      	adds	r3, r4, r3
 8008cae:	42a3      	cmp	r3, r4
 8008cb0:	d80d      	bhi.n	8008cce <__copybits+0x38>
 8008cb2:	0014      	movs	r4, r2
 8008cb4:	3411      	adds	r4, #17
 8008cb6:	2500      	movs	r5, #0
 8008cb8:	429c      	cmp	r4, r3
 8008cba:	d803      	bhi.n	8008cc4 <__copybits+0x2e>
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	3b11      	subs	r3, #17
 8008cc0:	089b      	lsrs	r3, r3, #2
 8008cc2:	009d      	lsls	r5, r3, #2
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	1940      	adds	r0, r0, r5
 8008cc8:	4281      	cmp	r1, r0
 8008cca:	d803      	bhi.n	8008cd4 <__copybits+0x3e>
 8008ccc:	bd70      	pop	{r4, r5, r6, pc}
 8008cce:	cc40      	ldmia	r4!, {r6}
 8008cd0:	c540      	stmia	r5!, {r6}
 8008cd2:	e7ec      	b.n	8008cae <__copybits+0x18>
 8008cd4:	c008      	stmia	r0!, {r3}
 8008cd6:	e7f7      	b.n	8008cc8 <__copybits+0x32>

08008cd8 <__any_on>:
 8008cd8:	0002      	movs	r2, r0
 8008cda:	6900      	ldr	r0, [r0, #16]
 8008cdc:	b510      	push	{r4, lr}
 8008cde:	3214      	adds	r2, #20
 8008ce0:	114b      	asrs	r3, r1, #5
 8008ce2:	4298      	cmp	r0, r3
 8008ce4:	db13      	blt.n	8008d0e <__any_on+0x36>
 8008ce6:	dd0c      	ble.n	8008d02 <__any_on+0x2a>
 8008ce8:	241f      	movs	r4, #31
 8008cea:	0008      	movs	r0, r1
 8008cec:	4020      	ands	r0, r4
 8008cee:	4221      	tst	r1, r4
 8008cf0:	d007      	beq.n	8008d02 <__any_on+0x2a>
 8008cf2:	0099      	lsls	r1, r3, #2
 8008cf4:	588c      	ldr	r4, [r1, r2]
 8008cf6:	0021      	movs	r1, r4
 8008cf8:	40c1      	lsrs	r1, r0
 8008cfa:	4081      	lsls	r1, r0
 8008cfc:	2001      	movs	r0, #1
 8008cfe:	428c      	cmp	r4, r1
 8008d00:	d104      	bne.n	8008d0c <__any_on+0x34>
 8008d02:	009b      	lsls	r3, r3, #2
 8008d04:	18d3      	adds	r3, r2, r3
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d803      	bhi.n	8008d12 <__any_on+0x3a>
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	bd10      	pop	{r4, pc}
 8008d0e:	0003      	movs	r3, r0
 8008d10:	e7f7      	b.n	8008d02 <__any_on+0x2a>
 8008d12:	3b04      	subs	r3, #4
 8008d14:	6819      	ldr	r1, [r3, #0]
 8008d16:	2900      	cmp	r1, #0
 8008d18:	d0f5      	beq.n	8008d06 <__any_on+0x2e>
 8008d1a:	2001      	movs	r0, #1
 8008d1c:	e7f6      	b.n	8008d0c <__any_on+0x34>

08008d1e <__ascii_wctomb>:
 8008d1e:	0003      	movs	r3, r0
 8008d20:	1e08      	subs	r0, r1, #0
 8008d22:	d005      	beq.n	8008d30 <__ascii_wctomb+0x12>
 8008d24:	2aff      	cmp	r2, #255	; 0xff
 8008d26:	d904      	bls.n	8008d32 <__ascii_wctomb+0x14>
 8008d28:	228a      	movs	r2, #138	; 0x8a
 8008d2a:	2001      	movs	r0, #1
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	4240      	negs	r0, r0
 8008d30:	4770      	bx	lr
 8008d32:	2001      	movs	r0, #1
 8008d34:	700a      	strb	r2, [r1, #0]
 8008d36:	e7fb      	b.n	8008d30 <__ascii_wctomb+0x12>

08008d38 <__ssputs_r>:
 8008d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	9301      	str	r3, [sp, #4]
 8008d3e:	9203      	str	r2, [sp, #12]
 8008d40:	688e      	ldr	r6, [r1, #8]
 8008d42:	9a01      	ldr	r2, [sp, #4]
 8008d44:	0007      	movs	r7, r0
 8008d46:	000c      	movs	r4, r1
 8008d48:	680b      	ldr	r3, [r1, #0]
 8008d4a:	4296      	cmp	r6, r2
 8008d4c:	d831      	bhi.n	8008db2 <__ssputs_r+0x7a>
 8008d4e:	898a      	ldrh	r2, [r1, #12]
 8008d50:	2190      	movs	r1, #144	; 0x90
 8008d52:	00c9      	lsls	r1, r1, #3
 8008d54:	420a      	tst	r2, r1
 8008d56:	d029      	beq.n	8008dac <__ssputs_r+0x74>
 8008d58:	2003      	movs	r0, #3
 8008d5a:	6921      	ldr	r1, [r4, #16]
 8008d5c:	1a5b      	subs	r3, r3, r1
 8008d5e:	9302      	str	r3, [sp, #8]
 8008d60:	6963      	ldr	r3, [r4, #20]
 8008d62:	4343      	muls	r3, r0
 8008d64:	0fdd      	lsrs	r5, r3, #31
 8008d66:	18ed      	adds	r5, r5, r3
 8008d68:	9b01      	ldr	r3, [sp, #4]
 8008d6a:	9802      	ldr	r0, [sp, #8]
 8008d6c:	3301      	adds	r3, #1
 8008d6e:	181b      	adds	r3, r3, r0
 8008d70:	106d      	asrs	r5, r5, #1
 8008d72:	42ab      	cmp	r3, r5
 8008d74:	d900      	bls.n	8008d78 <__ssputs_r+0x40>
 8008d76:	001d      	movs	r5, r3
 8008d78:	0552      	lsls	r2, r2, #21
 8008d7a:	d529      	bpl.n	8008dd0 <__ssputs_r+0x98>
 8008d7c:	0029      	movs	r1, r5
 8008d7e:	0038      	movs	r0, r7
 8008d80:	f7fc fb9a 	bl	80054b8 <_malloc_r>
 8008d84:	1e06      	subs	r6, r0, #0
 8008d86:	d02d      	beq.n	8008de4 <__ssputs_r+0xac>
 8008d88:	9a02      	ldr	r2, [sp, #8]
 8008d8a:	6921      	ldr	r1, [r4, #16]
 8008d8c:	f7fe f8a7 	bl	8006ede <memcpy>
 8008d90:	89a2      	ldrh	r2, [r4, #12]
 8008d92:	4b19      	ldr	r3, [pc, #100]	; (8008df8 <__ssputs_r+0xc0>)
 8008d94:	401a      	ands	r2, r3
 8008d96:	2380      	movs	r3, #128	; 0x80
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	81a3      	strh	r3, [r4, #12]
 8008d9c:	9b02      	ldr	r3, [sp, #8]
 8008d9e:	6126      	str	r6, [r4, #16]
 8008da0:	18f6      	adds	r6, r6, r3
 8008da2:	6026      	str	r6, [r4, #0]
 8008da4:	6165      	str	r5, [r4, #20]
 8008da6:	9e01      	ldr	r6, [sp, #4]
 8008da8:	1aed      	subs	r5, r5, r3
 8008daa:	60a5      	str	r5, [r4, #8]
 8008dac:	9b01      	ldr	r3, [sp, #4]
 8008dae:	429e      	cmp	r6, r3
 8008db0:	d900      	bls.n	8008db4 <__ssputs_r+0x7c>
 8008db2:	9e01      	ldr	r6, [sp, #4]
 8008db4:	0032      	movs	r2, r6
 8008db6:	9903      	ldr	r1, [sp, #12]
 8008db8:	6820      	ldr	r0, [r4, #0]
 8008dba:	f000 f9d4 	bl	8009166 <memmove>
 8008dbe:	2000      	movs	r0, #0
 8008dc0:	68a3      	ldr	r3, [r4, #8]
 8008dc2:	1b9b      	subs	r3, r3, r6
 8008dc4:	60a3      	str	r3, [r4, #8]
 8008dc6:	6823      	ldr	r3, [r4, #0]
 8008dc8:	199b      	adds	r3, r3, r6
 8008dca:	6023      	str	r3, [r4, #0]
 8008dcc:	b005      	add	sp, #20
 8008dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dd0:	002a      	movs	r2, r5
 8008dd2:	0038      	movs	r0, r7
 8008dd4:	f000 fa25 	bl	8009222 <_realloc_r>
 8008dd8:	1e06      	subs	r6, r0, #0
 8008dda:	d1df      	bne.n	8008d9c <__ssputs_r+0x64>
 8008ddc:	0038      	movs	r0, r7
 8008dde:	6921      	ldr	r1, [r4, #16]
 8008de0:	f7fe ff2a 	bl	8007c38 <_free_r>
 8008de4:	230c      	movs	r3, #12
 8008de6:	2001      	movs	r0, #1
 8008de8:	603b      	str	r3, [r7, #0]
 8008dea:	89a2      	ldrh	r2, [r4, #12]
 8008dec:	3334      	adds	r3, #52	; 0x34
 8008dee:	4313      	orrs	r3, r2
 8008df0:	81a3      	strh	r3, [r4, #12]
 8008df2:	4240      	negs	r0, r0
 8008df4:	e7ea      	b.n	8008dcc <__ssputs_r+0x94>
 8008df6:	46c0      	nop			; (mov r8, r8)
 8008df8:	fffffb7f 	.word	0xfffffb7f

08008dfc <_svfiprintf_r>:
 8008dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dfe:	b0a1      	sub	sp, #132	; 0x84
 8008e00:	9003      	str	r0, [sp, #12]
 8008e02:	001d      	movs	r5, r3
 8008e04:	898b      	ldrh	r3, [r1, #12]
 8008e06:	000f      	movs	r7, r1
 8008e08:	0016      	movs	r6, r2
 8008e0a:	061b      	lsls	r3, r3, #24
 8008e0c:	d511      	bpl.n	8008e32 <_svfiprintf_r+0x36>
 8008e0e:	690b      	ldr	r3, [r1, #16]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d10e      	bne.n	8008e32 <_svfiprintf_r+0x36>
 8008e14:	2140      	movs	r1, #64	; 0x40
 8008e16:	f7fc fb4f 	bl	80054b8 <_malloc_r>
 8008e1a:	6038      	str	r0, [r7, #0]
 8008e1c:	6138      	str	r0, [r7, #16]
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	d105      	bne.n	8008e2e <_svfiprintf_r+0x32>
 8008e22:	230c      	movs	r3, #12
 8008e24:	9a03      	ldr	r2, [sp, #12]
 8008e26:	3801      	subs	r0, #1
 8008e28:	6013      	str	r3, [r2, #0]
 8008e2a:	b021      	add	sp, #132	; 0x84
 8008e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e2e:	2340      	movs	r3, #64	; 0x40
 8008e30:	617b      	str	r3, [r7, #20]
 8008e32:	2300      	movs	r3, #0
 8008e34:	ac08      	add	r4, sp, #32
 8008e36:	6163      	str	r3, [r4, #20]
 8008e38:	3320      	adds	r3, #32
 8008e3a:	7663      	strb	r3, [r4, #25]
 8008e3c:	3310      	adds	r3, #16
 8008e3e:	76a3      	strb	r3, [r4, #26]
 8008e40:	9507      	str	r5, [sp, #28]
 8008e42:	0035      	movs	r5, r6
 8008e44:	782b      	ldrb	r3, [r5, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d001      	beq.n	8008e4e <_svfiprintf_r+0x52>
 8008e4a:	2b25      	cmp	r3, #37	; 0x25
 8008e4c:	d148      	bne.n	8008ee0 <_svfiprintf_r+0xe4>
 8008e4e:	1bab      	subs	r3, r5, r6
 8008e50:	9305      	str	r3, [sp, #20]
 8008e52:	42b5      	cmp	r5, r6
 8008e54:	d00b      	beq.n	8008e6e <_svfiprintf_r+0x72>
 8008e56:	0032      	movs	r2, r6
 8008e58:	0039      	movs	r1, r7
 8008e5a:	9803      	ldr	r0, [sp, #12]
 8008e5c:	f7ff ff6c 	bl	8008d38 <__ssputs_r>
 8008e60:	3001      	adds	r0, #1
 8008e62:	d100      	bne.n	8008e66 <_svfiprintf_r+0x6a>
 8008e64:	e0af      	b.n	8008fc6 <_svfiprintf_r+0x1ca>
 8008e66:	6963      	ldr	r3, [r4, #20]
 8008e68:	9a05      	ldr	r2, [sp, #20]
 8008e6a:	189b      	adds	r3, r3, r2
 8008e6c:	6163      	str	r3, [r4, #20]
 8008e6e:	782b      	ldrb	r3, [r5, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d100      	bne.n	8008e76 <_svfiprintf_r+0x7a>
 8008e74:	e0a7      	b.n	8008fc6 <_svfiprintf_r+0x1ca>
 8008e76:	2201      	movs	r2, #1
 8008e78:	2300      	movs	r3, #0
 8008e7a:	4252      	negs	r2, r2
 8008e7c:	6062      	str	r2, [r4, #4]
 8008e7e:	a904      	add	r1, sp, #16
 8008e80:	3254      	adds	r2, #84	; 0x54
 8008e82:	1852      	adds	r2, r2, r1
 8008e84:	1c6e      	adds	r6, r5, #1
 8008e86:	6023      	str	r3, [r4, #0]
 8008e88:	60e3      	str	r3, [r4, #12]
 8008e8a:	60a3      	str	r3, [r4, #8]
 8008e8c:	7013      	strb	r3, [r2, #0]
 8008e8e:	65a3      	str	r3, [r4, #88]	; 0x58
 8008e90:	4b55      	ldr	r3, [pc, #340]	; (8008fe8 <_svfiprintf_r+0x1ec>)
 8008e92:	2205      	movs	r2, #5
 8008e94:	0018      	movs	r0, r3
 8008e96:	7831      	ldrb	r1, [r6, #0]
 8008e98:	9305      	str	r3, [sp, #20]
 8008e9a:	f7fe f815 	bl	8006ec8 <memchr>
 8008e9e:	1c75      	adds	r5, r6, #1
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	d11f      	bne.n	8008ee4 <_svfiprintf_r+0xe8>
 8008ea4:	6822      	ldr	r2, [r4, #0]
 8008ea6:	06d3      	lsls	r3, r2, #27
 8008ea8:	d504      	bpl.n	8008eb4 <_svfiprintf_r+0xb8>
 8008eaa:	2353      	movs	r3, #83	; 0x53
 8008eac:	a904      	add	r1, sp, #16
 8008eae:	185b      	adds	r3, r3, r1
 8008eb0:	2120      	movs	r1, #32
 8008eb2:	7019      	strb	r1, [r3, #0]
 8008eb4:	0713      	lsls	r3, r2, #28
 8008eb6:	d504      	bpl.n	8008ec2 <_svfiprintf_r+0xc6>
 8008eb8:	2353      	movs	r3, #83	; 0x53
 8008eba:	a904      	add	r1, sp, #16
 8008ebc:	185b      	adds	r3, r3, r1
 8008ebe:	212b      	movs	r1, #43	; 0x2b
 8008ec0:	7019      	strb	r1, [r3, #0]
 8008ec2:	7833      	ldrb	r3, [r6, #0]
 8008ec4:	2b2a      	cmp	r3, #42	; 0x2a
 8008ec6:	d016      	beq.n	8008ef6 <_svfiprintf_r+0xfa>
 8008ec8:	0035      	movs	r5, r6
 8008eca:	2100      	movs	r1, #0
 8008ecc:	200a      	movs	r0, #10
 8008ece:	68e3      	ldr	r3, [r4, #12]
 8008ed0:	782a      	ldrb	r2, [r5, #0]
 8008ed2:	1c6e      	adds	r6, r5, #1
 8008ed4:	3a30      	subs	r2, #48	; 0x30
 8008ed6:	2a09      	cmp	r2, #9
 8008ed8:	d94e      	bls.n	8008f78 <_svfiprintf_r+0x17c>
 8008eda:	2900      	cmp	r1, #0
 8008edc:	d111      	bne.n	8008f02 <_svfiprintf_r+0x106>
 8008ede:	e017      	b.n	8008f10 <_svfiprintf_r+0x114>
 8008ee0:	3501      	adds	r5, #1
 8008ee2:	e7af      	b.n	8008e44 <_svfiprintf_r+0x48>
 8008ee4:	9b05      	ldr	r3, [sp, #20]
 8008ee6:	6822      	ldr	r2, [r4, #0]
 8008ee8:	1ac0      	subs	r0, r0, r3
 8008eea:	2301      	movs	r3, #1
 8008eec:	4083      	lsls	r3, r0
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	002e      	movs	r6, r5
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	e7cc      	b.n	8008e90 <_svfiprintf_r+0x94>
 8008ef6:	9b07      	ldr	r3, [sp, #28]
 8008ef8:	1d19      	adds	r1, r3, #4
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	9107      	str	r1, [sp, #28]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	db01      	blt.n	8008f06 <_svfiprintf_r+0x10a>
 8008f02:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f04:	e004      	b.n	8008f10 <_svfiprintf_r+0x114>
 8008f06:	425b      	negs	r3, r3
 8008f08:	60e3      	str	r3, [r4, #12]
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	6023      	str	r3, [r4, #0]
 8008f10:	782b      	ldrb	r3, [r5, #0]
 8008f12:	2b2e      	cmp	r3, #46	; 0x2e
 8008f14:	d10a      	bne.n	8008f2c <_svfiprintf_r+0x130>
 8008f16:	786b      	ldrb	r3, [r5, #1]
 8008f18:	2b2a      	cmp	r3, #42	; 0x2a
 8008f1a:	d135      	bne.n	8008f88 <_svfiprintf_r+0x18c>
 8008f1c:	9b07      	ldr	r3, [sp, #28]
 8008f1e:	3502      	adds	r5, #2
 8008f20:	1d1a      	adds	r2, r3, #4
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	9207      	str	r2, [sp, #28]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	db2b      	blt.n	8008f82 <_svfiprintf_r+0x186>
 8008f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f2c:	4e2f      	ldr	r6, [pc, #188]	; (8008fec <_svfiprintf_r+0x1f0>)
 8008f2e:	2203      	movs	r2, #3
 8008f30:	0030      	movs	r0, r6
 8008f32:	7829      	ldrb	r1, [r5, #0]
 8008f34:	f7fd ffc8 	bl	8006ec8 <memchr>
 8008f38:	2800      	cmp	r0, #0
 8008f3a:	d006      	beq.n	8008f4a <_svfiprintf_r+0x14e>
 8008f3c:	2340      	movs	r3, #64	; 0x40
 8008f3e:	1b80      	subs	r0, r0, r6
 8008f40:	4083      	lsls	r3, r0
 8008f42:	6822      	ldr	r2, [r4, #0]
 8008f44:	3501      	adds	r5, #1
 8008f46:	4313      	orrs	r3, r2
 8008f48:	6023      	str	r3, [r4, #0]
 8008f4a:	7829      	ldrb	r1, [r5, #0]
 8008f4c:	2206      	movs	r2, #6
 8008f4e:	4828      	ldr	r0, [pc, #160]	; (8008ff0 <_svfiprintf_r+0x1f4>)
 8008f50:	1c6e      	adds	r6, r5, #1
 8008f52:	7621      	strb	r1, [r4, #24]
 8008f54:	f7fd ffb8 	bl	8006ec8 <memchr>
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	d03c      	beq.n	8008fd6 <_svfiprintf_r+0x1da>
 8008f5c:	4b25      	ldr	r3, [pc, #148]	; (8008ff4 <_svfiprintf_r+0x1f8>)
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d125      	bne.n	8008fae <_svfiprintf_r+0x1b2>
 8008f62:	2207      	movs	r2, #7
 8008f64:	9b07      	ldr	r3, [sp, #28]
 8008f66:	3307      	adds	r3, #7
 8008f68:	4393      	bics	r3, r2
 8008f6a:	3308      	adds	r3, #8
 8008f6c:	9307      	str	r3, [sp, #28]
 8008f6e:	6963      	ldr	r3, [r4, #20]
 8008f70:	9a04      	ldr	r2, [sp, #16]
 8008f72:	189b      	adds	r3, r3, r2
 8008f74:	6163      	str	r3, [r4, #20]
 8008f76:	e764      	b.n	8008e42 <_svfiprintf_r+0x46>
 8008f78:	4343      	muls	r3, r0
 8008f7a:	0035      	movs	r5, r6
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	189b      	adds	r3, r3, r2
 8008f80:	e7a6      	b.n	8008ed0 <_svfiprintf_r+0xd4>
 8008f82:	2301      	movs	r3, #1
 8008f84:	425b      	negs	r3, r3
 8008f86:	e7d0      	b.n	8008f2a <_svfiprintf_r+0x12e>
 8008f88:	2300      	movs	r3, #0
 8008f8a:	200a      	movs	r0, #10
 8008f8c:	001a      	movs	r2, r3
 8008f8e:	3501      	adds	r5, #1
 8008f90:	6063      	str	r3, [r4, #4]
 8008f92:	7829      	ldrb	r1, [r5, #0]
 8008f94:	1c6e      	adds	r6, r5, #1
 8008f96:	3930      	subs	r1, #48	; 0x30
 8008f98:	2909      	cmp	r1, #9
 8008f9a:	d903      	bls.n	8008fa4 <_svfiprintf_r+0x1a8>
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d0c5      	beq.n	8008f2c <_svfiprintf_r+0x130>
 8008fa0:	9209      	str	r2, [sp, #36]	; 0x24
 8008fa2:	e7c3      	b.n	8008f2c <_svfiprintf_r+0x130>
 8008fa4:	4342      	muls	r2, r0
 8008fa6:	0035      	movs	r5, r6
 8008fa8:	2301      	movs	r3, #1
 8008faa:	1852      	adds	r2, r2, r1
 8008fac:	e7f1      	b.n	8008f92 <_svfiprintf_r+0x196>
 8008fae:	aa07      	add	r2, sp, #28
 8008fb0:	9200      	str	r2, [sp, #0]
 8008fb2:	0021      	movs	r1, r4
 8008fb4:	003a      	movs	r2, r7
 8008fb6:	4b10      	ldr	r3, [pc, #64]	; (8008ff8 <_svfiprintf_r+0x1fc>)
 8008fb8:	9803      	ldr	r0, [sp, #12]
 8008fba:	f7fd f9e7 	bl	800638c <_printf_float>
 8008fbe:	9004      	str	r0, [sp, #16]
 8008fc0:	9b04      	ldr	r3, [sp, #16]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	d1d3      	bne.n	8008f6e <_svfiprintf_r+0x172>
 8008fc6:	89bb      	ldrh	r3, [r7, #12]
 8008fc8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8008fca:	065b      	lsls	r3, r3, #25
 8008fcc:	d400      	bmi.n	8008fd0 <_svfiprintf_r+0x1d4>
 8008fce:	e72c      	b.n	8008e2a <_svfiprintf_r+0x2e>
 8008fd0:	2001      	movs	r0, #1
 8008fd2:	4240      	negs	r0, r0
 8008fd4:	e729      	b.n	8008e2a <_svfiprintf_r+0x2e>
 8008fd6:	aa07      	add	r2, sp, #28
 8008fd8:	9200      	str	r2, [sp, #0]
 8008fda:	0021      	movs	r1, r4
 8008fdc:	003a      	movs	r2, r7
 8008fde:	4b06      	ldr	r3, [pc, #24]	; (8008ff8 <_svfiprintf_r+0x1fc>)
 8008fe0:	9803      	ldr	r0, [sp, #12]
 8008fe2:	f7fd fc99 	bl	8006918 <_printf_i>
 8008fe6:	e7ea      	b.n	8008fbe <_svfiprintf_r+0x1c2>
 8008fe8:	0800c575 	.word	0x0800c575
 8008fec:	0800c57b 	.word	0x0800c57b
 8008ff0:	0800c57f 	.word	0x0800c57f
 8008ff4:	0800638d 	.word	0x0800638d
 8008ff8:	08008d39 	.word	0x08008d39

08008ffc <__sflush_r>:
 8008ffc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ffe:	898b      	ldrh	r3, [r1, #12]
 8009000:	0005      	movs	r5, r0
 8009002:	000c      	movs	r4, r1
 8009004:	071a      	lsls	r2, r3, #28
 8009006:	d45c      	bmi.n	80090c2 <__sflush_r+0xc6>
 8009008:	684a      	ldr	r2, [r1, #4]
 800900a:	2a00      	cmp	r2, #0
 800900c:	dc04      	bgt.n	8009018 <__sflush_r+0x1c>
 800900e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009010:	2a00      	cmp	r2, #0
 8009012:	dc01      	bgt.n	8009018 <__sflush_r+0x1c>
 8009014:	2000      	movs	r0, #0
 8009016:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009018:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800901a:	2f00      	cmp	r7, #0
 800901c:	d0fa      	beq.n	8009014 <__sflush_r+0x18>
 800901e:	2200      	movs	r2, #0
 8009020:	2080      	movs	r0, #128	; 0x80
 8009022:	682e      	ldr	r6, [r5, #0]
 8009024:	602a      	str	r2, [r5, #0]
 8009026:	001a      	movs	r2, r3
 8009028:	0140      	lsls	r0, r0, #5
 800902a:	6a21      	ldr	r1, [r4, #32]
 800902c:	4002      	ands	r2, r0
 800902e:	4203      	tst	r3, r0
 8009030:	d034      	beq.n	800909c <__sflush_r+0xa0>
 8009032:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	075b      	lsls	r3, r3, #29
 8009038:	d506      	bpl.n	8009048 <__sflush_r+0x4c>
 800903a:	6863      	ldr	r3, [r4, #4]
 800903c:	1ac0      	subs	r0, r0, r3
 800903e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009040:	2b00      	cmp	r3, #0
 8009042:	d001      	beq.n	8009048 <__sflush_r+0x4c>
 8009044:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009046:	1ac0      	subs	r0, r0, r3
 8009048:	0002      	movs	r2, r0
 800904a:	2300      	movs	r3, #0
 800904c:	0028      	movs	r0, r5
 800904e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009050:	6a21      	ldr	r1, [r4, #32]
 8009052:	47b8      	blx	r7
 8009054:	89a2      	ldrh	r2, [r4, #12]
 8009056:	1c43      	adds	r3, r0, #1
 8009058:	d106      	bne.n	8009068 <__sflush_r+0x6c>
 800905a:	6829      	ldr	r1, [r5, #0]
 800905c:	291d      	cmp	r1, #29
 800905e:	d82c      	bhi.n	80090ba <__sflush_r+0xbe>
 8009060:	4b2a      	ldr	r3, [pc, #168]	; (800910c <__sflush_r+0x110>)
 8009062:	410b      	asrs	r3, r1
 8009064:	07db      	lsls	r3, r3, #31
 8009066:	d428      	bmi.n	80090ba <__sflush_r+0xbe>
 8009068:	2300      	movs	r3, #0
 800906a:	6063      	str	r3, [r4, #4]
 800906c:	6923      	ldr	r3, [r4, #16]
 800906e:	6023      	str	r3, [r4, #0]
 8009070:	04d2      	lsls	r2, r2, #19
 8009072:	d505      	bpl.n	8009080 <__sflush_r+0x84>
 8009074:	1c43      	adds	r3, r0, #1
 8009076:	d102      	bne.n	800907e <__sflush_r+0x82>
 8009078:	682b      	ldr	r3, [r5, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d100      	bne.n	8009080 <__sflush_r+0x84>
 800907e:	6560      	str	r0, [r4, #84]	; 0x54
 8009080:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009082:	602e      	str	r6, [r5, #0]
 8009084:	2900      	cmp	r1, #0
 8009086:	d0c5      	beq.n	8009014 <__sflush_r+0x18>
 8009088:	0023      	movs	r3, r4
 800908a:	3344      	adds	r3, #68	; 0x44
 800908c:	4299      	cmp	r1, r3
 800908e:	d002      	beq.n	8009096 <__sflush_r+0x9a>
 8009090:	0028      	movs	r0, r5
 8009092:	f7fe fdd1 	bl	8007c38 <_free_r>
 8009096:	2000      	movs	r0, #0
 8009098:	6360      	str	r0, [r4, #52]	; 0x34
 800909a:	e7bc      	b.n	8009016 <__sflush_r+0x1a>
 800909c:	2301      	movs	r3, #1
 800909e:	0028      	movs	r0, r5
 80090a0:	47b8      	blx	r7
 80090a2:	1c43      	adds	r3, r0, #1
 80090a4:	d1c6      	bne.n	8009034 <__sflush_r+0x38>
 80090a6:	682b      	ldr	r3, [r5, #0]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d0c3      	beq.n	8009034 <__sflush_r+0x38>
 80090ac:	2b1d      	cmp	r3, #29
 80090ae:	d001      	beq.n	80090b4 <__sflush_r+0xb8>
 80090b0:	2b16      	cmp	r3, #22
 80090b2:	d101      	bne.n	80090b8 <__sflush_r+0xbc>
 80090b4:	602e      	str	r6, [r5, #0]
 80090b6:	e7ad      	b.n	8009014 <__sflush_r+0x18>
 80090b8:	89a2      	ldrh	r2, [r4, #12]
 80090ba:	2340      	movs	r3, #64	; 0x40
 80090bc:	4313      	orrs	r3, r2
 80090be:	81a3      	strh	r3, [r4, #12]
 80090c0:	e7a9      	b.n	8009016 <__sflush_r+0x1a>
 80090c2:	690e      	ldr	r6, [r1, #16]
 80090c4:	2e00      	cmp	r6, #0
 80090c6:	d0a5      	beq.n	8009014 <__sflush_r+0x18>
 80090c8:	680f      	ldr	r7, [r1, #0]
 80090ca:	600e      	str	r6, [r1, #0]
 80090cc:	1bba      	subs	r2, r7, r6
 80090ce:	9201      	str	r2, [sp, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	079b      	lsls	r3, r3, #30
 80090d4:	d100      	bne.n	80090d8 <__sflush_r+0xdc>
 80090d6:	694a      	ldr	r2, [r1, #20]
 80090d8:	60a2      	str	r2, [r4, #8]
 80090da:	9b01      	ldr	r3, [sp, #4]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	dd99      	ble.n	8009014 <__sflush_r+0x18>
 80090e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80090e2:	0032      	movs	r2, r6
 80090e4:	001f      	movs	r7, r3
 80090e6:	0028      	movs	r0, r5
 80090e8:	9b01      	ldr	r3, [sp, #4]
 80090ea:	6a21      	ldr	r1, [r4, #32]
 80090ec:	47b8      	blx	r7
 80090ee:	2800      	cmp	r0, #0
 80090f0:	dc06      	bgt.n	8009100 <__sflush_r+0x104>
 80090f2:	2340      	movs	r3, #64	; 0x40
 80090f4:	2001      	movs	r0, #1
 80090f6:	89a2      	ldrh	r2, [r4, #12]
 80090f8:	4240      	negs	r0, r0
 80090fa:	4313      	orrs	r3, r2
 80090fc:	81a3      	strh	r3, [r4, #12]
 80090fe:	e78a      	b.n	8009016 <__sflush_r+0x1a>
 8009100:	9b01      	ldr	r3, [sp, #4]
 8009102:	1836      	adds	r6, r6, r0
 8009104:	1a1b      	subs	r3, r3, r0
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	e7e7      	b.n	80090da <__sflush_r+0xde>
 800910a:	46c0      	nop			; (mov r8, r8)
 800910c:	dfbffffe 	.word	0xdfbffffe

08009110 <_fflush_r>:
 8009110:	690b      	ldr	r3, [r1, #16]
 8009112:	b570      	push	{r4, r5, r6, lr}
 8009114:	0005      	movs	r5, r0
 8009116:	000c      	movs	r4, r1
 8009118:	2b00      	cmp	r3, #0
 800911a:	d102      	bne.n	8009122 <_fflush_r+0x12>
 800911c:	2500      	movs	r5, #0
 800911e:	0028      	movs	r0, r5
 8009120:	bd70      	pop	{r4, r5, r6, pc}
 8009122:	2800      	cmp	r0, #0
 8009124:	d004      	beq.n	8009130 <_fflush_r+0x20>
 8009126:	6a03      	ldr	r3, [r0, #32]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <_fflush_r+0x20>
 800912c:	f7fd fd82 	bl	8006c34 <__sinit>
 8009130:	220c      	movs	r2, #12
 8009132:	5ea3      	ldrsh	r3, [r4, r2]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d0f1      	beq.n	800911c <_fflush_r+0xc>
 8009138:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800913a:	07d2      	lsls	r2, r2, #31
 800913c:	d404      	bmi.n	8009148 <_fflush_r+0x38>
 800913e:	059b      	lsls	r3, r3, #22
 8009140:	d402      	bmi.n	8009148 <_fflush_r+0x38>
 8009142:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009144:	f7fd febe 	bl	8006ec4 <__retarget_lock_acquire_recursive>
 8009148:	0028      	movs	r0, r5
 800914a:	0021      	movs	r1, r4
 800914c:	f7ff ff56 	bl	8008ffc <__sflush_r>
 8009150:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009152:	0005      	movs	r5, r0
 8009154:	07db      	lsls	r3, r3, #31
 8009156:	d4e2      	bmi.n	800911e <_fflush_r+0xe>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	059b      	lsls	r3, r3, #22
 800915c:	d4df      	bmi.n	800911e <_fflush_r+0xe>
 800915e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009160:	f7fd feb1 	bl	8006ec6 <__retarget_lock_release_recursive>
 8009164:	e7db      	b.n	800911e <_fflush_r+0xe>

08009166 <memmove>:
 8009166:	b510      	push	{r4, lr}
 8009168:	4288      	cmp	r0, r1
 800916a:	d902      	bls.n	8009172 <memmove+0xc>
 800916c:	188b      	adds	r3, r1, r2
 800916e:	4298      	cmp	r0, r3
 8009170:	d303      	bcc.n	800917a <memmove+0x14>
 8009172:	2300      	movs	r3, #0
 8009174:	e007      	b.n	8009186 <memmove+0x20>
 8009176:	5c8b      	ldrb	r3, [r1, r2]
 8009178:	5483      	strb	r3, [r0, r2]
 800917a:	3a01      	subs	r2, #1
 800917c:	d2fb      	bcs.n	8009176 <memmove+0x10>
 800917e:	bd10      	pop	{r4, pc}
 8009180:	5ccc      	ldrb	r4, [r1, r3]
 8009182:	54c4      	strb	r4, [r0, r3]
 8009184:	3301      	adds	r3, #1
 8009186:	429a      	cmp	r2, r3
 8009188:	d1fa      	bne.n	8009180 <memmove+0x1a>
 800918a:	e7f8      	b.n	800917e <memmove+0x18>

0800918c <__assert_func>:
 800918c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800918e:	0014      	movs	r4, r2
 8009190:	001a      	movs	r2, r3
 8009192:	4b09      	ldr	r3, [pc, #36]	; (80091b8 <__assert_func+0x2c>)
 8009194:	0005      	movs	r5, r0
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	000e      	movs	r6, r1
 800919a:	68d8      	ldr	r0, [r3, #12]
 800919c:	4b07      	ldr	r3, [pc, #28]	; (80091bc <__assert_func+0x30>)
 800919e:	2c00      	cmp	r4, #0
 80091a0:	d101      	bne.n	80091a6 <__assert_func+0x1a>
 80091a2:	4b07      	ldr	r3, [pc, #28]	; (80091c0 <__assert_func+0x34>)
 80091a4:	001c      	movs	r4, r3
 80091a6:	4907      	ldr	r1, [pc, #28]	; (80091c4 <__assert_func+0x38>)
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	9402      	str	r4, [sp, #8]
 80091ac:	002b      	movs	r3, r5
 80091ae:	9600      	str	r6, [sp, #0]
 80091b0:	f000 f866 	bl	8009280 <fiprintf>
 80091b4:	f000 f874 	bl	80092a0 <abort>
 80091b8:	200001e8 	.word	0x200001e8
 80091bc:	0800c586 	.word	0x0800c586
 80091c0:	0800c5c1 	.word	0x0800c5c1
 80091c4:	0800c593 	.word	0x0800c593

080091c8 <_calloc_r>:
 80091c8:	b570      	push	{r4, r5, r6, lr}
 80091ca:	0c0b      	lsrs	r3, r1, #16
 80091cc:	0c15      	lsrs	r5, r2, #16
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d11e      	bne.n	8009210 <_calloc_r+0x48>
 80091d2:	2d00      	cmp	r5, #0
 80091d4:	d10c      	bne.n	80091f0 <_calloc_r+0x28>
 80091d6:	b289      	uxth	r1, r1
 80091d8:	b294      	uxth	r4, r2
 80091da:	434c      	muls	r4, r1
 80091dc:	0021      	movs	r1, r4
 80091de:	f7fc f96b 	bl	80054b8 <_malloc_r>
 80091e2:	1e05      	subs	r5, r0, #0
 80091e4:	d01b      	beq.n	800921e <_calloc_r+0x56>
 80091e6:	0022      	movs	r2, r4
 80091e8:	2100      	movs	r1, #0
 80091ea:	f7fd fdc3 	bl	8006d74 <memset>
 80091ee:	e016      	b.n	800921e <_calloc_r+0x56>
 80091f0:	1c2b      	adds	r3, r5, #0
 80091f2:	1c0c      	adds	r4, r1, #0
 80091f4:	b289      	uxth	r1, r1
 80091f6:	b292      	uxth	r2, r2
 80091f8:	434a      	muls	r2, r1
 80091fa:	b2a1      	uxth	r1, r4
 80091fc:	b29c      	uxth	r4, r3
 80091fe:	434c      	muls	r4, r1
 8009200:	0c13      	lsrs	r3, r2, #16
 8009202:	18e4      	adds	r4, r4, r3
 8009204:	0c23      	lsrs	r3, r4, #16
 8009206:	d107      	bne.n	8009218 <_calloc_r+0x50>
 8009208:	0424      	lsls	r4, r4, #16
 800920a:	b292      	uxth	r2, r2
 800920c:	4314      	orrs	r4, r2
 800920e:	e7e5      	b.n	80091dc <_calloc_r+0x14>
 8009210:	2d00      	cmp	r5, #0
 8009212:	d101      	bne.n	8009218 <_calloc_r+0x50>
 8009214:	1c14      	adds	r4, r2, #0
 8009216:	e7ed      	b.n	80091f4 <_calloc_r+0x2c>
 8009218:	230c      	movs	r3, #12
 800921a:	2500      	movs	r5, #0
 800921c:	6003      	str	r3, [r0, #0]
 800921e:	0028      	movs	r0, r5
 8009220:	bd70      	pop	{r4, r5, r6, pc}

08009222 <_realloc_r>:
 8009222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009224:	0007      	movs	r7, r0
 8009226:	000e      	movs	r6, r1
 8009228:	0014      	movs	r4, r2
 800922a:	2900      	cmp	r1, #0
 800922c:	d105      	bne.n	800923a <_realloc_r+0x18>
 800922e:	0011      	movs	r1, r2
 8009230:	f7fc f942 	bl	80054b8 <_malloc_r>
 8009234:	0005      	movs	r5, r0
 8009236:	0028      	movs	r0, r5
 8009238:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800923a:	2a00      	cmp	r2, #0
 800923c:	d103      	bne.n	8009246 <_realloc_r+0x24>
 800923e:	f7fe fcfb 	bl	8007c38 <_free_r>
 8009242:	0025      	movs	r5, r4
 8009244:	e7f7      	b.n	8009236 <_realloc_r+0x14>
 8009246:	f000 f832 	bl	80092ae <_malloc_usable_size_r>
 800924a:	9001      	str	r0, [sp, #4]
 800924c:	4284      	cmp	r4, r0
 800924e:	d803      	bhi.n	8009258 <_realloc_r+0x36>
 8009250:	0035      	movs	r5, r6
 8009252:	0843      	lsrs	r3, r0, #1
 8009254:	42a3      	cmp	r3, r4
 8009256:	d3ee      	bcc.n	8009236 <_realloc_r+0x14>
 8009258:	0021      	movs	r1, r4
 800925a:	0038      	movs	r0, r7
 800925c:	f7fc f92c 	bl	80054b8 <_malloc_r>
 8009260:	1e05      	subs	r5, r0, #0
 8009262:	d0e8      	beq.n	8009236 <_realloc_r+0x14>
 8009264:	9b01      	ldr	r3, [sp, #4]
 8009266:	0022      	movs	r2, r4
 8009268:	429c      	cmp	r4, r3
 800926a:	d900      	bls.n	800926e <_realloc_r+0x4c>
 800926c:	001a      	movs	r2, r3
 800926e:	0031      	movs	r1, r6
 8009270:	0028      	movs	r0, r5
 8009272:	f7fd fe34 	bl	8006ede <memcpy>
 8009276:	0031      	movs	r1, r6
 8009278:	0038      	movs	r0, r7
 800927a:	f7fe fcdd 	bl	8007c38 <_free_r>
 800927e:	e7da      	b.n	8009236 <_realloc_r+0x14>

08009280 <fiprintf>:
 8009280:	b40e      	push	{r1, r2, r3}
 8009282:	b517      	push	{r0, r1, r2, r4, lr}
 8009284:	4c05      	ldr	r4, [pc, #20]	; (800929c <fiprintf+0x1c>)
 8009286:	ab05      	add	r3, sp, #20
 8009288:	cb04      	ldmia	r3!, {r2}
 800928a:	0001      	movs	r1, r0
 800928c:	6820      	ldr	r0, [r4, #0]
 800928e:	9301      	str	r3, [sp, #4]
 8009290:	f000 f83c 	bl	800930c <_vfiprintf_r>
 8009294:	bc1e      	pop	{r1, r2, r3, r4}
 8009296:	bc08      	pop	{r3}
 8009298:	b003      	add	sp, #12
 800929a:	4718      	bx	r3
 800929c:	200001e8 	.word	0x200001e8

080092a0 <abort>:
 80092a0:	2006      	movs	r0, #6
 80092a2:	b510      	push	{r4, lr}
 80092a4:	f000 fa1e 	bl	80096e4 <raise>
 80092a8:	2001      	movs	r0, #1
 80092aa:	f7f9 f8f2 	bl	8002492 <_exit>

080092ae <_malloc_usable_size_r>:
 80092ae:	1f0b      	subs	r3, r1, #4
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	1f18      	subs	r0, r3, #4
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	da01      	bge.n	80092bc <_malloc_usable_size_r+0xe>
 80092b8:	580b      	ldr	r3, [r1, r0]
 80092ba:	18c0      	adds	r0, r0, r3
 80092bc:	4770      	bx	lr

080092be <__sfputc_r>:
 80092be:	6893      	ldr	r3, [r2, #8]
 80092c0:	b510      	push	{r4, lr}
 80092c2:	3b01      	subs	r3, #1
 80092c4:	6093      	str	r3, [r2, #8]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	da04      	bge.n	80092d4 <__sfputc_r+0x16>
 80092ca:	6994      	ldr	r4, [r2, #24]
 80092cc:	42a3      	cmp	r3, r4
 80092ce:	db07      	blt.n	80092e0 <__sfputc_r+0x22>
 80092d0:	290a      	cmp	r1, #10
 80092d2:	d005      	beq.n	80092e0 <__sfputc_r+0x22>
 80092d4:	6813      	ldr	r3, [r2, #0]
 80092d6:	1c58      	adds	r0, r3, #1
 80092d8:	6010      	str	r0, [r2, #0]
 80092da:	7019      	strb	r1, [r3, #0]
 80092dc:	0008      	movs	r0, r1
 80092de:	bd10      	pop	{r4, pc}
 80092e0:	f000 f930 	bl	8009544 <__swbuf_r>
 80092e4:	0001      	movs	r1, r0
 80092e6:	e7f9      	b.n	80092dc <__sfputc_r+0x1e>

080092e8 <__sfputs_r>:
 80092e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ea:	0006      	movs	r6, r0
 80092ec:	000f      	movs	r7, r1
 80092ee:	0014      	movs	r4, r2
 80092f0:	18d5      	adds	r5, r2, r3
 80092f2:	42ac      	cmp	r4, r5
 80092f4:	d101      	bne.n	80092fa <__sfputs_r+0x12>
 80092f6:	2000      	movs	r0, #0
 80092f8:	e007      	b.n	800930a <__sfputs_r+0x22>
 80092fa:	7821      	ldrb	r1, [r4, #0]
 80092fc:	003a      	movs	r2, r7
 80092fe:	0030      	movs	r0, r6
 8009300:	f7ff ffdd 	bl	80092be <__sfputc_r>
 8009304:	3401      	adds	r4, #1
 8009306:	1c43      	adds	r3, r0, #1
 8009308:	d1f3      	bne.n	80092f2 <__sfputs_r+0xa>
 800930a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800930c <_vfiprintf_r>:
 800930c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800930e:	b0a1      	sub	sp, #132	; 0x84
 8009310:	000f      	movs	r7, r1
 8009312:	0015      	movs	r5, r2
 8009314:	001e      	movs	r6, r3
 8009316:	9003      	str	r0, [sp, #12]
 8009318:	2800      	cmp	r0, #0
 800931a:	d004      	beq.n	8009326 <_vfiprintf_r+0x1a>
 800931c:	6a03      	ldr	r3, [r0, #32]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d101      	bne.n	8009326 <_vfiprintf_r+0x1a>
 8009322:	f7fd fc87 	bl	8006c34 <__sinit>
 8009326:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009328:	07db      	lsls	r3, r3, #31
 800932a:	d405      	bmi.n	8009338 <_vfiprintf_r+0x2c>
 800932c:	89bb      	ldrh	r3, [r7, #12]
 800932e:	059b      	lsls	r3, r3, #22
 8009330:	d402      	bmi.n	8009338 <_vfiprintf_r+0x2c>
 8009332:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009334:	f7fd fdc6 	bl	8006ec4 <__retarget_lock_acquire_recursive>
 8009338:	89bb      	ldrh	r3, [r7, #12]
 800933a:	071b      	lsls	r3, r3, #28
 800933c:	d502      	bpl.n	8009344 <_vfiprintf_r+0x38>
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d113      	bne.n	800936c <_vfiprintf_r+0x60>
 8009344:	0039      	movs	r1, r7
 8009346:	9803      	ldr	r0, [sp, #12]
 8009348:	f000 f93e 	bl	80095c8 <__swsetup_r>
 800934c:	2800      	cmp	r0, #0
 800934e:	d00d      	beq.n	800936c <_vfiprintf_r+0x60>
 8009350:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009352:	07db      	lsls	r3, r3, #31
 8009354:	d503      	bpl.n	800935e <_vfiprintf_r+0x52>
 8009356:	2001      	movs	r0, #1
 8009358:	4240      	negs	r0, r0
 800935a:	b021      	add	sp, #132	; 0x84
 800935c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800935e:	89bb      	ldrh	r3, [r7, #12]
 8009360:	059b      	lsls	r3, r3, #22
 8009362:	d4f8      	bmi.n	8009356 <_vfiprintf_r+0x4a>
 8009364:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009366:	f7fd fdae 	bl	8006ec6 <__retarget_lock_release_recursive>
 800936a:	e7f4      	b.n	8009356 <_vfiprintf_r+0x4a>
 800936c:	2300      	movs	r3, #0
 800936e:	ac08      	add	r4, sp, #32
 8009370:	6163      	str	r3, [r4, #20]
 8009372:	3320      	adds	r3, #32
 8009374:	7663      	strb	r3, [r4, #25]
 8009376:	3310      	adds	r3, #16
 8009378:	76a3      	strb	r3, [r4, #26]
 800937a:	9607      	str	r6, [sp, #28]
 800937c:	002e      	movs	r6, r5
 800937e:	7833      	ldrb	r3, [r6, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <_vfiprintf_r+0x7c>
 8009384:	2b25      	cmp	r3, #37	; 0x25
 8009386:	d148      	bne.n	800941a <_vfiprintf_r+0x10e>
 8009388:	1b73      	subs	r3, r6, r5
 800938a:	9305      	str	r3, [sp, #20]
 800938c:	42ae      	cmp	r6, r5
 800938e:	d00b      	beq.n	80093a8 <_vfiprintf_r+0x9c>
 8009390:	002a      	movs	r2, r5
 8009392:	0039      	movs	r1, r7
 8009394:	9803      	ldr	r0, [sp, #12]
 8009396:	f7ff ffa7 	bl	80092e8 <__sfputs_r>
 800939a:	3001      	adds	r0, #1
 800939c:	d100      	bne.n	80093a0 <_vfiprintf_r+0x94>
 800939e:	e0af      	b.n	8009500 <_vfiprintf_r+0x1f4>
 80093a0:	6963      	ldr	r3, [r4, #20]
 80093a2:	9a05      	ldr	r2, [sp, #20]
 80093a4:	189b      	adds	r3, r3, r2
 80093a6:	6163      	str	r3, [r4, #20]
 80093a8:	7833      	ldrb	r3, [r6, #0]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d100      	bne.n	80093b0 <_vfiprintf_r+0xa4>
 80093ae:	e0a7      	b.n	8009500 <_vfiprintf_r+0x1f4>
 80093b0:	2201      	movs	r2, #1
 80093b2:	2300      	movs	r3, #0
 80093b4:	4252      	negs	r2, r2
 80093b6:	6062      	str	r2, [r4, #4]
 80093b8:	a904      	add	r1, sp, #16
 80093ba:	3254      	adds	r2, #84	; 0x54
 80093bc:	1852      	adds	r2, r2, r1
 80093be:	1c75      	adds	r5, r6, #1
 80093c0:	6023      	str	r3, [r4, #0]
 80093c2:	60e3      	str	r3, [r4, #12]
 80093c4:	60a3      	str	r3, [r4, #8]
 80093c6:	7013      	strb	r3, [r2, #0]
 80093c8:	65a3      	str	r3, [r4, #88]	; 0x58
 80093ca:	4b59      	ldr	r3, [pc, #356]	; (8009530 <_vfiprintf_r+0x224>)
 80093cc:	2205      	movs	r2, #5
 80093ce:	0018      	movs	r0, r3
 80093d0:	7829      	ldrb	r1, [r5, #0]
 80093d2:	9305      	str	r3, [sp, #20]
 80093d4:	f7fd fd78 	bl	8006ec8 <memchr>
 80093d8:	1c6e      	adds	r6, r5, #1
 80093da:	2800      	cmp	r0, #0
 80093dc:	d11f      	bne.n	800941e <_vfiprintf_r+0x112>
 80093de:	6822      	ldr	r2, [r4, #0]
 80093e0:	06d3      	lsls	r3, r2, #27
 80093e2:	d504      	bpl.n	80093ee <_vfiprintf_r+0xe2>
 80093e4:	2353      	movs	r3, #83	; 0x53
 80093e6:	a904      	add	r1, sp, #16
 80093e8:	185b      	adds	r3, r3, r1
 80093ea:	2120      	movs	r1, #32
 80093ec:	7019      	strb	r1, [r3, #0]
 80093ee:	0713      	lsls	r3, r2, #28
 80093f0:	d504      	bpl.n	80093fc <_vfiprintf_r+0xf0>
 80093f2:	2353      	movs	r3, #83	; 0x53
 80093f4:	a904      	add	r1, sp, #16
 80093f6:	185b      	adds	r3, r3, r1
 80093f8:	212b      	movs	r1, #43	; 0x2b
 80093fa:	7019      	strb	r1, [r3, #0]
 80093fc:	782b      	ldrb	r3, [r5, #0]
 80093fe:	2b2a      	cmp	r3, #42	; 0x2a
 8009400:	d016      	beq.n	8009430 <_vfiprintf_r+0x124>
 8009402:	002e      	movs	r6, r5
 8009404:	2100      	movs	r1, #0
 8009406:	200a      	movs	r0, #10
 8009408:	68e3      	ldr	r3, [r4, #12]
 800940a:	7832      	ldrb	r2, [r6, #0]
 800940c:	1c75      	adds	r5, r6, #1
 800940e:	3a30      	subs	r2, #48	; 0x30
 8009410:	2a09      	cmp	r2, #9
 8009412:	d94e      	bls.n	80094b2 <_vfiprintf_r+0x1a6>
 8009414:	2900      	cmp	r1, #0
 8009416:	d111      	bne.n	800943c <_vfiprintf_r+0x130>
 8009418:	e017      	b.n	800944a <_vfiprintf_r+0x13e>
 800941a:	3601      	adds	r6, #1
 800941c:	e7af      	b.n	800937e <_vfiprintf_r+0x72>
 800941e:	9b05      	ldr	r3, [sp, #20]
 8009420:	6822      	ldr	r2, [r4, #0]
 8009422:	1ac0      	subs	r0, r0, r3
 8009424:	2301      	movs	r3, #1
 8009426:	4083      	lsls	r3, r0
 8009428:	4313      	orrs	r3, r2
 800942a:	0035      	movs	r5, r6
 800942c:	6023      	str	r3, [r4, #0]
 800942e:	e7cc      	b.n	80093ca <_vfiprintf_r+0xbe>
 8009430:	9b07      	ldr	r3, [sp, #28]
 8009432:	1d19      	adds	r1, r3, #4
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	9107      	str	r1, [sp, #28]
 8009438:	2b00      	cmp	r3, #0
 800943a:	db01      	blt.n	8009440 <_vfiprintf_r+0x134>
 800943c:	930b      	str	r3, [sp, #44]	; 0x2c
 800943e:	e004      	b.n	800944a <_vfiprintf_r+0x13e>
 8009440:	425b      	negs	r3, r3
 8009442:	60e3      	str	r3, [r4, #12]
 8009444:	2302      	movs	r3, #2
 8009446:	4313      	orrs	r3, r2
 8009448:	6023      	str	r3, [r4, #0]
 800944a:	7833      	ldrb	r3, [r6, #0]
 800944c:	2b2e      	cmp	r3, #46	; 0x2e
 800944e:	d10a      	bne.n	8009466 <_vfiprintf_r+0x15a>
 8009450:	7873      	ldrb	r3, [r6, #1]
 8009452:	2b2a      	cmp	r3, #42	; 0x2a
 8009454:	d135      	bne.n	80094c2 <_vfiprintf_r+0x1b6>
 8009456:	9b07      	ldr	r3, [sp, #28]
 8009458:	3602      	adds	r6, #2
 800945a:	1d1a      	adds	r2, r3, #4
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	9207      	str	r2, [sp, #28]
 8009460:	2b00      	cmp	r3, #0
 8009462:	db2b      	blt.n	80094bc <_vfiprintf_r+0x1b0>
 8009464:	9309      	str	r3, [sp, #36]	; 0x24
 8009466:	4d33      	ldr	r5, [pc, #204]	; (8009534 <_vfiprintf_r+0x228>)
 8009468:	2203      	movs	r2, #3
 800946a:	0028      	movs	r0, r5
 800946c:	7831      	ldrb	r1, [r6, #0]
 800946e:	f7fd fd2b 	bl	8006ec8 <memchr>
 8009472:	2800      	cmp	r0, #0
 8009474:	d006      	beq.n	8009484 <_vfiprintf_r+0x178>
 8009476:	2340      	movs	r3, #64	; 0x40
 8009478:	1b40      	subs	r0, r0, r5
 800947a:	4083      	lsls	r3, r0
 800947c:	6822      	ldr	r2, [r4, #0]
 800947e:	3601      	adds	r6, #1
 8009480:	4313      	orrs	r3, r2
 8009482:	6023      	str	r3, [r4, #0]
 8009484:	7831      	ldrb	r1, [r6, #0]
 8009486:	2206      	movs	r2, #6
 8009488:	482b      	ldr	r0, [pc, #172]	; (8009538 <_vfiprintf_r+0x22c>)
 800948a:	1c75      	adds	r5, r6, #1
 800948c:	7621      	strb	r1, [r4, #24]
 800948e:	f7fd fd1b 	bl	8006ec8 <memchr>
 8009492:	2800      	cmp	r0, #0
 8009494:	d043      	beq.n	800951e <_vfiprintf_r+0x212>
 8009496:	4b29      	ldr	r3, [pc, #164]	; (800953c <_vfiprintf_r+0x230>)
 8009498:	2b00      	cmp	r3, #0
 800949a:	d125      	bne.n	80094e8 <_vfiprintf_r+0x1dc>
 800949c:	2207      	movs	r2, #7
 800949e:	9b07      	ldr	r3, [sp, #28]
 80094a0:	3307      	adds	r3, #7
 80094a2:	4393      	bics	r3, r2
 80094a4:	3308      	adds	r3, #8
 80094a6:	9307      	str	r3, [sp, #28]
 80094a8:	6963      	ldr	r3, [r4, #20]
 80094aa:	9a04      	ldr	r2, [sp, #16]
 80094ac:	189b      	adds	r3, r3, r2
 80094ae:	6163      	str	r3, [r4, #20]
 80094b0:	e764      	b.n	800937c <_vfiprintf_r+0x70>
 80094b2:	4343      	muls	r3, r0
 80094b4:	002e      	movs	r6, r5
 80094b6:	2101      	movs	r1, #1
 80094b8:	189b      	adds	r3, r3, r2
 80094ba:	e7a6      	b.n	800940a <_vfiprintf_r+0xfe>
 80094bc:	2301      	movs	r3, #1
 80094be:	425b      	negs	r3, r3
 80094c0:	e7d0      	b.n	8009464 <_vfiprintf_r+0x158>
 80094c2:	2300      	movs	r3, #0
 80094c4:	200a      	movs	r0, #10
 80094c6:	001a      	movs	r2, r3
 80094c8:	3601      	adds	r6, #1
 80094ca:	6063      	str	r3, [r4, #4]
 80094cc:	7831      	ldrb	r1, [r6, #0]
 80094ce:	1c75      	adds	r5, r6, #1
 80094d0:	3930      	subs	r1, #48	; 0x30
 80094d2:	2909      	cmp	r1, #9
 80094d4:	d903      	bls.n	80094de <_vfiprintf_r+0x1d2>
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d0c5      	beq.n	8009466 <_vfiprintf_r+0x15a>
 80094da:	9209      	str	r2, [sp, #36]	; 0x24
 80094dc:	e7c3      	b.n	8009466 <_vfiprintf_r+0x15a>
 80094de:	4342      	muls	r2, r0
 80094e0:	002e      	movs	r6, r5
 80094e2:	2301      	movs	r3, #1
 80094e4:	1852      	adds	r2, r2, r1
 80094e6:	e7f1      	b.n	80094cc <_vfiprintf_r+0x1c0>
 80094e8:	aa07      	add	r2, sp, #28
 80094ea:	9200      	str	r2, [sp, #0]
 80094ec:	0021      	movs	r1, r4
 80094ee:	003a      	movs	r2, r7
 80094f0:	4b13      	ldr	r3, [pc, #76]	; (8009540 <_vfiprintf_r+0x234>)
 80094f2:	9803      	ldr	r0, [sp, #12]
 80094f4:	f7fc ff4a 	bl	800638c <_printf_float>
 80094f8:	9004      	str	r0, [sp, #16]
 80094fa:	9b04      	ldr	r3, [sp, #16]
 80094fc:	3301      	adds	r3, #1
 80094fe:	d1d3      	bne.n	80094a8 <_vfiprintf_r+0x19c>
 8009500:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009502:	07db      	lsls	r3, r3, #31
 8009504:	d405      	bmi.n	8009512 <_vfiprintf_r+0x206>
 8009506:	89bb      	ldrh	r3, [r7, #12]
 8009508:	059b      	lsls	r3, r3, #22
 800950a:	d402      	bmi.n	8009512 <_vfiprintf_r+0x206>
 800950c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800950e:	f7fd fcda 	bl	8006ec6 <__retarget_lock_release_recursive>
 8009512:	89bb      	ldrh	r3, [r7, #12]
 8009514:	065b      	lsls	r3, r3, #25
 8009516:	d500      	bpl.n	800951a <_vfiprintf_r+0x20e>
 8009518:	e71d      	b.n	8009356 <_vfiprintf_r+0x4a>
 800951a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800951c:	e71d      	b.n	800935a <_vfiprintf_r+0x4e>
 800951e:	aa07      	add	r2, sp, #28
 8009520:	9200      	str	r2, [sp, #0]
 8009522:	0021      	movs	r1, r4
 8009524:	003a      	movs	r2, r7
 8009526:	4b06      	ldr	r3, [pc, #24]	; (8009540 <_vfiprintf_r+0x234>)
 8009528:	9803      	ldr	r0, [sp, #12]
 800952a:	f7fd f9f5 	bl	8006918 <_printf_i>
 800952e:	e7e3      	b.n	80094f8 <_vfiprintf_r+0x1ec>
 8009530:	0800c575 	.word	0x0800c575
 8009534:	0800c57b 	.word	0x0800c57b
 8009538:	0800c57f 	.word	0x0800c57f
 800953c:	0800638d 	.word	0x0800638d
 8009540:	080092e9 	.word	0x080092e9

08009544 <__swbuf_r>:
 8009544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009546:	0006      	movs	r6, r0
 8009548:	000d      	movs	r5, r1
 800954a:	0014      	movs	r4, r2
 800954c:	2800      	cmp	r0, #0
 800954e:	d004      	beq.n	800955a <__swbuf_r+0x16>
 8009550:	6a03      	ldr	r3, [r0, #32]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d101      	bne.n	800955a <__swbuf_r+0x16>
 8009556:	f7fd fb6d 	bl	8006c34 <__sinit>
 800955a:	69a3      	ldr	r3, [r4, #24]
 800955c:	60a3      	str	r3, [r4, #8]
 800955e:	89a3      	ldrh	r3, [r4, #12]
 8009560:	071b      	lsls	r3, r3, #28
 8009562:	d528      	bpl.n	80095b6 <__swbuf_r+0x72>
 8009564:	6923      	ldr	r3, [r4, #16]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d025      	beq.n	80095b6 <__swbuf_r+0x72>
 800956a:	6923      	ldr	r3, [r4, #16]
 800956c:	6820      	ldr	r0, [r4, #0]
 800956e:	b2ef      	uxtb	r7, r5
 8009570:	1ac0      	subs	r0, r0, r3
 8009572:	6963      	ldr	r3, [r4, #20]
 8009574:	b2ed      	uxtb	r5, r5
 8009576:	4283      	cmp	r3, r0
 8009578:	dc05      	bgt.n	8009586 <__swbuf_r+0x42>
 800957a:	0021      	movs	r1, r4
 800957c:	0030      	movs	r0, r6
 800957e:	f7ff fdc7 	bl	8009110 <_fflush_r>
 8009582:	2800      	cmp	r0, #0
 8009584:	d11d      	bne.n	80095c2 <__swbuf_r+0x7e>
 8009586:	68a3      	ldr	r3, [r4, #8]
 8009588:	3001      	adds	r0, #1
 800958a:	3b01      	subs	r3, #1
 800958c:	60a3      	str	r3, [r4, #8]
 800958e:	6823      	ldr	r3, [r4, #0]
 8009590:	1c5a      	adds	r2, r3, #1
 8009592:	6022      	str	r2, [r4, #0]
 8009594:	701f      	strb	r7, [r3, #0]
 8009596:	6963      	ldr	r3, [r4, #20]
 8009598:	4283      	cmp	r3, r0
 800959a:	d004      	beq.n	80095a6 <__swbuf_r+0x62>
 800959c:	89a3      	ldrh	r3, [r4, #12]
 800959e:	07db      	lsls	r3, r3, #31
 80095a0:	d507      	bpl.n	80095b2 <__swbuf_r+0x6e>
 80095a2:	2d0a      	cmp	r5, #10
 80095a4:	d105      	bne.n	80095b2 <__swbuf_r+0x6e>
 80095a6:	0021      	movs	r1, r4
 80095a8:	0030      	movs	r0, r6
 80095aa:	f7ff fdb1 	bl	8009110 <_fflush_r>
 80095ae:	2800      	cmp	r0, #0
 80095b0:	d107      	bne.n	80095c2 <__swbuf_r+0x7e>
 80095b2:	0028      	movs	r0, r5
 80095b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095b6:	0021      	movs	r1, r4
 80095b8:	0030      	movs	r0, r6
 80095ba:	f000 f805 	bl	80095c8 <__swsetup_r>
 80095be:	2800      	cmp	r0, #0
 80095c0:	d0d3      	beq.n	800956a <__swbuf_r+0x26>
 80095c2:	2501      	movs	r5, #1
 80095c4:	426d      	negs	r5, r5
 80095c6:	e7f4      	b.n	80095b2 <__swbuf_r+0x6e>

080095c8 <__swsetup_r>:
 80095c8:	4b30      	ldr	r3, [pc, #192]	; (800968c <__swsetup_r+0xc4>)
 80095ca:	b570      	push	{r4, r5, r6, lr}
 80095cc:	0005      	movs	r5, r0
 80095ce:	6818      	ldr	r0, [r3, #0]
 80095d0:	000c      	movs	r4, r1
 80095d2:	2800      	cmp	r0, #0
 80095d4:	d004      	beq.n	80095e0 <__swsetup_r+0x18>
 80095d6:	6a03      	ldr	r3, [r0, #32]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d101      	bne.n	80095e0 <__swsetup_r+0x18>
 80095dc:	f7fd fb2a 	bl	8006c34 <__sinit>
 80095e0:	230c      	movs	r3, #12
 80095e2:	5ee2      	ldrsh	r2, [r4, r3]
 80095e4:	b293      	uxth	r3, r2
 80095e6:	0711      	lsls	r1, r2, #28
 80095e8:	d423      	bmi.n	8009632 <__swsetup_r+0x6a>
 80095ea:	06d9      	lsls	r1, r3, #27
 80095ec:	d407      	bmi.n	80095fe <__swsetup_r+0x36>
 80095ee:	2309      	movs	r3, #9
 80095f0:	2001      	movs	r0, #1
 80095f2:	602b      	str	r3, [r5, #0]
 80095f4:	3337      	adds	r3, #55	; 0x37
 80095f6:	4313      	orrs	r3, r2
 80095f8:	81a3      	strh	r3, [r4, #12]
 80095fa:	4240      	negs	r0, r0
 80095fc:	bd70      	pop	{r4, r5, r6, pc}
 80095fe:	075b      	lsls	r3, r3, #29
 8009600:	d513      	bpl.n	800962a <__swsetup_r+0x62>
 8009602:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009604:	2900      	cmp	r1, #0
 8009606:	d008      	beq.n	800961a <__swsetup_r+0x52>
 8009608:	0023      	movs	r3, r4
 800960a:	3344      	adds	r3, #68	; 0x44
 800960c:	4299      	cmp	r1, r3
 800960e:	d002      	beq.n	8009616 <__swsetup_r+0x4e>
 8009610:	0028      	movs	r0, r5
 8009612:	f7fe fb11 	bl	8007c38 <_free_r>
 8009616:	2300      	movs	r3, #0
 8009618:	6363      	str	r3, [r4, #52]	; 0x34
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	4393      	bics	r3, r2
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	2300      	movs	r3, #0
 8009624:	6063      	str	r3, [r4, #4]
 8009626:	6923      	ldr	r3, [r4, #16]
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	2308      	movs	r3, #8
 800962c:	89a2      	ldrh	r2, [r4, #12]
 800962e:	4313      	orrs	r3, r2
 8009630:	81a3      	strh	r3, [r4, #12]
 8009632:	6923      	ldr	r3, [r4, #16]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d10b      	bne.n	8009650 <__swsetup_r+0x88>
 8009638:	21a0      	movs	r1, #160	; 0xa0
 800963a:	2280      	movs	r2, #128	; 0x80
 800963c:	89a3      	ldrh	r3, [r4, #12]
 800963e:	0089      	lsls	r1, r1, #2
 8009640:	0092      	lsls	r2, r2, #2
 8009642:	400b      	ands	r3, r1
 8009644:	4293      	cmp	r3, r2
 8009646:	d003      	beq.n	8009650 <__swsetup_r+0x88>
 8009648:	0021      	movs	r1, r4
 800964a:	0028      	movs	r0, r5
 800964c:	f000 f892 	bl	8009774 <__smakebuf_r>
 8009650:	220c      	movs	r2, #12
 8009652:	5ea3      	ldrsh	r3, [r4, r2]
 8009654:	2001      	movs	r0, #1
 8009656:	001a      	movs	r2, r3
 8009658:	b299      	uxth	r1, r3
 800965a:	4002      	ands	r2, r0
 800965c:	4203      	tst	r3, r0
 800965e:	d00f      	beq.n	8009680 <__swsetup_r+0xb8>
 8009660:	2200      	movs	r2, #0
 8009662:	60a2      	str	r2, [r4, #8]
 8009664:	6962      	ldr	r2, [r4, #20]
 8009666:	4252      	negs	r2, r2
 8009668:	61a2      	str	r2, [r4, #24]
 800966a:	2000      	movs	r0, #0
 800966c:	6922      	ldr	r2, [r4, #16]
 800966e:	4282      	cmp	r2, r0
 8009670:	d1c4      	bne.n	80095fc <__swsetup_r+0x34>
 8009672:	0609      	lsls	r1, r1, #24
 8009674:	d5c2      	bpl.n	80095fc <__swsetup_r+0x34>
 8009676:	2240      	movs	r2, #64	; 0x40
 8009678:	4313      	orrs	r3, r2
 800967a:	81a3      	strh	r3, [r4, #12]
 800967c:	3801      	subs	r0, #1
 800967e:	e7bd      	b.n	80095fc <__swsetup_r+0x34>
 8009680:	0788      	lsls	r0, r1, #30
 8009682:	d400      	bmi.n	8009686 <__swsetup_r+0xbe>
 8009684:	6962      	ldr	r2, [r4, #20]
 8009686:	60a2      	str	r2, [r4, #8]
 8009688:	e7ef      	b.n	800966a <__swsetup_r+0xa2>
 800968a:	46c0      	nop			; (mov r8, r8)
 800968c:	200001e8 	.word	0x200001e8

08009690 <_raise_r>:
 8009690:	b570      	push	{r4, r5, r6, lr}
 8009692:	0004      	movs	r4, r0
 8009694:	000d      	movs	r5, r1
 8009696:	291f      	cmp	r1, #31
 8009698:	d904      	bls.n	80096a4 <_raise_r+0x14>
 800969a:	2316      	movs	r3, #22
 800969c:	6003      	str	r3, [r0, #0]
 800969e:	2001      	movs	r0, #1
 80096a0:	4240      	negs	r0, r0
 80096a2:	bd70      	pop	{r4, r5, r6, pc}
 80096a4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d004      	beq.n	80096b4 <_raise_r+0x24>
 80096aa:	008a      	lsls	r2, r1, #2
 80096ac:	189b      	adds	r3, r3, r2
 80096ae:	681a      	ldr	r2, [r3, #0]
 80096b0:	2a00      	cmp	r2, #0
 80096b2:	d108      	bne.n	80096c6 <_raise_r+0x36>
 80096b4:	0020      	movs	r0, r4
 80096b6:	f000 f831 	bl	800971c <_getpid_r>
 80096ba:	002a      	movs	r2, r5
 80096bc:	0001      	movs	r1, r0
 80096be:	0020      	movs	r0, r4
 80096c0:	f000 f81a 	bl	80096f8 <_kill_r>
 80096c4:	e7ed      	b.n	80096a2 <_raise_r+0x12>
 80096c6:	2000      	movs	r0, #0
 80096c8:	2a01      	cmp	r2, #1
 80096ca:	d0ea      	beq.n	80096a2 <_raise_r+0x12>
 80096cc:	1c51      	adds	r1, r2, #1
 80096ce:	d103      	bne.n	80096d8 <_raise_r+0x48>
 80096d0:	2316      	movs	r3, #22
 80096d2:	3001      	adds	r0, #1
 80096d4:	6023      	str	r3, [r4, #0]
 80096d6:	e7e4      	b.n	80096a2 <_raise_r+0x12>
 80096d8:	2400      	movs	r4, #0
 80096da:	0028      	movs	r0, r5
 80096dc:	601c      	str	r4, [r3, #0]
 80096de:	4790      	blx	r2
 80096e0:	0020      	movs	r0, r4
 80096e2:	e7de      	b.n	80096a2 <_raise_r+0x12>

080096e4 <raise>:
 80096e4:	b510      	push	{r4, lr}
 80096e6:	4b03      	ldr	r3, [pc, #12]	; (80096f4 <raise+0x10>)
 80096e8:	0001      	movs	r1, r0
 80096ea:	6818      	ldr	r0, [r3, #0]
 80096ec:	f7ff ffd0 	bl	8009690 <_raise_r>
 80096f0:	bd10      	pop	{r4, pc}
 80096f2:	46c0      	nop			; (mov r8, r8)
 80096f4:	200001e8 	.word	0x200001e8

080096f8 <_kill_r>:
 80096f8:	2300      	movs	r3, #0
 80096fa:	b570      	push	{r4, r5, r6, lr}
 80096fc:	4d06      	ldr	r5, [pc, #24]	; (8009718 <_kill_r+0x20>)
 80096fe:	0004      	movs	r4, r0
 8009700:	0008      	movs	r0, r1
 8009702:	0011      	movs	r1, r2
 8009704:	602b      	str	r3, [r5, #0]
 8009706:	f7f8 feb4 	bl	8002472 <_kill>
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	d103      	bne.n	8009716 <_kill_r+0x1e>
 800970e:	682b      	ldr	r3, [r5, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d000      	beq.n	8009716 <_kill_r+0x1e>
 8009714:	6023      	str	r3, [r4, #0]
 8009716:	bd70      	pop	{r4, r5, r6, pc}
 8009718:	200004cc 	.word	0x200004cc

0800971c <_getpid_r>:
 800971c:	b510      	push	{r4, lr}
 800971e:	f7f8 fea2 	bl	8002466 <_getpid>
 8009722:	bd10      	pop	{r4, pc}

08009724 <__swhatbuf_r>:
 8009724:	b570      	push	{r4, r5, r6, lr}
 8009726:	000e      	movs	r6, r1
 8009728:	001d      	movs	r5, r3
 800972a:	230e      	movs	r3, #14
 800972c:	5ec9      	ldrsh	r1, [r1, r3]
 800972e:	0014      	movs	r4, r2
 8009730:	b096      	sub	sp, #88	; 0x58
 8009732:	2900      	cmp	r1, #0
 8009734:	da0c      	bge.n	8009750 <__swhatbuf_r+0x2c>
 8009736:	89b2      	ldrh	r2, [r6, #12]
 8009738:	2380      	movs	r3, #128	; 0x80
 800973a:	0011      	movs	r1, r2
 800973c:	4019      	ands	r1, r3
 800973e:	421a      	tst	r2, r3
 8009740:	d013      	beq.n	800976a <__swhatbuf_r+0x46>
 8009742:	2100      	movs	r1, #0
 8009744:	3b40      	subs	r3, #64	; 0x40
 8009746:	2000      	movs	r0, #0
 8009748:	6029      	str	r1, [r5, #0]
 800974a:	6023      	str	r3, [r4, #0]
 800974c:	b016      	add	sp, #88	; 0x58
 800974e:	bd70      	pop	{r4, r5, r6, pc}
 8009750:	466a      	mov	r2, sp
 8009752:	f000 f84d 	bl	80097f0 <_fstat_r>
 8009756:	2800      	cmp	r0, #0
 8009758:	dbed      	blt.n	8009736 <__swhatbuf_r+0x12>
 800975a:	23f0      	movs	r3, #240	; 0xf0
 800975c:	9901      	ldr	r1, [sp, #4]
 800975e:	021b      	lsls	r3, r3, #8
 8009760:	4019      	ands	r1, r3
 8009762:	4b03      	ldr	r3, [pc, #12]	; (8009770 <__swhatbuf_r+0x4c>)
 8009764:	18c9      	adds	r1, r1, r3
 8009766:	424b      	negs	r3, r1
 8009768:	4159      	adcs	r1, r3
 800976a:	2380      	movs	r3, #128	; 0x80
 800976c:	00db      	lsls	r3, r3, #3
 800976e:	e7ea      	b.n	8009746 <__swhatbuf_r+0x22>
 8009770:	ffffe000 	.word	0xffffe000

08009774 <__smakebuf_r>:
 8009774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009776:	2602      	movs	r6, #2
 8009778:	898b      	ldrh	r3, [r1, #12]
 800977a:	0005      	movs	r5, r0
 800977c:	000c      	movs	r4, r1
 800977e:	4233      	tst	r3, r6
 8009780:	d006      	beq.n	8009790 <__smakebuf_r+0x1c>
 8009782:	0023      	movs	r3, r4
 8009784:	3347      	adds	r3, #71	; 0x47
 8009786:	6023      	str	r3, [r4, #0]
 8009788:	6123      	str	r3, [r4, #16]
 800978a:	2301      	movs	r3, #1
 800978c:	6163      	str	r3, [r4, #20]
 800978e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009790:	466a      	mov	r2, sp
 8009792:	ab01      	add	r3, sp, #4
 8009794:	f7ff ffc6 	bl	8009724 <__swhatbuf_r>
 8009798:	9900      	ldr	r1, [sp, #0]
 800979a:	0007      	movs	r7, r0
 800979c:	0028      	movs	r0, r5
 800979e:	f7fb fe8b 	bl	80054b8 <_malloc_r>
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d108      	bne.n	80097b8 <__smakebuf_r+0x44>
 80097a6:	220c      	movs	r2, #12
 80097a8:	5ea3      	ldrsh	r3, [r4, r2]
 80097aa:	059a      	lsls	r2, r3, #22
 80097ac:	d4ef      	bmi.n	800978e <__smakebuf_r+0x1a>
 80097ae:	2203      	movs	r2, #3
 80097b0:	4393      	bics	r3, r2
 80097b2:	431e      	orrs	r6, r3
 80097b4:	81a6      	strh	r6, [r4, #12]
 80097b6:	e7e4      	b.n	8009782 <__smakebuf_r+0xe>
 80097b8:	2380      	movs	r3, #128	; 0x80
 80097ba:	89a2      	ldrh	r2, [r4, #12]
 80097bc:	6020      	str	r0, [r4, #0]
 80097be:	4313      	orrs	r3, r2
 80097c0:	81a3      	strh	r3, [r4, #12]
 80097c2:	9b00      	ldr	r3, [sp, #0]
 80097c4:	6120      	str	r0, [r4, #16]
 80097c6:	6163      	str	r3, [r4, #20]
 80097c8:	9b01      	ldr	r3, [sp, #4]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d00c      	beq.n	80097e8 <__smakebuf_r+0x74>
 80097ce:	0028      	movs	r0, r5
 80097d0:	230e      	movs	r3, #14
 80097d2:	5ee1      	ldrsh	r1, [r4, r3]
 80097d4:	f000 f81e 	bl	8009814 <_isatty_r>
 80097d8:	2800      	cmp	r0, #0
 80097da:	d005      	beq.n	80097e8 <__smakebuf_r+0x74>
 80097dc:	2303      	movs	r3, #3
 80097de:	89a2      	ldrh	r2, [r4, #12]
 80097e0:	439a      	bics	r2, r3
 80097e2:	3b02      	subs	r3, #2
 80097e4:	4313      	orrs	r3, r2
 80097e6:	81a3      	strh	r3, [r4, #12]
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	433b      	orrs	r3, r7
 80097ec:	81a3      	strh	r3, [r4, #12]
 80097ee:	e7ce      	b.n	800978e <__smakebuf_r+0x1a>

080097f0 <_fstat_r>:
 80097f0:	2300      	movs	r3, #0
 80097f2:	b570      	push	{r4, r5, r6, lr}
 80097f4:	4d06      	ldr	r5, [pc, #24]	; (8009810 <_fstat_r+0x20>)
 80097f6:	0004      	movs	r4, r0
 80097f8:	0008      	movs	r0, r1
 80097fa:	0011      	movs	r1, r2
 80097fc:	602b      	str	r3, [r5, #0]
 80097fe:	f7f8 fe97 	bl	8002530 <_fstat>
 8009802:	1c43      	adds	r3, r0, #1
 8009804:	d103      	bne.n	800980e <_fstat_r+0x1e>
 8009806:	682b      	ldr	r3, [r5, #0]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d000      	beq.n	800980e <_fstat_r+0x1e>
 800980c:	6023      	str	r3, [r4, #0]
 800980e:	bd70      	pop	{r4, r5, r6, pc}
 8009810:	200004cc 	.word	0x200004cc

08009814 <_isatty_r>:
 8009814:	2300      	movs	r3, #0
 8009816:	b570      	push	{r4, r5, r6, lr}
 8009818:	4d06      	ldr	r5, [pc, #24]	; (8009834 <_isatty_r+0x20>)
 800981a:	0004      	movs	r4, r0
 800981c:	0008      	movs	r0, r1
 800981e:	602b      	str	r3, [r5, #0]
 8009820:	f7f8 fe94 	bl	800254c <_isatty>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d103      	bne.n	8009830 <_isatty_r+0x1c>
 8009828:	682b      	ldr	r3, [r5, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d000      	beq.n	8009830 <_isatty_r+0x1c>
 800982e:	6023      	str	r3, [r4, #0]
 8009830:	bd70      	pop	{r4, r5, r6, pc}
 8009832:	46c0      	nop			; (mov r8, r8)
 8009834:	200004cc 	.word	0x200004cc

08009838 <_init>:
 8009838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983a:	46c0      	nop			; (mov r8, r8)
 800983c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800983e:	bc08      	pop	{r3}
 8009840:	469e      	mov	lr, r3
 8009842:	4770      	bx	lr

08009844 <_fini>:
 8009844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009846:	46c0      	nop			; (mov r8, r8)
 8009848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800984a:	bc08      	pop	{r3}
 800984c:	469e      	mov	lr, r3
 800984e:	4770      	bx	lr
