{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723018507807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723018507807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  7 15:15:07 2024 " "Processing started: Wed Aug  7 15:15:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723018507807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1723018507807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1723018507807 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1723018507856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1723018508062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1723018508062 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508100 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1723018508460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508460 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723018508462 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723018508462 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723018508462 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723018508462 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508462 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:vga\|oVGA_HS VGA_Ctrl:vga\|oVGA_HS " "create_clock -period 1.000 -name VGA_Ctrl:vga\|oVGA_HS VGA_Ctrl:vga\|oVGA_HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723018508463 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723018508463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1723018508468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723018508468 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1723018508469 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1723018508500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723018508541 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723018508541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.771 " "Worst-case setup slack is -9.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.771            -378.407 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.771            -378.407 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470             -17.153 VGA_Ctrl:vga\|oVGA_HS  " "   -1.470             -17.153 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.184              -0.184 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.184              -0.184 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.198 " "Worst-case hold slack is -0.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.198              -0.198 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 VGA_Ctrl:vga\|oVGA_HS  " "    0.386               0.000 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.652               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018508554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018508557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:vga\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.705               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.705               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clock_50mhz  " "    9.891               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508558 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723018508623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1723018508638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1723018508897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723018508966 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723018508993 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723018508993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.669 " "Worst-case setup slack is -8.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.669            -334.499 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.669            -334.499 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.246             -14.536 VGA_Ctrl:vga\|oVGA_HS  " "   -1.246             -14.536 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.000               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018508996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018508996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.293 " "Worst-case hold slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.293              -0.293 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 VGA_Ctrl:vga\|oVGA_HS  " "    0.341               0.000 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.634               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018509006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018509010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018509014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:vga\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.692               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.692               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 clock_50mhz  " "    9.887               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.711               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018509018 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723018509096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723018509171 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723018509178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723018509178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.804 " "Worst-case setup slack is -4.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804            -188.468 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.804            -188.468 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -1.823 VGA_Ctrl:vga\|oVGA_HS  " "   -0.168              -1.823 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.068               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018509182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.116 " "Worst-case hold slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -0.116 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.116              -0.116 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 VGA_Ctrl:vga\|oVGA_HS  " "    0.169               0.000 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.303               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018509193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018509198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723018509203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 VGA_Ctrl:vga\|oVGA_HS  " "   -1.000             -12.000 VGA_Ctrl:vga\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.750               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 clock_50mhz  " "    9.574               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.782               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.782               0.000 u2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723018509207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723018509207 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723018509587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723018509587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723018509721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug  7 15:15:09 2024 " "Processing ended: Wed Aug  7 15:15:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723018509721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723018509721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723018509721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1723018509721 ""}
