// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2019 RnD Center "ELVEES", JSC
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/soc/elvees,mcom03.h>
#include <dt-bindings/clock/mcom03-clock.h>

/ {
	compatible = "elvees,mcom03";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		spi0 = &qspi;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		ethernet0 = &emac0;
		ethernet1 = &emac1;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* ARM Trusted Firmware (BL31) */
		secmon@80000000 {
			reg = <0 0x80000000 0 0x80000>;
			no-map;
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x0>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu1: cpu@1 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x1>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu2: cpu@2 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x2>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu3: cpu@3 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x3>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		l2: cache {
			cache-unified;
			cache-size = <0x100000>;
			cache-line-size = <64>;
			cache-sets = <1024>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
	};

	gic: interrupt-controller@1100000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0 0x1100000 0 0x10000>, /* GICD */
		      <0 0x1180000 0 0x80000>; /* GICR */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
	};

	service@1f000000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		service_pll: service_pll {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <594000000>;
		};

		service_ucg1: ucg@1f020000 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x1f020000 0 0x80>;
			clocks = <&service_pll>;
			#clock-cells = <1>;

			clock-output-names = "service_apb_clk",
					     "service_core_clk",
					     "qspi0_clk", "bpam_clk",
					     "risc0_clk", "mfbsp0_clk",
					     "mfbsp1_clk", "mailbox0_clk",
					     "pvtctr_clk", "i2c4_clk",
					     "trng_clk", "spiotp_clk",
					     "i2c4_ext_clk", "qspi0_ext_clk",
					     "clkout_clk", "risc0_tck_clk";

			assigned-clocks = <&service_ucg1 SERVICE_APB_CLK>,
					  <&service_ucg1 SERVICE_CORE_CLK>,
					  <&service_ucg1 SERVICE_PVTCTR_CLK>,
					  <&service_ucg1 SERVICE_I2C4_CLK>,
					  <&service_ucg1 SERVICE_I2C4_EXT_CLK>;

			assigned-clock-rates = <49500000
						297000000
						49500000
						49500000
						49500000>;

			enabled-clocks = <SERVICE_APB_CLK
					  SERVICE_CORE_CLK
					  SERVICE_I2C4_CLK>;
		};

		wdt0: watchdog@1f080000 {
			compatible = "snps,dw-wdt";
			reg = < 0 0x1f080000 0 0x1000>;
			clocks = <&service_ucg1 SERVICE_APB_CLK>;
		};

		pvt@1f050000 {
			compatible = "moortec,mr75202";
			reg = <0 0x1f050000 0 0x1000>;
			clocks = <&service_ucg1 SERVICE_PVTCTR_CLK>;
			moortec,name = "mcom03";
			moortec,labels = "cpu", "sdr", "media", "service";
			#thermal-sensor-cells = <1>;
		};

		qlic0: interrupt-controller@1fe00000 {
			compatible = "elvees,qlic";
			interrupt-controller;
			targets = <4>;
			#interrupt-cells = <1>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0x1fe00000 0 0x40000>;
		};

		i2c4: i2c@1f090000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0 0x1f090000 0 0x10000>;
			clocks = <&service_ucg1 SERVICE_I2C4_EXT_CLK>;
			interrupt-parent = <&qlic0>;
			interrupts = <37>;
			i2c-sda-hold-time-ns = <300>;
			status = "disabled";
		};
	};

	media@1200000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		media_urb: urb@1320000 {
			compatible = "elvees,mcom03-urb", "syscon", "simple-mfd";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0 0x1320000 0 0x10000>;
			ranges = <0 0 0 0x10000>;

			media_reset: reset-controller@1000 {
				compatible = "elvees,mcom03-reset";
				reg = <0x1000 0x20>;
				elvees,subsystem = <MCOM03_SUBSYSTEM_MEDIA>;
				#reset-cells = <1>;
			};
		};

		media_pll0: media_pll0 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <1998000000>;
		};

		media_pll1: media_pll1 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <594000000>;
		};

		media_pll2: media_pll2 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <495000000>;
		};

		media_pll3: media_pll3 {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <594000000>;
		};

		media_ucg0: ucg@1320040 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x1320040 0 0x80>;
			clocks = <&media_pll0>;
			clock-output-names = "media_sys_aclk", "isp_sys_clk";
			assigned-clocks = <&media_ucg0 MEDIA_SYS_ACLK>,
					  <&media_ucg0 MEDIA_ISP_SYS_CLK>;
			assigned-clock-rates = <124875000
						199800000>;
			enabled-clocks = <MEDIA_SYS_ACLK>;
			#clock-cells = <1>;
		};

		media_ucg1: ucg@13200c0 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x13200c0 0 0x80>;
			clocks = <&media_pll1>;
			clock-output-names = "disp_aclk", "disp_mclk",
					     "disp_pxlclk";
			assigned-clocks = <&media_ucg1 MEDIA_DISP_ACLK>,
					  <&media_ucg1 MEDIA_DISP_MCLK>;
			assigned-clock-rates = <297000000
						148500000>;
			#clock-cells = <1>;
		};

		media_ucg2: ucg@1320140 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x1320140 0 0x80>;
			clocks = <&media_pll2>;
			clock-output-names = "gpu_sys_clk", "gpu_mem_clk",
					     "gpu_core_clk";
			assigned-clocks = <&media_ucg2 MEDIA_GPU_SYS_CLK>,
					  <&media_ucg2 MEDIA_GPU_MEM_CLK>,
					  <&media_ucg2 MEDIA_GPU_CORE_CLK>;
			assigned-clock-rates = <247500000
						247500000
						247500000>;
			enabled-clocks = <MEDIA_GPU_SYS_CLK MEDIA_GPU_MEM_CLK>;
			#clock-cells = <1>;
		};

		media_ucg3: ucg@13201c0 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x13201c0 0 0x80>;
			clocks = <&media_pll3>;
			clock-output-names = "mipi_rx_refclk",
					     "mipi_rx0_cfg_clk",
					     "mipi_rx1_cfg_clk",
					     "mipi_tx_ref_clk",
					     "mipi_tx_cfg_clk",
					     "cmos0_clk", "cmos1_clk",
					     "mipi_txclkesc", "vpu_clk";
			assigned-clocks = <&media_ucg3 MEDIA_MIPI_TXCLKESC>;
			assigned-clock-rates = <19800000>;
			enabled-clocks = <MEDIA_MIPI_RX_REFCLK
					  MEDIA_MIPI_RX0_CFG_CLK
					  MEDIA_MIPI_RX1_CFG_CLK
					  MEDIA_CMOS1_CLK
					  MEDIA_VPU_CLK>;
			#clock-cells = <1>;
		};

		gpu: gpu@1200000 {
			clocks = <&media_ucg2 MEDIA_GPU_CORE_CLK>;
			clock-names = "core";
			compatible = "img,gpu";
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0x1200000 0 0x80000>;
			resets = <&media_reset MEDIA_RST_GPU>;
			status = "okay";
		};

		vpu: vpu@1280000 {
			compatible = "arm,mali-v500";
			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0x1280000 0 0x10000>;
			resets = <&media_reset MEDIA_RST_VPU>;
		};

		isp: isp@12a0000 {
			compatible = "img,v2505-isp";
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0x12a0000 0 0x10000>;
			clocks = <&media_ucg0 MEDIA_ISP_SYS_CLK>;
			clock-names = "core";
			resets = <&media_reset MEDIA_RST_ISP>;
			status = "disabled";
		};

		dp: dp@1300000 {
			compatible = "arm,mali-dp550";
			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "DE", "SE";
			reg = <0 0x1300000 0 0x10000>;
			resets = <&media_reset MEDIA_RST_DISPLAY>;
			clocks = <&media_ucg0 MEDIA_SYS_ACLK>,
				 <&media_ucg1 MEDIA_DISP_ACLK>,
				 <&media_ucg1 MEDIA_DISP_MCLK>,
				 <&media_ucg1 MEDIA_DISP_PXLCLK>;
			clock-names = "pclk", "aclk", "mclk", "pxlclk";
			arm,malidp-output-port-lines = /bits/ 8 <8 8 8>;
			status = "disabled";

			port {
				dp_out: endpoint {
					remote-endpoint =
						<&display_encoder_in>;
				};
			};
		};

		display_encoder: display-encoder {
			compatible = "elvees,mcom03-display-encoder";
			status = "disabled";
			reg = <0 0x12c0000 0 0x10000
			       0 0x1324000 0 0x18>;
			reg-names = "dsi", "mipi-tx";
			clocks = <&media_ucg1 MEDIA_DISP_PXLCLK>,
				 <&media_ucg0 MEDIA_SYS_ACLK>,
				 <&media_ucg1 MEDIA_DISP_ACLK>,
				 <&media_ucg3 MEDIA_MIPI_TX_CFG_CLK>,
				 <&media_ucg3 MEDIA_MIPI_TX_REFCLK>,
				 <&media_ucg3 MEDIA_MIPI_TXCLKESC>,
				 <&media_ucg3 MEDIA_CMOS0_CLK>;
			clock-names = "pxlclk", "pclk", "disp_aclk",
				      "mipi_tx_cfg", "mipi_tx_ref",
				      "mipi_txclkesc", "cmos0_clk";
			#address-cells = <1>;
			#size-cells = <0>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;

					display_encoder_in: endpoint {
						remote-endpoint = <&dp_out>;
					};
				};
			};
		};
	};

	lsperiph0@1600000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		i2c0: i2c@1630000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0 0x1630000 0 0x10000>;
			clocks = <&i2c0_clk>;
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <300>;
			status = "disabled";
		};

		uart1: serial0@1640000 {
			compatible = "snps,dw-apb-uart";
			reg = <0 0x1640000 0 0x1000>;
			clock-frequency = <13500000>;
			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		uart2: serial0@1650000 {
			compatible = "snps,dw-apb-uart";
			reg = <0 0x1650000 0 0x1000>;
			clock-frequency = <13500000>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		uart3: serial0@1660000 {
			compatible = "snps,dw-apb-uart";
			reg = <0 0x1660000 0 0x1000>;
			clock-frequency = <13500000>;
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		lsperiph0_urb: urb@1680000 {
			compatible = "elvees,mcom03-urb", "syscon",
					"simple-mfd";
			reg = <0 0x1680000 0 0xc>;

			lsperiph0_pinctrl: lsperiph0-pinctrl {
				compatible = "elvees,mcom03-lsperiph0-pinctrl";
				#address-cells = <0>;
				#size-cells = <0>;
				elvees,urb = <&lsperiph0_urb>;
			};
		};

		gpio0: gpio@1610000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0 0x1610000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;

			gpio0a: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <0>;
				bank-name = "gpio0a";
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			};

			gpio0b: gpio-controller@1 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <1>;
				bank-name = "gpio0b";
			};

			gpio0c: gpio-controller@2 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <2>;
				bank-name = "gpio0c";
			};

			gpio0d: gpio-controller@3 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <3>;
				bank-name = "gpio0d";
			};
		};
	};

	hsperiph@0 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		spram: spram@0 {
			compatible = "mmio-sram";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			reg = <0 0 0 0x10000>;
			no-memory-wc;
			clocks = <&hsperiph_ucg0 HSP_SPRAM_CLK>;

			emac_desc_pool: sram-pool@0 {
				reg = <0 0 0 0x2000>;
				pool;
			};
		};

		hsperiph_urb: urb@10400000 {
			compatible = "elvees,mcom03-urb", "syscon", "simple-mfd";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0 0x10400000 0 0x200>;
			ranges = <0 0 0 0x200>;

			hsperiph_reset: reset-controller@8 {
				compatible = "elvees,mcom03-reset";
				reg = <0x8 0x4>;
				elvees,subsystem = <MCOM03_SUBSYSTEM_HSPERIPH>;
				#reset-cells = <1>;
			};

			hsperiph_pinctrl: hsperiph-pinctrl {
				compatible = "elvees,mcom03-hsperiph-pinctrl";
				#address-cells = <0>;
				#size-cells = <0>;
				elvees,urb = <&hsperiph_urb>;

				pinctrl-names = "default";
				pinctrl-0 = <&hsperiph_misc_default>;

				sdhci0_default: sdhci0-default {
					ctrl {
						groups = "sdmmc0_ctrl";
						elvees,pad-enable;
					};

					data {
						groups = "sdmmc0_data";
						bias-pull-up;
					};

					cmd {
						pins = "SDMMC0_CMD";
						bias-pull-up;
					};
				};

				sdhci1_default: sdhci1-default {
					ctrl {
						groups = "sdmmc1_ctrl";
						elvees,pad-enable;
					};

					data {
						groups = "sdmmc1_data";
						bias-pull-up;
					};

					cmd {
						pins = "SDMMC1_CMD";
						bias-pull-up;
					};
				};

				hsperiph_misc_default: hsperiph-misc-default {
					misc {
						groups = "hsperiph_misc";
						elvees,pad-enable;
					};
				};

				emac0_default: emac0-default {
					ctrl {
						groups = "emac0_ctrl";
						elvees,pad-enable;
					};
				};

				emac1_default: emac1-default {
					ctrl {
						groups = "emac1_ctrl";
						elvees,pad-enable;
					};
				};

				emac_v18: emac-v18 {
					groups = "emac_v18";
					power-source = <1800>;
				};
			};
		};

		hsperiph_pll: hsperiph_pll {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <1500000000>;
		};

		hsperiph_ucg0: ucg@10410000 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x10410000 0 0x80>;
			clocks = <&hsperiph_pll>;
			clock-output-names = "hsp_sys_clk", "hsp_dma_clk",
					     "hsp_ctr_clk", "spram_clk",
					     "emac0_clk", "emac1_clk",
					     "usb0_clk", "usb1_clk",
					     "nfc_clk", "pdma2_clk",
					     "sdmmc0_clk", "sdmmc1_clk",
					     "qspi_clk";
			assigned-clocks = <&hsperiph_ucg0 HSP_SYS_CLK>,
					  <&hsperiph_ucg0 HSP_DMA_CLK>,
					  <&hsperiph_ucg0 HSP_CTR_CLK>,
					  <&hsperiph_ucg0 HSP_SPRAM_CLK>,
					  <&hsperiph_ucg0 HSP_EMAC0_CLK>,
					  <&hsperiph_ucg0 HSP_EMAC1_CLK>,
					  <&hsperiph_ucg0 HSP_USB0_CLK>,
					  <&hsperiph_ucg0 HSP_USB1_CLK>,
					  <&hsperiph_ucg0 HSP_NFC_CLK>,
					  <&hsperiph_ucg0 HSP_PDMA2_CLK>,
					  <&hsperiph_ucg0 HSP_SDMMC0_CLK>,
					  <&hsperiph_ucg0 HSP_SDMMC1_CLK>,
					  <&hsperiph_ucg0 HSP_QSPI_CLK>;
			assigned-clock-rates = <300000000
						300000000
						93750000
						100000000
						187500000
						187500000
						125000000
						125000000
						125000000
						250000000
						93750000
						93750000
						93750000>;
			enabled-clocks = <HSP_SYS_CLK
					  HSP_DMA_CLK
					  // TODO: Decide what to do
					  //       with CTR_CLK
					  HSP_CTR_CLK>;
			#clock-cells = <1>;
		};

		hsperiph_ucg1: ucg@10420000 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x10420000 0 0x80>;
			clocks = <&hsperiph_pll>;
			clock-output-names = "sdmmc0_xin_clk",
					     "sdmmc1_xin_clk",
					     "nfc_clk_flash",
					     "qspi_ext_clk",
					     "ust_clk";
			assigned-clocks = <&hsperiph_ucg1 HSP_SDMMC0_XIN_CLK>,
					  <&hsperiph_ucg1 HSP_SDMMC1_XIN_CLK>,
					  <&hsperiph_ucg1 HSP_NFC_FLASH_CLK>;
			assigned-clock-rates = <125000000
						125000000
						93750000>;
			#clock-cells = <1>;
		};

		hsperiph_ucg2: ucg@10430000 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x10430000 0 0x80>;
			clocks = <&hsperiph_pll>;
			clock-output-names = "emac0_clk_1588",
					     "emac0_rgmii_txc",
					     "emac1_clk_1588",
					     "emac1_rgmii_txc";
			#clock-cells = <1>;
		};

		hsperiph_ucg3: ucg@10440000 {
			compatible = "elvees,mcom03-clk-ucg";
			reg = <0 0x10440000 0 0x80>;
			clocks = <&hsperiph_pll>;
			clock-output-names = "usb0_ref_alt_clk",
					     "usb0_suspend_clk",
					     "usb1_ref_alt_clk",
					     "usb1_suspend_clk";
			assigned-clocks = <&hsperiph_ucg3 HSP_USB0_SUSPEND_CLK>,
					  <&hsperiph_ucg3 HSP_USB1_SUSPEND_CLK>;
			assigned-clock-rates = <25000000
						25000000>;
			#clock-cells = <1>;
		};

		emac0: ethernet@10200000 {
			compatible = "elvees,arasan-gemac";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x10200000 0 0x1000>;
			clocks = <&hsperiph_ucg0 HSP_EMAC0_CLK>,
				 <&hsperiph_ucg2 HSP_EMAC0_RGMII_TXC>;
			clock-names = "busclk", "txc";
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&hsperiph_reset HSPERIPH_RST_EMAC0>;
			elvees,ctrl-id = <0>;
			arasan,desc-pool = <&emac_desc_pool>;
			phy-mode = "rgmii";

			pinctrl-names = "default";
			pinctrl-0 = <&emac0_default>;

			status = "disabled";
		};

		emac1: ethernet@10210000 {
			compatible = "elvees,arasan-gemac";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x10210000 0 0x1000>;
			clocks = <&hsperiph_ucg0 HSP_EMAC1_CLK>,
				 <&hsperiph_ucg2 HSP_EMAC1_RGMII_TXC>;
			clock-names = "busclk", "txc";
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&hsperiph_reset HSPERIPH_RST_EMAC1>;
			elvees,ctrl-id = <1>;
			arasan,desc-pool = <&emac_desc_pool>;
			phy-mode = "rgmii-id";
			status = "disabled";
		};

		sdhci0: sdhci0@10220000 {
			compatible = "elvees,mcom03-sdhci-8.9a";
			reg = <0 0x10220000 0 0x10000>;
			arasan,soc-ctl-syscon = <&hsperiph_urb>;
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
			/* Linux driver requires the following clock names */
			clock-names = "clk_xin", "clk_ahb";
			clocks = <&hsperiph_ucg1 HSP_SDMMC0_XIN_CLK>,
				 <&hsperiph_ucg0 HSP_SDMMC0_CLK>;
			resets = <&hsperiph_reset HSPERIPH_RST_SDMMC0>;
			elvees,ctrl-id = <0>;
			status = "disabled";

			/* For eMMC in 1.8V only mode, SDHCI Arasan controller
			 * is switched into 1.8V signaling mode and it sets
			 * DAT/CMD signals on rising edge. eMMC itself reads
			 * DAT/CMD lines at rising edge. To respect timings it
			 * is necessary to add tap delay even in DS mode. It
			 * will not harm "real" 3.3 V DS mode, because delay
			 * is very small ~1-2 ns. */
			clk-phase-legacy = <0>, <15>;
			clk-phase-mmc-hs = <0>, <15>;
			clk-phase-sd-hs = <0>, <15>;
			clk-phase-uhs-sdr12 = <0>, <15>;
			clk-phase-uhs-sdr25 = <0>, <15>;
			clk-phase-uhs-sdr50 = <0>, <15>;
			clk-phase-uhs-sdr104 = <0>, <8>;
			clk-phase-uhs-ddr50 = <0>, <8>;
			clk-phase-mmc-ddr52 = <0>, <8>;
			clk-phase-mmc-hs200 = <0>, <8>;
		};

		sdhci1: sdhci1@10230000 {
			compatible = "elvees,mcom03-sdhci-8.9a";
			reg = <0 0x10230000 0 0x10000>;
			arasan,soc-ctl-syscon = <&hsperiph_urb>;
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_xin", "clk_ahb";
			clocks = <&hsperiph_ucg1 HSP_SDMMC1_XIN_CLK>,
				 <&hsperiph_ucg0 HSP_SDMMC1_CLK>;
			resets = <&hsperiph_reset HSPERIPH_RST_SDMMC1>;
			elvees,ctrl-id = <1>;
			status = "disabled";

			/* See comment for sdhci0 */
			clk-phase-legacy = <0>, <15>;
			clk-phase-mmc-hs = <0>, <15>;
			clk-phase-sd-hs = <0>, <15>;
			clk-phase-uhs-sdr12 = <0>, <15>;
			clk-phase-uhs-sdr25 = <0>, <15>;
			clk-phase-uhs-sdr50 = <0>, <15>;
			clk-phase-uhs-sdr104 = <0>, <8>;
			clk-phase-uhs-ddr50 = <0>, <8>;
			clk-phase-mmc-ddr52 = <0>, <8>;
			clk-phase-mmc-hs200 = <0>, <8>;
		};

		nand: nfc@10240000 {
			compatible = "arasan,nfc-v3p16";
			reg = <0 0x10240000 0 0x10000>;
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
			#address-cells = <1>;
			#size-cells = <0>;
			resets = <&hsperiph_reset HSPERIPH_RST_NFC>;
			clocks = <&hsperiph_ucg1 HSP_NFC_FLASH_CLK>,
				 <&hsperiph_ucg0 HSP_NFC_CLK>;
			clock-names = "clk_flash", "clk_sys";
			status = "disabled";
		};

		qspi: spi@10260000 {
			compatible = "silvaco,axi-qspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x10260000 0 0x10000>;
			clock-names = "clk_axi", "clk_ext";
			clocks = <&hsperiph_ucg0 HSP_QSPI_CLK>,
				 <&hsperiph_ucg1 HSP_QSPI_EXT_CLK>;
			resets = <&hsperiph_reset HSPERIPH_RST_QSPI>;
			arasan,soc-ctl-syscon = <&hsperiph_urb>;
			num-cs = <4>;
			status = "disabled";
		};

		usb0: usb@10000000 {
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			compatible = "elvees,mcom03-dwc3";
			clock-names = "sys", "ref", "suspend";
			clocks = <&hsperiph_ucg0 HSP_USB0_CLK>,
				 <&usb_ref_clk>,
				 <&hsperiph_ucg3 HSP_USB0_SUSPEND_CLK>;
			resets = <&hsperiph_reset HSPERIPH_RST_USB0>;
			elvees,urb = <&hsperiph_urb>;
			elvees,ctrl-id = <0>;
			status = "disabled";

			dwc3@10000000 {
				compatible = "snps,dwc3";
				reg = <0 0x10000000 0 0x100000>;
				interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
				snps,dis_u2_susphy_quirk;
			};
		};

		usb1: usb@10100000 {
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			compatible = "elvees,mcom03-dwc3";
			clock-names = "sys", "ref", "suspend";
			clocks = <&hsperiph_ucg0 HSP_USB1_CLK>,
				 <&usb_ref_clk>,
				 <&hsperiph_ucg3 HSP_USB1_SUSPEND_CLK>;
			resets = <&hsperiph_reset HSPERIPH_RST_USB1>;
			elvees,urb = <&hsperiph_urb>;
			elvees,ctrl-id = <1>;
			status = "disabled";

			dwc3@10100000 {
				compatible = "snps,dwc3";
				reg = <0 0x10100000 0 0x100000>;
				interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
				snps,dis_u2_susphy_quirk;
			};
		};
	};

	sdr@1900000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		sdr_urb: urb@1910000 {
			compatible = "elvees,mcom03-urb", "syscon",
				     "simple-mfd";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0 0x1910000 0 0x4000>;
			ranges = <0 0 0 0x4000>;

			sdr_reset: reset-controller@50 {
				compatible = "elvees,mcom03-reset";
				reg = <0x60 0x38>;
				elvees,subsystem = <MCOM03_SUBSYSTEM_SDR>;
				#reset-cells = <1>;
			};
		};

		pcie0: pcie@2000000 {
			compatible = "elvees,mcom03-pcie";
			reg = <0x0 0x2000000 0x0 0x400000>,
			      <0x0 0x1a00000 0x0 0x800>,
			      <0x0 0x60000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			#address-cells = <3>;
			#size-cells = <2>;
			device_type = "pci";
			ranges = <0x83000000 0x0 0x00000000
				  0x4 0x00000000
				  0x1 0x00000000>;
			num-viewport = <32>;
			num-lanes = <4>;
			// TODO: Legacy, HP, AER, etc. interrupts
			interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&sdr_reset SDR_RST_EXT_ICT>,
				 <&sdr_reset SDR_RST_BBD_ICT>,
				 <&sdr_reset SDR_RST_PCI_ICT>;
			elvees,urb = <&sdr_urb>;
			elvees,ctrl-id = <0>;
			status = "disabled";
		};

		pcie1: pcie@2400000 {
			compatible = "elvees,mcom03-pcie";
			reg = <0x0 0x2400000 0x0 0x400000>,
			      <0x0 0x1d00000 0x0 0x800>,
			      <0x0 0x70000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			#address-cells = <3>;
			#size-cells = <2>;
			device_type = "pci";
			ranges = <0x83000000 0x0 0x00000000
				  0x6 0x00000000
				  0x1 0x00000000>;
			num-viewport = <32>;
			num-lanes = <4>;
			// TODO: Legacy, HP, AER, etc. interrupts
			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&sdr_reset SDR_RST_EXT_ICT>,
				 <&sdr_reset SDR_RST_BBD_ICT>,
				 <&sdr_reset SDR_RST_PCI_ICT>;
			elvees,urb = <&sdr_urb>;
			elvees,ctrl-id = <1>;
			status = "disabled";
		};

		/* For DeviceTree bindings see linux/modules/velcore3
		 * repository
		 */
		qlic1: interrupt-controller@1940000 {
			compatible = "elvees,qlic";
			interrupt-controller;
			targets = <16>;
			#interrupt-cells = <1>;
			interrupt-parent = <&gic>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0x1940000 0 0x40000>;
		};

		elcore0: elcore@1980000 {
			compatible = "elvees,elcore50";
			reg = <0 0x1980000 0 0x40000>,
			      <0 0x3000000 0 0x200000>;
			interrupt-parent = <&qlic1>;
			interrupts = <16>, <17>, <18>,
				     <19>, <20>;
			resets = <&sdr_reset SDR_RST_DSP0>,
				 <&sdr_reset SDR_RST_EXT_ICT>,
				 <&sdr_reset SDR_RST_BBD_ICT>,
				 <&sdr_reset SDR_RST_PCI_ICT>;
		};

		elcore1: elcore@1c80000 {
			compatible = "elvees,elcore50";
			reg = <0 0x1C80000 0 0x40000>,
			      <0 0x3200000 0 0x200000>;
			interrupt-parent = <&qlic1>;
			interrupts = <23>, <24>, <25>,
				     <26>, <27>;
			resets = <&sdr_reset SDR_RST_DSP1>,
				 <&sdr_reset SDR_RST_EXT_ICT>,
				 <&sdr_reset SDR_RST_BBD_ICT>,
				 <&sdr_reset SDR_RST_PCI_ICT>;
		};
	};

	lsperiph1@1700000 {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		i2c1: i2c@1710000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0 0x1710000 0 0x10000>;
			clocks = <&i2c_clk>;
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <300>;
			status = "disabled";
		};

		i2c2: i2c@1720000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0 0x1720000 0 0x10000>;
			clocks = <&i2c_clk>;
			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <300>;
			status = "disabled";
		};

		i2c3: i2c@1730000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "snps,designware-i2c";
			reg = <0 0x1730000 0 0x10000>;
			clocks = <&i2c_clk>;
			interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <300>;
			status = "disabled";
		};

		uart0: serial0@1750000 {
			compatible = "snps,dw-apb-uart";
			reg = <0 0x1750000 0 0x1000>;
			clock-frequency = <27920454>;
			interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		timer0: timer@1790000 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790000 0 0x14>;
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer1: timer@1790014 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790014 0 0x14>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer2: timer@1790028 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790028 0 0x14>;
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer3: timer@179003c {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x179003C 0 0x14>;
			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer4: timer@1790050 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790050 0 0x14>;
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer5: timer@1790064 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790064 0 0x14>;
			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer6: timer@1790078 {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x1790078 0 0x14>;
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		timer7: timer@179008c {
			compatible = "snps,dw-apb-timer";
			reg = <0 0x179008C 0 0x14>;
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			clocks = <&timer_clk>;
			status = "disabled";
		};

		gpio1: gpio@1780000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0 0x1780000 0 0x10000>;
			#address-cells = <1>;
			#size-cells = <0>;

			gpio1a: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <0>;
				bank-name = "gpio1a";
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
					     <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
			};

			gpio1b: gpio-controller@1 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <1>;
				bank-name = "gpio1b";
			};

			gpio1c: gpio-controller@2 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <2>;
				bank-name = "gpio1c";
			};

			gpio1d: gpio-controller@3 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				ngpios = <8>;
				snps,nr-gpios = <8>;
				reg = <3>;
				bank-name = "gpio1d";
			};
		};

		lsperiph1_urb: urb@17e0000 {
			compatible = "elvees,mcom03-urb", "syscon",
					"simple-mfd";
			reg = <0 0x17E0000 0 0xA4>;

			lsperiph1_pinctrl: lsperiph1-pinctrl {
				compatible = "elvees,mcom03-lsperiph1-pinctrl";
				#address-cells = <0>;
				#size-cells = <0>;
				elvees,urb = <&lsperiph1_urb>;

				/*
				 * Input on I2C is required because controller
				 * checks that lines aren't driven by another
				 * master. Internal pull-up is too weak to be
				 * used, so external one is used.
				 */
				i2c1_cfg_default: i2c1-cfg {
					/* pins = i2c1_scl, i2c1_sda */
					pins = "GPIOA_0", "GPIOA_1";
					input-enable;
				};

				i2c2_cfg_default: i2c2-cfg {
					/* pins = i2c2_scl, i2c2_sda */
					pins = "GPIOA_2", "GPIOA_3";
					input-enable;
				};

				i2c3_cfg_default: i2c3-cfg {
					/* pins = i2c3_scl, i2c3_sda */
					pins = "GPIOA_4", "GPIOA_5";
					input-enable;
				};

				uart0_cfg_default: uart0-cfg {
					rx {
						pins = "GPIOB_7";
						bias-bus-hold;
						input-enable;
					};
				};
			};
		};


		timer_clk: timer_clk {
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <87750000>;
		};
	};

	cpu_clk: cpu_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <1400000000>;
	};

	xti_clk: xti_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <27000000>;
	};

	/* External low-jitter clock for USB */
	usb_ref_clk: usb_ref_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <100000000>;
	};

	i2c0_clk: i2c0_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <94500000>;
	};

	i2c_clk: i2c_clk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <102375000>;
	};
};
