   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"lpc177x_8x_timer.c"
  12              		.text
  13              		.align	1
  14              		.p2align 2,,3
  15              		.global	TIM_GetIntStatus
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  21              	TIM_GetIntStatus:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24              		@ link register save eliminated.
  25 0000 0123     		movs	r3, #1
  26 0002 0268     		ldr	r2, [r0]
  27 0004 03FA01F0 		lsl	r0, r3, r1
  28 0008 1040     		ands	r0, r0, r2
  29 000a C0B2     		uxtb	r0, r0
  30 000c 0030     		adds	r0, r0, #0
  31 000e 18BF     		it	ne
  32 0010 0120     		movne	r0, #1
  33 0012 7047     		bx	lr
  35              		.align	1
  36              		.p2align 2,,3
  37              		.global	TIM_GetIntCaptureStatus
  38              		.syntax unified
  39              		.thumb
  40              		.thumb_func
  41              		.fpu softvfp
  43              	TIM_GetIntCaptureStatus:
  44              		@ args = 0, pretend = 0, frame = 0
  45              		@ frame_needed = 0, uses_anonymous_args = 0
  46              		@ link register save eliminated.
  47 0014 0123     		movs	r3, #1
  48 0016 0268     		ldr	r2, [r0]
  49 0018 081D     		adds	r0, r1, #4
  50 001a 03FA00F0 		lsl	r0, r3, r0
  51 001e 1040     		ands	r0, r0, r2
  52 0020 C0B2     		uxtb	r0, r0
  53 0022 0030     		adds	r0, r0, #0
  54 0024 18BF     		it	ne
  55 0026 0120     		movne	r0, #1
  56 0028 7047     		bx	lr
  58              		.align	1
  59 002a 00BF     		.p2align 2,,3
  60              		.global	TIM_ClearIntPending
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu softvfp
  66              	TIM_ClearIntPending:
  67              		@ args = 0, pretend = 0, frame = 0
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69              		@ link register save eliminated.
  70 002c 0123     		movs	r3, #1
  71 002e 03FA01F1 		lsl	r1, r3, r1
  72 0032 0160     		str	r1, [r0]
  73 0034 7047     		bx	lr
  75              		.align	1
  76 0036 00BF     		.p2align 2,,3
  77              		.global	TIM_ClearIntCapturePending
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  81              		.fpu softvfp
  83              	TIM_ClearIntCapturePending:
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87 0038 0123     		movs	r3, #1
  88 003a 0431     		adds	r1, r1, #4
  89 003c 8B40     		lsls	r3, r3, r1
  90 003e 0360     		str	r3, [r0]
  91 0040 7047     		bx	lr
  93              		.align	1
  94 0042 00BF     		.p2align 2,,3
  95              		.global	TIM_ConfigStructInit
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu softvfp
 101              	TIM_ConfigStructInit:
 102              		@ args = 0, pretend = 0, frame = 0
 103              		@ frame_needed = 0, uses_anonymous_args = 0
 104              		@ link register save eliminated.
 105 0044 10B1     		cbz	r0, .L9
 106 0046 0023     		movs	r3, #0
 107 0048 4B70     		strb	r3, [r1, #1]
 108 004a 7047     		bx	lr
 109              	.L9:
 110 004c 0123     		movs	r3, #1
 111 004e 0B70     		strb	r3, [r1]
 112 0050 4B60     		str	r3, [r1, #4]
 113 0052 7047     		bx	lr
 115              		.global	__aeabi_uldivmod
 116              		.align	1
 117              		.p2align 2,,3
 118              		.global	TIM_Init
 119              		.syntax unified
 120              		.thumb
 121              		.thumb_func
 122              		.fpu softvfp
 124              	TIM_Init:
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127 0054 B0F1402F 		cmp	r0, #1073758208
 128 0058 70B5     		push	{r4, r5, r6, lr}
 129 005a 0446     		mov	r4, r0
 130 005c 0D46     		mov	r5, r1
 131 005e 1646     		mov	r6, r2
 132 0060 48D0     		beq	.L19
 133 0062 2C4B     		ldr	r3, .L23
 134 0064 9842     		cmp	r0, r3
 135 0066 4AD0     		beq	.L20
 136 0068 2B4B     		ldr	r3, .L23+4
 137 006a 9842     		cmp	r0, r3
 138 006c 4CD0     		beq	.L21
 139 006e 2B4B     		ldr	r3, .L23+8
 140 0070 9842     		cmp	r0, r3
 141 0072 39D0     		beq	.L22
 142              	.L12:
 143 0074 0023     		movs	r3, #0
 144 0076 216F     		ldr	r1, [r4, #112]
 145 0078 21F00301 		bic	r1, r1, #3
 146 007c 2167     		str	r1, [r4, #112]
 147 007e 226F     		ldr	r2, [r4, #112]
 148 0080 2267     		str	r2, [r4, #112]
 149 0082 A360     		str	r3, [r4, #8]
 150 0084 2361     		str	r3, [r4, #16]
 151 0086 E360     		str	r3, [r4, #12]
 152 0088 6368     		ldr	r3, [r4, #4]
 153 008a 43F00203 		orr	r3, r3, #2
 154 008e 6360     		str	r3, [r4, #4]
 155 0090 6368     		ldr	r3, [r4, #4]
 156 0092 23F00203 		bic	r3, r3, #2
 157 0096 6360     		str	r3, [r4, #4]
 158 0098 45B9     		cbnz	r5, .L15
 159 009a 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 160 009c 7568     		ldr	r5, [r6, #4]
 161 009e A3B9     		cbnz	r3, .L16
 162 00a0 013D     		subs	r5, r5, #1
 163 00a2 E560     		str	r5, [r4, #12]
 164              	.L17:
 165 00a4 4FF0FF33 		mov	r3, #-1
 166 00a8 2360     		str	r3, [r4]
 167 00aa 70BD     		pop	{r4, r5, r6, pc}
 168              	.L15:
 169 00ac 236F     		ldr	r3, [r4, #112]
 170 00ae 23F00C03 		bic	r3, r3, #12
 171 00b2 2367     		str	r3, [r4, #112]
 172 00b4 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
 173 00b6 012B     		cmp	r3, #1
 174 00b8 F4D1     		bne	.L17
 175 00ba A36A     		ldr	r3, [r4, #40]
 176 00bc 43F00403 		orr	r3, r3, #4
 177 00c0 A362     		str	r3, [r4, #40]
 178 00c2 4FF0FF33 		mov	r3, #-1
 179 00c6 2360     		str	r3, [r4]
 180 00c8 70BD     		pop	{r4, r5, r6, pc}
 181              	.L16:
 182 00ca 0120     		movs	r0, #1
 183 00cc FFF7FEFF 		bl	CLKPWR_GetCLK
 184 00d0 0023     		movs	r3, #0
 185 00d2 134A     		ldr	r2, .L23+12
 186 00d4 A0FB0501 		umull	r0, r1, r0, r5
 187 00d8 FFF7FEFF 		bl	__aeabi_uldivmod
 188 00dc 4FF0FF33 		mov	r3, #-1
 189 00e0 0138     		subs	r0, r0, #1
 190 00e2 E060     		str	r0, [r4, #12]
 191 00e4 2360     		str	r3, [r4]
 192 00e6 70BD     		pop	{r4, r5, r6, pc}
 193              	.L22:
 194 00e8 0121     		movs	r1, #1
 195 00ea 4FF40000 		mov	r0, #8388608
 196 00ee FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 197 00f2 BFE7     		b	.L12
 198              	.L19:
 199 00f4 0121     		movs	r1, #1
 200 00f6 0220     		movs	r0, #2
 201 00f8 FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 202 00fc BAE7     		b	.L12
 203              	.L20:
 204 00fe 0121     		movs	r1, #1
 205 0100 0420     		movs	r0, #4
 206 0102 FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 207 0106 B5E7     		b	.L12
 208              	.L21:
 209 0108 0121     		movs	r1, #1
 210 010a 4FF48000 		mov	r0, #4194304
 211 010e FFF7FEFF 		bl	CLKPWR_ConfigPPWR
 212 0112 AFE7     		b	.L12
 213              	.L24:
 214              		.align	2
 215              	.L23:
 216 0114 00800040 		.word	1073774592
 217 0118 00000940 		.word	1074331648
 218 011c 00400940 		.word	1074348032
 219 0120 40420F00 		.word	1000000
 221              		.align	1
 222              		.p2align 2,,3
 223              		.global	TIM_DeInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu softvfp
 229              	TIM_DeInit:
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233 0124 0021     		movs	r1, #0
 234 0126 B0F1402F 		cmp	r0, #1073758208
 235 012a 4160     		str	r1, [r0, #4]
 236 012c 0ED0     		beq	.L30
 237 012e 0A4B     		ldr	r3, .L32
 238 0130 9842     		cmp	r0, r3
 239 0132 0ED0     		beq	.L31
 240 0134 094B     		ldr	r3, .L32+4
 241 0136 9842     		cmp	r0, r3
 242 0138 03D0     		beq	.L29
 243 013a 094B     		ldr	r3, .L32+8
 244 013c 9842     		cmp	r0, r3
 245 013e 00D0     		beq	.L29
 246 0140 7047     		bx	lr
 247              	.L29:
 248 0142 0021     		movs	r1, #0
 249 0144 4FF48000 		mov	r0, #4194304
 250 0148 FFF7FEBF 		b	CLKPWR_ConfigPPWR
 251              	.L30:
 252 014c 0220     		movs	r0, #2
 253 014e FFF7FEBF 		b	CLKPWR_ConfigPPWR
 254              	.L31:
 255 0152 0420     		movs	r0, #4
 256 0154 FFF7FEBF 		b	CLKPWR_ConfigPPWR
 257              	.L33:
 258              		.align	2
 259              	.L32:
 260 0158 00800040 		.word	1073774592
 261 015c 00000940 		.word	1074331648
 262 0160 00400940 		.word	1074348032
 264              		.align	1
 265              		.p2align 2,,3
 266              		.global	TIM_Cmd
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu softvfp
 272              	TIM_Cmd:
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276 0164 4368     		ldr	r3, [r0, #4]
 277 0166 0129     		cmp	r1, #1
 278 0168 0CBF     		ite	eq
 279 016a 43F00103 		orreq	r3, r3, #1
 280 016e 23F00103 		bicne	r3, r3, #1
 281 0172 4360     		str	r3, [r0, #4]
 282 0174 7047     		bx	lr
 284              		.align	1
 285 0176 00BF     		.p2align 2,,3
 286              		.global	TIM_ResetCounter
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu softvfp
 292              	TIM_ResetCounter:
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0178 4368     		ldr	r3, [r0, #4]
 297 017a 43F00203 		orr	r3, r3, #2
 298 017e 4360     		str	r3, [r0, #4]
 299 0180 4368     		ldr	r3, [r0, #4]
 300 0182 23F00203 		bic	r3, r3, #2
 301 0186 4360     		str	r3, [r0, #4]
 302 0188 7047     		bx	lr
 304              		.align	1
 305 018a 00BF     		.p2align 2,,3
 306              		.global	TIM_ConfigMatch
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu softvfp
 312              	TIM_ConfigMatch:
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		@ link register save eliminated.
 316 018c 70B4     		push	{r4, r5, r6}
 317 018e 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 318 0190 032C     		cmp	r4, #3
 319 0192 3DD8     		bhi	.L55
 320 0194 DFE804F0 		tbb	[pc, r4]
 321              	.L41:
 322 0198 39       		.byte	(.L40-.L41)/2
 323 0199 36       		.byte	(.L42-.L41)/2
 324 019a 33       		.byte	(.L43-.L41)/2
 325 019b 02       		.byte	(.L44-.L41)/2
 326              		.p2align 1
 327              	.L44:
 328 019c 8B68     		ldr	r3, [r1, #8]
 329 019e 4362     		str	r3, [r0, #36]
 330              	.L45:
 331 01a0 0725     		movs	r5, #7
 332 01a2 6200     		lsls	r2, r4, #1
 333 01a4 1319     		adds	r3, r2, r4
 334 01a6 4469     		ldr	r4, [r0, #20]
 335 01a8 9D40     		lsls	r5, r5, r3
 336 01aa 24EA0504 		bic	r4, r4, r5
 337 01ae 4461     		str	r4, [r0, #20]
 338 01b0 4C78     		ldrb	r4, [r1, #1]	@ zero_extendqisi2
 339 01b2 24B1     		cbz	r4, .L46
 340 01b4 0124     		movs	r4, #1
 341 01b6 4569     		ldr	r5, [r0, #20]
 342 01b8 9C40     		lsls	r4, r4, r3
 343 01ba 2C43     		orrs	r4, r4, r5
 344 01bc 4461     		str	r4, [r0, #20]
 345              	.L46:
 346 01be CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 347 01c0 2CB1     		cbz	r4, .L47
 348 01c2 0124     		movs	r4, #1
 349 01c4 4569     		ldr	r5, [r0, #20]
 350 01c6 1E19     		adds	r6, r3, r4
 351 01c8 B440     		lsls	r4, r4, r6
 352 01ca 2C43     		orrs	r4, r4, r5
 353 01cc 4461     		str	r4, [r0, #20]
 354              	.L47:
 355 01ce 8C78     		ldrb	r4, [r1, #2]	@ zero_extendqisi2
 356 01d0 2CB1     		cbz	r4, .L48
 357 01d2 0124     		movs	r4, #1
 358 01d4 4569     		ldr	r5, [r0, #20]
 359 01d6 0233     		adds	r3, r3, #2
 360 01d8 9C40     		lsls	r4, r4, r3
 361 01da 2C43     		orrs	r4, r4, r5
 362 01dc 4461     		str	r4, [r0, #20]
 363              	.L48:
 364 01de 0324     		movs	r4, #3
 365 01e0 C36B     		ldr	r3, [r0, #60]
 366 01e2 0432     		adds	r2, r2, #4
 367 01e4 9440     		lsls	r4, r4, r2
 368 01e6 23EA0403 		bic	r3, r3, r4
 369 01ea C363     		str	r3, [r0, #60]
 370 01ec 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 371 01ee C16B     		ldr	r1, [r0, #60]
 372 01f0 03F00303 		and	r3, r3, #3
 373 01f4 9340     		lsls	r3, r3, r2
 374 01f6 0B43     		orrs	r3, r3, r1
 375 01f8 C363     		str	r3, [r0, #60]
 376 01fa 70BC     		pop	{r4, r5, r6}
 377 01fc 7047     		bx	lr
 378              	.L43:
 379 01fe 8B68     		ldr	r3, [r1, #8]
 380 0200 0362     		str	r3, [r0, #32]
 381 0202 CDE7     		b	.L45
 382              	.L42:
 383 0204 8B68     		ldr	r3, [r1, #8]
 384 0206 C361     		str	r3, [r0, #28]
 385 0208 CAE7     		b	.L45
 386              	.L40:
 387 020a 8B68     		ldr	r3, [r1, #8]
 388 020c 8361     		str	r3, [r0, #24]
 389 020e C7E7     		b	.L45
 390              	.L55:
 391              	.L39:
 392 0210 FEE7     		b	.L39
 394              		.align	1
 395 0212 00BF     		.p2align 2,,3
 396              		.global	TIM_UpdateMatchValue
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu softvfp
 402              	TIM_UpdateMatchValue:
 403              		@ args = 0, pretend = 0, frame = 0
 404              		@ frame_needed = 0, uses_anonymous_args = 0
 405              		@ link register save eliminated.
 406 0214 0329     		cmp	r1, #3
 407 0216 0BD8     		bhi	.L68
 408 0218 DFE801F0 		tbb	[pc, r1]
 409              	.L63:
 410 021c 08       		.byte	(.L62-.L63)/2
 411 021d 06       		.byte	(.L64-.L63)/2
 412 021e 04       		.byte	(.L65-.L63)/2
 413 021f 02       		.byte	(.L66-.L63)/2
 414              		.p2align 1
 415              	.L66:
 416 0220 4262     		str	r2, [r0, #36]
 417 0222 7047     		bx	lr
 418              	.L65:
 419 0224 0262     		str	r2, [r0, #32]
 420 0226 7047     		bx	lr
 421              	.L64:
 422 0228 C261     		str	r2, [r0, #28]
 423 022a 7047     		bx	lr
 424              	.L62:
 425 022c 8261     		str	r2, [r0, #24]
 426 022e 7047     		bx	lr
 427              	.L68:
 428              	.L61:
 429 0230 FEE7     		b	.L61
 431              		.align	1
 432 0232 00BF     		.p2align 2,,3
 433              		.global	TIM_ConfigCapture
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 437              		.fpu softvfp
 439              	TIM_ConfigCapture:
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443 0234 30B4     		push	{r4, r5}
 444 0236 0724     		movs	r4, #7
 445 0238 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 446 023a 826A     		ldr	r2, [r0, #40]
 447 023c 03EB4303 		add	r3, r3, r3, lsl #1
 448 0240 9C40     		lsls	r4, r4, r3
 449 0242 22EA0402 		bic	r2, r2, r4
 450 0246 8262     		str	r2, [r0, #40]
 451 0248 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 452 024a 22B1     		cbz	r2, .L70
 453 024c 0122     		movs	r2, #1
 454 024e 846A     		ldr	r4, [r0, #40]
 455 0250 9A40     		lsls	r2, r2, r3
 456 0252 2243     		orrs	r2, r2, r4
 457 0254 8262     		str	r2, [r0, #40]
 458              	.L70:
 459 0256 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 460 0258 2AB1     		cbz	r2, .L71
 461 025a 0122     		movs	r2, #1
 462 025c 846A     		ldr	r4, [r0, #40]
 463 025e 9D18     		adds	r5, r3, r2
 464 0260 AA40     		lsls	r2, r2, r5
 465 0262 2243     		orrs	r2, r2, r4
 466 0264 8262     		str	r2, [r0, #40]
 467              	.L71:
 468 0266 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 469 0268 32B1     		cbz	r2, .L69
 470 026a 0122     		movs	r2, #1
 471 026c 816A     		ldr	r1, [r0, #40]
 472 026e 0233     		adds	r3, r3, #2
 473 0270 02FA03F3 		lsl	r3, r2, r3
 474 0274 0B43     		orrs	r3, r3, r1
 475 0276 8362     		str	r3, [r0, #40]
 476              	.L69:
 477 0278 30BC     		pop	{r4, r5}
 478 027a 7047     		bx	lr
 480              		.align	1
 481              		.p2align 2,,3
 482              		.global	TIM_GetCaptureValue
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu softvfp
 488              	TIM_GetCaptureValue:
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491              		@ link register save eliminated.
 492 027c 09B1     		cbz	r1, .L86
 493 027e 006B     		ldr	r0, [r0, #48]
 494 0280 7047     		bx	lr
 495              	.L86:
 496 0282 C06A     		ldr	r0, [r0, #44]
 497 0284 7047     		bx	lr
 499              		.align	1
 500 0286 00BF     		.p2align 2,,3
 501              		.global	TIM_Waitus
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu softvfp
 507              	TIM_Waitus:
 508              		@ args = 0, pretend = 0, frame = 16
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0288 10B5     		push	{r4, lr}
 511 028a 4FF0FF31 		mov	r1, #-1
 512 028e 4FF04024 		mov	r4, #1073758208
 513 0292 0022     		movs	r2, #0
 514 0294 84B0     		sub	sp, sp, #16
 515 0296 0E4B     		ldr	r3, .L92
 516 0298 2160     		str	r1, [r4]
 517 029a 0390     		str	r0, [sp, #12]
 518 029c 01A9     		add	r1, sp, #4
 519 029e 2046     		mov	r0, r4
 520 02a0 8DF80820 		strb	r2, [sp, #8]
 521 02a4 0193     		str	r3, [sp, #4]
 522 02a6 FFF7FEFF 		bl	TIM_ConfigMatch
 523 02aa 2246     		mov	r2, r4
 524 02ac 6368     		ldr	r3, [r4, #4]
 525 02ae 43F00103 		orr	r3, r3, #1
 526 02b2 6360     		str	r3, [r4, #4]
 527              	.L88:
 528 02b4 1368     		ldr	r3, [r2]
 529 02b6 DB07     		lsls	r3, r3, #31
 530 02b8 FCD5     		bpl	.L88
 531 02ba 5368     		ldr	r3, [r2, #4]
 532 02bc 43F00203 		orr	r3, r3, #2
 533 02c0 5360     		str	r3, [r2, #4]
 534 02c2 5368     		ldr	r3, [r2, #4]
 535 02c4 23F00203 		bic	r3, r3, #2
 536 02c8 5360     		str	r3, [r2, #4]
 537 02ca 04B0     		add	sp, sp, #16
 538              		@ sp needed
 539 02cc 10BD     		pop	{r4, pc}
 540              	.L93:
 541 02ce 00BF     		.align	2
 542              	.L92:
 543 02d0 00010101 		.word	16843008
 545              		.align	1
 546              		.p2align 2,,3
 547              		.global	TIM_Waitms
 548              		.syntax unified
 549              		.thumb
 550              		.thumb_func
 551              		.fpu softvfp
 553              	TIM_Waitms:
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 556              		@ link register save eliminated.
 557 02d4 4FF47A73 		mov	r3, #1000
 558 02d8 03FB00F0 		mul	r0, r3, r0
 559 02dc FFF7FEBF 		b	TIM_Waitus
 561              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 7-2018-q3-update) 7.3.1 20180622 (release) [AR
DEFINED SYMBOLS
                            *ABS*:0000000000000000 lpc177x_8x_timer.c
     /tmp/ccJ8y7tE.s:13     .text:0000000000000000 $t
     /tmp/ccJ8y7tE.s:21     .text:0000000000000000 TIM_GetIntStatus
     /tmp/ccJ8y7tE.s:43     .text:0000000000000014 TIM_GetIntCaptureStatus
     /tmp/ccJ8y7tE.s:66     .text:000000000000002c TIM_ClearIntPending
     /tmp/ccJ8y7tE.s:83     .text:0000000000000038 TIM_ClearIntCapturePending
     /tmp/ccJ8y7tE.s:101    .text:0000000000000044 TIM_ConfigStructInit
     /tmp/ccJ8y7tE.s:124    .text:0000000000000054 TIM_Init
     /tmp/ccJ8y7tE.s:216    .text:0000000000000114 $d
     /tmp/ccJ8y7tE.s:221    .text:0000000000000124 $t
     /tmp/ccJ8y7tE.s:229    .text:0000000000000124 TIM_DeInit
     /tmp/ccJ8y7tE.s:260    .text:0000000000000158 $d
     /tmp/ccJ8y7tE.s:264    .text:0000000000000164 $t
     /tmp/ccJ8y7tE.s:272    .text:0000000000000164 TIM_Cmd
     /tmp/ccJ8y7tE.s:292    .text:0000000000000178 TIM_ResetCounter
     /tmp/ccJ8y7tE.s:312    .text:000000000000018c TIM_ConfigMatch
     /tmp/ccJ8y7tE.s:322    .text:0000000000000198 $d
     /tmp/ccJ8y7tE.s:326    .text:000000000000019c $t
     /tmp/ccJ8y7tE.s:402    .text:0000000000000214 TIM_UpdateMatchValue
     /tmp/ccJ8y7tE.s:410    .text:000000000000021c $d
     /tmp/ccJ8y7tE.s:414    .text:0000000000000220 $t
     /tmp/ccJ8y7tE.s:439    .text:0000000000000234 TIM_ConfigCapture
     /tmp/ccJ8y7tE.s:488    .text:000000000000027c TIM_GetCaptureValue
     /tmp/ccJ8y7tE.s:507    .text:0000000000000288 TIM_Waitus
     /tmp/ccJ8y7tE.s:543    .text:00000000000002d0 $d
     /tmp/ccJ8y7tE.s:545    .text:00000000000002d4 $t
     /tmp/ccJ8y7tE.s:553    .text:00000000000002d4 TIM_Waitms

UNDEFINED SYMBOLS
__aeabi_uldivmod
CLKPWR_GetCLK
CLKPWR_ConfigPPWR
