# GR712RC
> 2019.05.12 [ğŸš€](../index/index.md) [despace](index.md) â†’ **[Ğ¦Ğ’Ğœ](obc.md)**

[TOC]

---

**GR712RC** â€” Ğ¿Ñ€Ğ¾Ñ†ĞµÑÑĞ¾Ñ€, Ğ¿Ñ€ĞµĞ´Ğ½Ğ°Ğ·Ğ½Ğ°Ñ‡ĞµĞ½Ğ½Ñ‹Ğ¹ Ğ´Ğ»Ñ Ğ¸ÑĞ¿Ğ¾Ğ»ÑŒĞ·Ğ¾Ğ²Ğ°Ğ½Ğ¸Ñ Ğ² ÑĞ¾ÑÑ‚Ğ°Ğ²Ğµ [ĞšĞ](sc.md).  
Ğ Ğ°Ğ·Ñ€Ğ°Ğ±Ğ¾Ñ‚Ñ‡Ğ¸Ğº [Cobham](cobham.md). Ğ Ğ°Ğ·Ñ€Ğ°Ğ±Ğ¾Ñ‚Ğ°Ğ½Ğ¾ Ğ² 2019â€¯Ğ³Ğ¾Ğ´Ñƒ. Ğ°ĞºÑ‚Ğ¸Ğ²Ğ½Ğ¾Ğµ Ğ¸ÑĞ¿Ğ¾Ğ»ÑŒĞ·Ğ¾Ğ²Ğ°Ğ½Ğ¸Ğµ <small>(Ğ½Ğ° 2019 Ğ³Ğ¾Ğ´)</small>

|*Characteristics*|*[Value](si.md)<br> (GR712RC)*|
|:--|:--|
|Composition| |
|Consumption, W| |
|Dimensions, ãœ|75â€¯Ã—â€¯75â€¯Ã—â€¯3.5|
|[Interfaces](interface.md)|â€¢ Four [SpaceWire](spacewire.md) ports, maximum 200 Mbps full-duplex data rate;<br> ãƒ»Redundant [MIL-STD-1553B](mil_std_1553.md) BRM (BC/RT/BM) interface;<br> ãƒ»Two CAN 2.0B bus controllers;<br> ãƒ»Six UART ports, with 8-byte FIFO;<br> ãƒ»Ethernet MAC with RMII 10/100 Mbps port;<br> ãƒ»SPI master serial port;<br> ãƒ»I2C master serial port;<br> ãƒ»ASCS16 (STR) serial port;<br> ãƒ»SLINK 6 ã’ serial port;<br> ãƒ»CCSDS/ECSS 5â€‘channel Telecommand decoder, 10 Mbps input rate;<br> ãƒ»CCSDS/ECSS Telemetry encoder, 50 Mbps output rate;<br> ãƒ»26 input and 38 input/output general purpose ports|
|[Lifetime](lifetime.md)/Resource,â€¯h(y)|â€¦ / â€¦|
|Mass, ã|0.017|
|[Overload](vibration.md), Grms| |
|[Rad.resist](ion_rad.md), ã‰â€¯(ã­)|3â€¯000 (300â€¯000)|
|[Reliability](qm.md) per [lifetime](lifetime.md)| |
|[Thermalâ€¯range](tcs.md),â€¯â„ƒ|âˆ’55â€¯â€‘â€¯+125|
|[TRL](trl.md)|9|
|[Voltage](voltage.md), V|1.8 Ğ¸Ğ»Ğ¸ 3.3|
|**ã€Specificã€‘**|â€¢â€¯â€¢â€¯â€¢|
|Performance|100 ã’ (200 MIPS, 200 MFLOPS)|
|Recovery time, s| |
|Ğ˜ÑĞ¿Ğ¾Ğ»Ğ½ĞµĞ½Ğ¸Ğµ|Single unit|
|Commands,<br> sensors,<br> inputs|â€¦ â€” ĞºĞ¾Ğ¼Ğ°Ğ½Ğ´ ÑƒĞ¿Ñ€Ğ°Ğ²Ğ»ĞµĞ½Ğ¸Ñ;<br>â€¦ â€” Ñ€ĞµĞ»ĞµĞ¹Ğ½Ñ‹Ñ… Ğ¼Ğ°Ñ‚Ñ€Ğ¸Ñ‡Ğ½Ñ‹Ñ… ĞºĞ¾Ğ¼Ğ°Ğ½Ğ´ ÑƒĞ¿Ñ€Ğ°Ğ²Ğ»ĞµĞ½Ğ¸Ñ;<br>â€¦ â€” Ğ¢Ğœâ€‘Ğ´Ğ°Ñ‚Ñ‡Ğ¸ĞºĞ¾Ğ²;<br>â€¦ â€” Ğ²Ñ…Ğ¾Ğ´Ğ¾Ğ² Ğ¿Ñ€ĞµÑ€Ñ‹Ğ²Ğ°Ğ½Ğ¸Ğ¹ Ğ¾Ñ‚ ĞºĞ¾Ğ½Ñ‚Ğ°ĞºÑ‚Ğ½Ñ‹Ñ… Ğ´Ğ°Ñ‚Ñ‡Ğ¸ĞºĞ¾Ğ²;<br>â€¦ â€” Ğ²Ñ…Ğ¾Ğ´Ğ¾Ğ² Ğ¿Ñ€ĞµÑ€Ñ‹Ğ²Ğ°Ğ½Ğ¸Ğ¹ Ğ¾Ñ‚ Ğ¸Ğ¼Ğ¿ÑƒĞ»ÑŒÑĞ½Ñ‹Ñ… Ğ´Ğ°Ñ‚Ñ‡Ğ¸ĞºĞ¾Ğ²|
|ĞĞ±ÑŠÑ‘Ğ¼|16 KiB multi-way instruction cache and 16 KiB multi-way data cache, 192 kByte memory block with EDAC|
|Bit depth|32 Ğ±Ğ¸Ñ‚|
|CPU type|dual-core LEON3FT SPARC V8, 180 nm standard CMOS, Tower Semiconductors Ltd|
| |[![](f/cpu/g/gr712rc_pic1_thumb.jpg)](f/cpu/g/gr712rc_pic1.jpg)|

**Notes:**

   1. â€¦
   1. **Applicability:**
      - [Beresheet](beresheet.md)



<p style="page-break-after:always">â€¯</p>

## Docs & links (TRANSLATEME ALREADY)
|Navigation|
|:--|
|**[FAQ](faq.md)**ã€**[SCS](scs.md)**Â·ĞšĞš, **[SC](sc.md)**Â·ĞšĞ, **[OE](oe.md)**Â·Ğ‘Ğ, **[SGM](sgm.md)**Â·ĞšĞœĞœã€‘**[CON](contact.md)Â·[Pers](person.md)**Â·ĞšĞ¾Ğ½Ñ‚Ğ°ĞºÑ‚, **[Ctrl](control.md)**Â·Ğ£Ğ¿Ñ€., **[Doc](doc.md)**Â·Ğ”Ğ¾Ğº., **[EF](ef.md)**Â·Ğ’Ğ’Ğ¤, **[Error](error.md)**Â·ĞÑˆĞ¸Ğ±ĞºĞ¸, **[Event](event.md)**Â·Ğ¡Ğ¾Ğ±Ñ‹Ñ‚Ğ¸Ñ, **[FS](fs.md)**Â·Ğ¢Ğ­Ğ, **[HF&E](hfe.md)**Â·Ğ­Ñ€Ğ³Ğ¾., **[KT](kt.md)**Â·ĞšĞ¢, **[Model](model.md)**Â·ĞœĞ¾Ğ´ĞµĞ»ÑŒ, **[N&B](nnb.md)**Â·Ğ‘ĞĞ, **[Patent](Ğ¿Ğ°Ñ‚ĞµĞ½Ñ‚.md)**Â·ĞŸĞ°Ñ‚ĞµĞ½Ñ‚, **[Project](project.md)**Â·ĞŸÑ€Ğ¾ĞµĞºÑ‚, **[QM](qm.md)**Â·Ğ‘ĞšĞĞ , **[R&D](rnd.md)**Â·ĞĞ˜ĞĞšĞ , **[SI](si.md)**Â·Ğ¡Ğ˜, **[Test](test.md)**Â·Ğ­Ğ, **[Timeline](timeline.md)**Â·Ğ¦Ğ“Ğœ, **[TRL](trl.md)**Â·Ğ£Ğ“Ğ¢|
|*Sections & pages*|
|**ã€[](.md)ã€‘**<br> <mark>NOCAT</mark>|

   1. Docs: â€¦
   1. Notable interwikies â€” â€¦
   1. <https://www.gaisler.com/index.php/products/components/gr712rc>
