#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb0b7808c20 .scope module, "top" "top" 2 2;
 .timescale 0 0;
v0x7fb0b7827c30_0 .var "clk", 0 0;
v0x7fb0b7827cf0_0 .var "data", 15 0;
v0x7fb0b7827d80_0 .var "input_adr1", 4 0;
v0x7fb0b7827e30_0 .var "input_adr2", 4 0;
v0x7fb0b7827ee0_0 .net "read1", 15 0, L_0x7fb0b7828420;  1 drivers
v0x7fb0b7827fb0_0 .net "read2", 15 0, L_0x7fb0b7828710;  1 drivers
v0x7fb0b7828060_0 .var "valid", 0 0;
v0x7fb0b7828110_0 .var "write_adr", 4 0;
S_0x7fb0b7808d90 .scope module, "M" "registerfile" 2 14, 3 2 0, S_0x7fb0b7808c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_adr1";
    .port_info 2 /INPUT 5 "read_adr2";
    .port_info 3 /INPUT 5 "write_adr";
    .port_info 4 /INPUT 16 "data";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /OUTPUT 16 "read1";
    .port_info 7 /OUTPUT 16 "read2";
L_0x7fb0b7828420 .functor BUFZ 16, L_0x7fb0b78281c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fb0b7828710 .functor BUFZ 16, L_0x7fb0b7828510, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb0b7815000_0 .net *"_ivl_0", 15 0, L_0x7fb0b78281c0;  1 drivers
v0x7fb0b7827100_0 .net *"_ivl_10", 6 0, L_0x7fb0b78285b0;  1 drivers
L_0x7fb0b6763050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb0b78271a0_0 .net *"_ivl_13", 1 0, L_0x7fb0b6763050;  1 drivers
v0x7fb0b7827250_0 .net *"_ivl_2", 6 0, L_0x7fb0b78282a0;  1 drivers
L_0x7fb0b6763008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb0b7827300_0 .net *"_ivl_5", 1 0, L_0x7fb0b6763008;  1 drivers
v0x7fb0b78273f0_0 .net *"_ivl_8", 15 0, L_0x7fb0b7828510;  1 drivers
v0x7fb0b78274a0_0 .net "clk", 0 0, v0x7fb0b7827c30_0;  1 drivers
v0x7fb0b7827540_0 .net "data", 15 0, v0x7fb0b7827cf0_0;  1 drivers
v0x7fb0b78275f0_0 .var "i", 5 0;
v0x7fb0b7827700_0 .net "read1", 15 0, L_0x7fb0b7828420;  alias, 1 drivers
v0x7fb0b78277b0_0 .net "read2", 15 0, L_0x7fb0b7828710;  alias, 1 drivers
v0x7fb0b7827860_0 .net "read_adr1", 4 0, v0x7fb0b7827d80_0;  1 drivers
v0x7fb0b7827910_0 .net "read_adr2", 4 0, v0x7fb0b7827e30_0;  1 drivers
v0x7fb0b78279c0 .array "regfile", 0 31, 15 0;
v0x7fb0b7827a60_0 .net "valid", 0 0, v0x7fb0b7828060_0;  1 drivers
v0x7fb0b7827b00_0 .net "write_adr", 4 0, v0x7fb0b7828110_0;  1 drivers
E_0x7fb0b7814560 .event posedge, v0x7fb0b78274a0_0;
L_0x7fb0b78281c0 .array/port v0x7fb0b78279c0, L_0x7fb0b78282a0;
L_0x7fb0b78282a0 .concat [ 5 2 0 0], v0x7fb0b7827d80_0, L_0x7fb0b6763008;
L_0x7fb0b7828510 .array/port v0x7fb0b78279c0, L_0x7fb0b78285b0;
L_0x7fb0b78285b0 .concat [ 5 2 0 0], v0x7fb0b7827e30_0, L_0x7fb0b6763050;
    .scope S_0x7fb0b7808d90;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fb0b78275f0_0, 0, 6;
T_0.0 ;
    %load/vec4 v0x7fb0b78275f0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fb0b78275f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb0b78279c0, 4, 0;
    %load/vec4 v0x7fb0b78275f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fb0b78275f0_0, 0, 6;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fb0b78275f0_0, 0, 6;
T_0.2 ;
    %load/vec4 v0x7fb0b78275f0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7fb0b78275f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb0b78279c0, 4;
    %vpi_call 3 22 "$display", "val=%d", S<0,vec4,u16> {1 0 0};
    %load/vec4 v0x7fb0b78275f0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x7fb0b78275f0_0, 0, 6;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0x7fb0b7808d90;
T_1 ;
    %wait E_0x7fb0b7814560;
    %load/vec4 v0x7fb0b7827a60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fb0b7827540_0;
    %load/vec4 v0x7fb0b7827b00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7fb0b78279c0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb0b7808c20;
T_2 ;
    %wait E_0x7fb0b7814560;
    %vpi_call 2 18 "$display", "time=%d: read_adr1 = %d, read1 = %d ------ read_adr2 => %d , read2 => %d", $time, v0x7fb0b7827d80_0, v0x7fb0b7827ee0_0, v0x7fb0b7827e30_0, v0x7fb0b7827fb0_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb0b7808c20;
T_3 ;
    %delay 1000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fb0b7808c20;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b7827c30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7827c30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb0b7827c30_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0x7fb0b7808c20;
T_5 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7827d80_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb0b7827e30_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb0b7828110_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb0b7827cf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb0b7828060_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top.v";
    "module.v";
