$date
	Sun Aug 20 14:58:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! y $end
$var reg 4 " d [3:0] $end
$var reg 2 # s [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b101 "
0!
$end
#10
1!
b1 #
#20
0!
b10 #
#30
1!
b11 #
#40
