Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/bcd_counter_segdis/bcd_counter_segdis_tf_isim_beh.exe -prj D:/bcd_counter_segdis/bcd_counter_segdis_tf_beh.prj work.bcd_counter_segdis_tf work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/bcd_counter_segdis/bcd_counter.v" into library work
Analyzing Verilog file "D:/bcd_counter_segdis/bcd_counter_segdis.v" into library work
Analyzing Verilog file "D:/bcd_counter_segdis/bcd_counter_segdis_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/bcd_counter_segdis/bcd_counter_segdis.v" Line 27: Size mismatch in connection of port <cnt>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 159268 KB
Fuse CPU Usage: 109 ms
Compiling module bcd_counter
Compiling module bcd_counter_segdis
Compiling module bcd_counter_segdis_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable D:/bcd_counter_segdis/bcd_counter_segdis_tf_isim_beh.exe
Fuse Memory Usage: 165604 KB
Fuse CPU Usage: 109 ms
