clk_wiz_cpu_clk_wiz.v,verilog,xil_defaultlib,../../../../pipelineCPU.gen/sources_1/ip/clk_wiz_cpu/clk_wiz_cpu_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_wiz_cpu.v,verilog,xil_defaultlib,../../../../pipelineCPU.gen/sources_1/ip/clk_wiz_cpu/clk_wiz_cpu.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
