{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694299008423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694299008423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  9 16:36:48 2023 " "Processing started: Sat Sep  9 16:36:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694299008423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694299008423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694299008423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694299008684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694299008684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits_tb " "Found entity 1: xor_N_bits_tb" {  } { { "xor_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_N_bits " "Found entity 1: xor_N_bits" {  } { { "xor_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor1bit " "Found entity 1: xor1bit" {  } { { "xor1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/xor1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits_tb " "Found entity 1: or_N_bits_tb" {  } { { "or_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_N_bits " "Found entity 1: or_N_bits" {  } { { "or_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or1bit " "Found entity 1: or1bit" {  } { { "or1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/or1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divsion " "Found entity 1: Divsion" {  } { { "Division.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/Division.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits_tb " "Found entity 1: and_N_bits_tb" {  } { { "and_N_bits_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and_N_bits_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_N_bits " "Found entity 1: and_N_bits" {  } { { "and_N_bits.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file and1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and1bit " "Found entity 1: and1bit" {  } { { "and1bit.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/and1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.sv 3 3 " "Found 3 design units, including 3 entities, in source file shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016081 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left " "Found entity 2: shift_left" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016081 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_right " "Found entity 3: shift_right" {  } { { "shift.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_tb " "Found entity 1: shift_left_tb" {  } { { "shift_left_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift_left_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right_tb " "Found entity 1: shift_right_tb" {  } { { "shift_right_tb.v" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/shift_right_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "suma Suma sum_tb.sv(6) " "Verilog HDL Declaration information at sum_tb.sv(6): object \"suma\" differs only in case from object \"Suma\" in the same scope" {  } { { "sum_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1694299016086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_tb " "Found entity 1: sum_tb" {  } { { "sum_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/sum_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rest_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rest_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rest_tb " "Found entity 1: rest_tb" {  } { { "rest_tb.sv" "" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/rest_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694299016088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694299016088 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sum " "Elaborating entity \"sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694299016108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1694299016166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694299016175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  9 16:36:56 2023 " "Processing ended: Sat Sep  9 16:36:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694299016175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694299016175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694299016175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694299016175 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694299016758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694299017105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694299017105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  9 16:36:56 2023 " "Processing started: Sat Sep  9 16:36:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694299017105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1694299017105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1694299017105 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1694299017105 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1694299017214 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1694299017288 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1694299017289 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1694299017352 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1694299017364 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1694299017365 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1694299017368 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1694299017369 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/ALU_nativelink_simulation.rpt" {  } { { "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/TEC/2023-IISemestre/TallerDigitales/Laboratorios/2/ebarrantes_digital_design_lab_2023/Lab3/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1694299017369 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1694299017369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694299017369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  9 16:36:57 2023 " "Processing ended: Sat Sep  9 16:36:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694299017369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694299017369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694299017369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694299017369 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1694299069579 ""}
