$date
	Sun Oct 23 05:11:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#252140
b110 !
1"
#252142
b110 &
b110 %
1$
#252143
0"
#252146
b11 &
b11 %
#252150
b1010 &
b1010 %
#252154
b101 &
b101 %
#252158
b10000 &
b10000 %
#252162
b1000 &
b1000 %
#252166
b100 &
b100 %
#252170
b10 &
b10 %
#252174
b1 &
1#
b1 %
#252178
b0 &
b0 %
0#
0$
#1242109
b1111 !
1"
#1242110
b1111 &
b1111 %
1$
#1242111
0"
#1242114
b101110 &
b101110 %
#1242118
b10111 &
b10111 %
#1242122
b1000110 &
b1000110 %
#1242126
b100011 &
b100011 %
#1242130
b1101010 &
b1101010 %
#1242134
b110101 &
b110101 %
#1242138
b10100000 &
b10100000 %
#1242142
b1010000 &
b1010000 %
#1242146
b101000 &
b101000 %
#1242150
b10100 &
b10100 %
#1242154
b1010 &
b1010 %
#1242158
b101 &
b101 %
#1242162
b10000 &
b10000 %
#1242166
b1000 &
b1000 %
#1242170
b100 &
b100 %
#1242174
b10 &
b10 %
#1242178
b1 &
b1 %
1#
#1242182
b0 &
0#
b0 %
0$
#2245322
b110 &
b110 %
1$
b110 !
1"
#2245323
0"
#2245326
b11 &
b11 %
#2245330
b1010 &
b1010 %
#2245334
b101 &
b101 %
#2245338
b10000 &
b10000 %
#2245342
b1000 &
b1000 %
#2245346
b100 &
b100 %
#2245350
b10 &
b10 %
#2245354
b1 &
b1 %
1#
#2245358
b0 &
0#
b0 %
0$
#4500012
