m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/sandro/GIT_RISCV/Simulation/Run
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 9 constants 0 22 RCT1P[C`]e^<<kb84bKM41
Z3 DXx4 work 20 riscv_tester_sv_unit 0 22 ^o=d<78GOF^UIiZNJi@bk1
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 Fb0NQ;551E7a0cbX8g4fZ2
IHN:gb@0IC4__d`X4ObeYd1
Z5 !s105 riscv_tester_sv_unit
S1
R0
Z6 w1566584309
8/home/sandro/GIT_RISCV/HardwareDescription/ALU/alu.sv
Z7 F/home/sandro/GIT_RISCV/HardwareDescription/ALU/alu.sv
L0 3
Z8 OV;L;10.5b;63
Z9 !s108 1566584326.000000
Z10 !s107 ../../HardwareDescription/Testbench/../DRAM/../Constants/constants.sv|../../HardwareDescription/Testbench/../DRAM/dram.sv|/home/sandro/GIT_RISCV/HardwareDescription/DRAMController/dram_controller.sv|/home/sandro/GIT_RISCV/HardwareDescription/ALU/alu.sv|/home/sandro/GIT_RISCV/HardwareDescription/ForwardUnit/forwardunit.sv|/home/sandro/GIT_RISCV/HardwareDescription/RegisterFile/reg_file.sv|/home/sandro/GIT_RISCV/HardwareDescription/ControlUnit/cu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv|/home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/fetch_unit.sv|../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv|../../HardwareDescription/Testbench/riscv_tester.sv|
Z11 !s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/Testbench/riscv_tester.sv|
!i113 1
Z12 o+acc -sv -work work
Z13 tCvgOpt 0
vbfu
R1
Z14 !s110 1566584326
!i10b 1
!s100 Ok;OZBO4MWimfbkFi?nob3
I>AR^fQzPb<i3d:BT^`Jfl3
R4
R5
S1
R0
w1566463150
8/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv
Z15 F/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv
L0 18
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vbpu
R1
R2
R14
!i10b 1
!s100 _g4DV[djM5Ll06^UfHj8z1
II6N0IKOgSO@j;EW4bY8n<3
R4
R5
S1
R0
w1566463129
8/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv
Z16 F/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv
L0 6
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
Xbpu_sv_unit
R1
DXx4 work 9 constants 0 22 iKViDH29ZgKC23PfMO5a43
V:k0XjK;MENF68<K^H=`i00
r1
!s85 0
31
!i10b 1
!s100 kIRLkMb97nY=CFHGej];31
I:k0XjK;MENF68<K^H=`i00
!i103 1
S1
R0
Z17 w1566459441
8../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv
F../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv
F../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv
L0 2
R8
Z18 !s108 1566459459.000000
!s107 ../../HardwareDescription/FetchUnit/BranchPredictionUnit/../../Constants/constants.sv|../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv|
!i113 1
R12
R13
Xconstants
R1
R14
!i10b 1
!s100 fiH2j04WMi`^6<zZ4m9ci0
IRCT1P[C`]e^<<kb84bKM41
VRCT1P[C`]e^<<kb84bKM41
S1
R0
w1566462757
8/home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv
Z19 F/home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv
L0 4
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
vcu
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 8iK=9:h80J5mJXi8jLacN3
IDR=z5JVO:J>^CCZ[hlQKY2
R5
S1
R0
w1566584219
8/home/sandro/GIT_RISCV/HardwareDescription/ControlUnit/cu.sv
Z20 F/home/sandro/GIT_RISCV/HardwareDescription/ControlUnit/cu.sv
Z21 L0 12
R8
R9
R10
R11
!i113 1
R12
R13
vdram
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 O;71A1b>7RnaM0TJlV>WN2
In1YdMSen<AlVGD1;AQ7`L1
R5
S1
R0
w1565692148
8../../HardwareDescription/Testbench/../DRAM/dram.sv
Z22 F../../HardwareDescription/Testbench/../DRAM/dram.sv
L0 4
R8
R9
R10
R11
!i113 1
R12
R13
vdram_controller
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 3bGWT84ST0:TllGQbi20V3
IodJh6FBhGji5AP1W77GhK2
R5
S1
R0
Z23 w1566578764
8/home/sandro/GIT_RISCV/HardwareDescription/DRAMController/dram_controller.sv
Z24 F/home/sandro/GIT_RISCV/HardwareDescription/DRAMController/dram_controller.sv
Z25 L0 13
R8
R9
R10
R11
!i113 1
R12
R13
Xdram_controller_sv_unit
R1
R2
VY6Z^^b<ed=`zzM@==o;OO3
r1
!s85 0
31
!i10b 1
!s100 @<kk[F7PRa1ATz6M95OZX2
IY6Z^^b<ed=`zzM@==o;OO3
!i103 1
S1
R0
R23
8../../HardwareDescription/DRAMController/dram_controller.sv
F../../HardwareDescription/DRAMController/dram_controller.sv
R19
L0 2
R8
R9
!s107 /home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv|../../HardwareDescription/DRAMController/dram_controller.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/DRAMController/dram_controller.sv|
!i113 1
R12
R13
vfetch_unit
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 >SCCS0gERoo8i:MaRnf>F3
I3@Q30mSK[LZ0zWIQUi3_T1
R5
S1
R0
w1566579169
8/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/fetch_unit.sv
Z26 F/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/fetch_unit.sv
R21
R8
R9
R10
R11
!i113 1
R12
R13
Xfetch_unit_sv_unit
R1
R2
VW8zToJ0k2957NgPE^7b@00
r1
!s85 0
31
!i10b 1
!s100 nbT]M:=6_d^o2deZ59amd1
IW8zToJ0k2957NgPE^7b@00
!i103 1
S1
R0
Z27 w1566581143
8../../HardwareDescription/FetchUnit/fetch_unit.sv
F../../HardwareDescription/FetchUnit/fetch_unit.sv
R16
R19
Z28 F/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv
Z29 F/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/i_cache.sv
R15
L0 4
R8
R9
!s107 /home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv|/home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv|../../HardwareDescription/FetchUnit/fetch_unit.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/FetchUnit/fetch_unit.sv|
!i113 1
R12
R13
vforw_unit
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 2[Qkc>4K<PQz?k]5ceUc00
I4URENEbCgb?P>5aK^oiPF0
R5
S1
R0
w1566463381
8/home/sandro/GIT_RISCV/HardwareDescription/ForwardUnit/forwardunit.sv
Z30 F/home/sandro/GIT_RISCV/HardwareDescription/ForwardUnit/forwardunit.sv
L0 3
R8
R9
R10
R11
!i113 1
R12
R13
vi_cache
R1
R2
R14
!i10b 1
!s100 ^^Q`KJW_XR[zL3Az?1Ag_1
IOL>I3Xo0Q]f3Wm1T6`cUT2
R4
R5
S1
R0
w1566463170
8/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/i_cache.sv
R29
L0 3
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
Xi_cache_sv_unit
R1
Z31 DXx4 work 9 constants 0 22 oKNo_:6mzbE4ihj4nXi1L3
VeLWUF?ZXT522IzKDX92U91
r1
!s85 0
31
!i10b 1
!s100 RiOg>mSmakLN^nb`PFz;o0
IeLWUF?ZXT522IzKDX92U91
!i103 1
S1
R0
R17
8../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv
Z32 F../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv
Z33 F../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv
L0 2
R8
R18
!s107 ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv|../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|
!i113 1
R12
R13
vicache_controller
R1
R2
R14
!i10b 1
!s100 03h^1`ATX0c^dI4?M<HG30
I:W[CVd<XJn2;b?e5BFi=K0
R4
R5
S1
R0
R27
8/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv
R28
L0 3
R8
r1
!s85 0
31
R9
R10
R11
!i113 1
R12
R13
Xicache_controller_sv_unit
R1
R31
V?zh>I@QZIQIO]i_af[=Z52
r1
!s85 0
31
!i10b 1
!s100 M70^dgKOi<Cb4mXmn`K;Y3
I?zh>I@QZIQIO]i_af[=Z52
!i103 1
S1
R0
R17
8../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv
F../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv
R32
R33
L0 2
R8
R18
!s107 ../../HardwareDescription/FetchUnit/InstructionCache/../../Constants/constants.sv|../../HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv|
!i113 1
R12
R13
vreg_file
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 ]l>iAWkFZdXPAXFj5N;5]1
Ihb1o<o?D0Fi3j^TB08G9Q3
R5
S1
R0
w1566463329
8/home/sandro/GIT_RISCV/HardwareDescription/RegisterFile/reg_file.sv
Z34 F/home/sandro/GIT_RISCV/HardwareDescription/RegisterFile/reg_file.sv
L0 3
R8
R9
R10
R11
!i113 1
R12
R13
vriscv_core
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 MP4`e0RFXg:7iiYT^P2k82
I]8;HE7ced29MYi>j[08Xn3
R5
S1
R0
w1566583783
8../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv
Z35 F../../HardwareDescription/Testbench/../RISCVCore/riscv_core.sv
R25
R8
R9
R10
R11
!i113 1
R12
R13
Xriscv_core_sv_unit
R1
R2
V]R6>]mILND^DCDlJMS7kl2
r1
!s85 0
31
!i10b 1
!s100 dz<H5N@_ANk@QLn5ohEC72
I]R6>]mILND^DCDlJMS7kl2
!i103 1
S1
R0
R6
8../../HardwareDescription/RISCVCore/riscv_core.sv
F../../HardwareDescription/RISCVCore/riscv_core.sv
R26
R16
R19
R28
R29
R15
R20
R34
R30
R7
R24
L0 4
R8
R9
!s107 /home/sandro/GIT_RISCV/HardwareDescription/DRAMController/dram_controller.sv|/home/sandro/GIT_RISCV/HardwareDescription/ALU/alu.sv|/home/sandro/GIT_RISCV/HardwareDescription/ForwardUnit/forwardunit.sv|/home/sandro/GIT_RISCV/HardwareDescription/RegisterFile/reg_file.sv|/home/sandro/GIT_RISCV/HardwareDescription/ControlUnit/cu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchForwardingUnit/bfu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/i_cache.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/InstructionCache/icache_controller.sv|/home/sandro/GIT_RISCV/HardwareDescription/Constants/constants.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/BranchPredictionUnit/bpu.sv|/home/sandro/GIT_RISCV/HardwareDescription/FetchUnit/fetch_unit.sv|../../HardwareDescription/RISCVCore/riscv_core.sv|
!s90 -reportprogress|300|+acc|-sv|-work|work|../../HardwareDescription/RISCVCore/riscv_core.sv|
!i113 1
R12
R13
vriscv_tester
R1
R2
R3
R4
r1
!s85 0
31
!i10b 1
!s100 _@GjTh2>[2fC;j>HTW=KF1
I8VeeI2JnWCG9Ae>7;^ehg0
R5
S1
R0
Z36 w1566584320
Z37 8../../HardwareDescription/Testbench/riscv_tester.sv
Z38 F../../HardwareDescription/Testbench/riscv_tester.sv
L0 5
R8
R9
R10
R11
!i113 1
R12
R13
Xriscv_tester_sv_unit
R1
R2
V^o=d<78GOF^UIiZNJi@bk1
r1
!s85 0
31
!i10b 1
!s100 JJR^o<iS[jBI[lNaRS<Q]2
I^o=d<78GOF^UIiZNJi@bk1
!i103 1
S1
R0
R36
R37
R38
R35
R26
R16
R19
R28
R29
R15
R20
R34
R30
R7
R24
R22
F../../HardwareDescription/Testbench/../DRAM/../Constants/constants.sv
L0 4
R8
R9
R10
R11
!i113 1
R12
R13
