{
    "components": [
        "topEntity"
    ],
    "flags": [
        20,
        20
    ],
    "hash": "53a09e78c153aca1916139ef6c0f5eac1cb05a1acab5a1515248c31beaecf7bb",
    "dependencies": {
        "transitive": []
    },
    "version": "unstable",
    "files": [
        {
            "name": "RequestGenerator3_topEntity_types.vhdl",
            "sha256": "3e35529a0966419bf0c1cb16aad702e88e5fdf9ea451a6563e51497444e543bf"
        },
        {
            "name": "topEntity.vhdl",
            "sha256": "8e1cf5ff2cddbddc4a139922df59ae4e52f7cc398c5c34b06b6dd338808b910b"
        }
    ],
    "top_component": {
        "ports_flat": [
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_0",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_1",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_2",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_3",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_4",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_5",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_6",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_7",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_8",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_9",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_10",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_11",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_12",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_13",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_14",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_15",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_16",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_17",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_18",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_19",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_20",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_21",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_22",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_23",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_24",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_25",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_26",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_27",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_28",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_29",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_30",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem0_31",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_0",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_1",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_2",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_3",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_4",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_5",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_6",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_7",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_8",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_9",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_10",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_11",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_12",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_13",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_14",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_15",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_16",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_17",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_18",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_19",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_20",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_21",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_22",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_23",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_24",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_25",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_26",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_27",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_28",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_29",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_30",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 11,
                "name": "mem1_31",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "in",
                "width": 1,
                "name": "tableSel",
                "is_clock": false,
                "type_name": "unsigned(0 downto 0)"
            },
            {
                "direction": "in",
                "width": 5,
                "name": "idx0",
                "is_clock": false,
                "type_name": "unsigned(4 downto 0)"
            },
            {
                "direction": "in",
                "width": 5,
                "name": "idx1",
                "is_clock": false,
                "type_name": "unsigned(4 downto 0)"
            },
            {
                "direction": "in",
                "width": 1,
                "name": "linkedV",
                "is_clock": false,
                "type_name": "boolean"
            },
            {
                "direction": "in",
                "width": 34,
                "name": "linkedNewAdr",
                "is_clock": false,
                "type_name": "std_logic_vector(33 downto 0)"
            },
            {
                "direction": "out",
                "width": 11,
                "name": "result_0",
                "is_clock": false,
                "type_name": "std_logic_vector(10 downto 0)"
            },
            {
                "direction": "out",
                "width": 1,
                "name": "result_1_0",
                "is_clock": false,
                "type_name": "boolean"
            },
            {
                "direction": "out",
                "width": 34,
                "name": "result_1_1",
                "is_clock": false,
                "type_name": "std_logic_vector(33 downto 0)"
            }
        ],
        "name": "topEntity"
    },
    "domains": {
        "System": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "XilinxSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Synchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        },
        "IntelSystem": {
            "period": 10000,
            "init_behavior": "Defined",
            "reset_kind": "Asynchronous",
            "active_edge": "Rising",
            "reset_polarity": "ActiveHigh"
        }
    }
}