{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523661401164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523661401173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 16:16:41 2018 " "Processing started: Fri Apr 13 16:16:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523661401173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523661401173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523661401173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523661401688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523661401688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part6.sv 1 1 " "Using design file part6.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "part6.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523661412812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523661412812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part6 " "Elaborating entity \"Part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523661412818 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_3w_8_to_1.sv 1 1 " "Using design file mux_3w_8_to_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_8_to_1 " "Found entity 1: Mux_3w_8_to_1" {  } { { "mux_3w_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_3w_8_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523661412831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523661412831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_8_to_1 Mux_3w_8_to_1:Mux_3w_8_to_1_Part6_7 " "Elaborating entity \"Mux_3w_8_to_1\" for hierarchy \"Mux_3w_8_to_1:Mux_3w_8_to_1_Part6_7\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_7" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_8_to_1.sv 1 1 " "Using design file mux_8_to_1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8_to_1 " "Found entity 1: Mux_8_to_1" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523661412843 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523661412843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_0 mux_8_to_1.sv(4) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(4): created implicit net for \"wire_0\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_1 mux_8_to_1.sv(5) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(5): created implicit net for \"wire_1\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412843 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_2 mux_8_to_1.sv(6) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(6): created implicit net for \"wire_2\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_3 mux_8_to_1.sv(7) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(7): created implicit net for \"wire_3\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_4 mux_8_to_1.sv(9) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(9): created implicit net for \"wire_4\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_5 mux_8_to_1.sv(10) " "Verilog HDL Implicit Net warning at mux_8_to_1.sv(10): created implicit net for \"wire_5\"" {  } { { "mux_8_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_8_to_1.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8_to_1 Mux_3w_8_to_1:Mux_3w_8_to_1_Part6_7\|Mux_8_to_1:Mux_8_to_1_part6_1 " "Elaborating entity \"Mux_8_to_1\" for hierarchy \"Mux_3w_8_to_1:Mux_3w_8_to_1_Part6_7\|Mux_8_to_1:Mux_8_to_1_part6_1\"" {  } { { "mux_3w_8_to_1.sv" "Mux_8_to_1_part6_1" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/mux_3w_8_to_1.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412844 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexhelo.sv 1 1 " "Using design file hexhelo.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "hexhelo.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/hexhelo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523661412873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523661412873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO HexHELO:HexHELO_Part6_7 " "Elaborating entity \"HexHELO\" for hierarchy \"HexHELO:HexHELO_Part6_7\"" {  } { { "part6.sv" "HexHELO_Part6_7" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661412874 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_0 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_0\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_0" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 11 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413022 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_1 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_1\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_1" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 10 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413022 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_2 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_2\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_2" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 9 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413023 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_3 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_3\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_3" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 8 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413023 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_4 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_4\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_4" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 7 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413024 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_5 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_5\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_5" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 6 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413024 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_6 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_6\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_6" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 5 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413024 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT_POS" "11 Mux_3w_8_to_1_Part6_7 " "Port at position 11 does not exist in macrofunction \"Mux_3w_8_to_1_Part6_7\"" {  } { { "part6.sv" "Mux_3w_8_to_1_Part6_7" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part6/part6.sv" 4 0 0 } }  } 0 12003 "Port at position %1!d! does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523661413025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523661413038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523661413150 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 13 16:16:53 2018 " "Processing ended: Fri Apr 13 16:16:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523661413150 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523661413150 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523661413150 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523661413150 ""}
