![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# WIP

- updating

## Acknowledgment

This project has used/modified some modules form the opensource community. 
1. Dr. Pong P. Chu, Great book on learning Verilog "FPGA Prototyping By Verilog Examples" 
   - for the UART modules, and the adapted code by David J. Marion 
2. Will Green, Projectf.io great tutorial. 
   - for the divider module
3. Dr. Dan Gisselquist, of Zip CPU. many interesting blog post on HDL 
   - for the multiplication module
     
I have learned a lot from your works and many super helpful people on the TinyTapout discord. Thanks you
