From 8cb4a335891cd75b946f10676597718dc3acbfb7 Mon Sep 17 00:00:00 2001
From: Hien Huynh <hien.huynh.px@renesas.com>
Date: Tue, 2 Jul 2019 16:37:54 +0700
Subject: [PATCH 087/268] clk: renesas: r8a774a1: Add TPU clock

This patch adds the TPU clocks to the R8A774A1 SoC.

Signed-off-by: Son Lam <son.lam.ym@renesas.com>
Signed-off-by: Hien Huynh <hien.huynh.px@renesas.com>
---
 drivers/clk/renesas/r8a774a1-cpg-mssr.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/clk/renesas/r8a774a1-cpg-mssr.c b/drivers/clk/renesas/r8a774a1-cpg-mssr.c
index 7c4973c..0d6689f 100644
--- a/drivers/clk/renesas/r8a774a1-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a774a1-cpg-mssr.c
@@ -140,6 +140,7 @@ static const struct mssr_mod_clk r8a774a1_mod_clks[] __initconst = {
 	DEF_MOD("cmt2",			 301,	R8A774A1_CLK_R),
 	DEF_MOD("cmt1",			 302,	R8A774A1_CLK_R),
 	DEF_MOD("cmt0",			 303,	R8A774A1_CLK_R),
+	DEF_MOD("tpu",			 304,	R8A774A1_CLK_S3D4),
 	DEF_MOD("scif2",		 310,	R8A774A1_CLK_S3D4),
 	DEF_MOD("sdif3",		 311,	R8A774A1_CLK_SD3),
 	DEF_MOD("sdif2",		 312,	R8A774A1_CLK_SD2),
-- 
2.7.4

