// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Mon Apr 12 15:13:59 2021
// Host        : Chaim running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/School/Project/new_repo/Vivado/cnn_0/cnn_0.srcs/sources_1/bd/design_1/ip/design_1_cnn_conv_d26x26_k3x3_0_0/design_1_cnn_conv_d26x26_k3x3_0_0_sim_netlist.v
// Design      : design_1_cnn_conv_d26x26_k3x3_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cnn_conv_d26x26_k3x3_0_0,cnn_conv_d26x26_k3x3,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "cnn_conv_d26x26_k3x3,Vivado 2016.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_cnn_conv_d26x26_k3x3_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TDATA,
    inStream_TDEST,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TDATA,
    outStream_TDEST,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [6:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [6:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TVALID" *) input inStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TREADY" *) output inStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDATA" *) input [31:0]inStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TDEST" *) input [5:0]inStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TKEEP" *) input [3:0]inStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TSTRB" *) input [3:0]inStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TUSER" *) input [1:0]inStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TLAST" *) input [0:0]inStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 inStream TID" *) input [4:0]inStream_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TVALID" *) output outStream_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TREADY" *) input outStream_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDATA" *) output [31:0]outStream_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TDEST" *) output [5:0]outStream_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TKEEP" *) output [3:0]outStream_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TSTRB" *) output [3:0]outStream_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TUSER" *) output [1:0]outStream_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TLAST" *) output [0:0]outStream_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 outStream TID" *) output [4:0]outStream_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]inStream_TDATA;
  wire [5:0]inStream_TDEST;
  wire [4:0]inStream_TID;
  wire [3:0]inStream_TKEEP;
  wire [0:0]inStream_TLAST;
  wire inStream_TREADY;
  wire [3:0]inStream_TSTRB;
  wire [1:0]inStream_TUSER;
  wire inStream_TVALID;
  wire interrupt;
  wire [31:0]outStream_TDATA;
  wire [5:0]outStream_TDEST;
  wire [4:0]outStream_TID;
  wire [3:0]outStream_TKEEP;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire [3:0]outStream_TSTRB;
  wire [1:0]outStream_TUSER;
  wire outStream_TVALID;
  wire [6:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [6:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire [1:0]s_axi_CTRL_BRESP;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire [1:0]s_axi_CTRL_RRESP;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;

  (* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "9'b000000010" *) 
  (* ap_ST_fsm_pp1_stage0 = "9'b000001000" *) 
  (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) 
  (* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) 
  (* ap_ST_fsm_state1 = "9'b000000001" *) 
  (* ap_ST_fsm_state10 = "9'b001000000" *) 
  (* ap_ST_fsm_state22 = "9'b100000000" *) 
  (* ap_ST_fsm_state4 = "9'b000000100" *) 
  (* ap_ST_fsm_state7 = "9'b000010000" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv10_0 = "10'b0000000000" *) 
  (* ap_const_lv10_1 = "10'b0000000001" *) 
  (* ap_const_lv10_2A4 = "10'b1010100100" *) 
  (* ap_const_lv27_0 = "27'b000000000000000000000000000" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  (* ap_const_lv2_1 = "2'b01" *) 
  (* ap_const_lv2_2 = "2'b10" *) 
  (* ap_const_lv2_3 = "2'b11" *) 
  (* ap_const_lv32_0 = "0" *) 
  (* ap_const_lv32_1 = "1" *) 
  (* ap_const_lv32_1A = "26" *) 
  (* ap_const_lv32_1C = "28" *) 
  (* ap_const_lv32_2 = "2" *) 
  (* ap_const_lv32_240 = "576" *) 
  (* ap_const_lv32_2A4 = "676" *) 
  (* ap_const_lv32_3 = "3" *) 
  (* ap_const_lv32_4 = "4" *) 
  (* ap_const_lv32_5 = "5" *) 
  (* ap_const_lv32_6 = "6" *) 
  (* ap_const_lv32_7 = "7" *) 
  (* ap_const_lv32_8 = "8" *) 
  (* ap_const_lv3_0 = "3'b000" *) 
  (* ap_const_lv3_1 = "3'b001" *) 
  (* ap_const_lv3_4 = "3'b100" *) 
  (* ap_const_lv4_0 = "4'b0000" *) 
  (* ap_const_lv4_1 = "4'b0001" *) 
  (* ap_const_lv4_8 = "4'b1000" *) 
  (* ap_const_lv4_A = "4'b1010" *) 
  (* ap_const_lv4_F = "4'b1111" *) 
  (* ap_const_lv5_0 = "5'b00000" *) 
  (* ap_const_lv5_1 = "5'b00001" *) 
  (* ap_const_lv5_17 = "5'b10111" *) 
  (* ap_const_lv5_18 = "5'b11000" *) 
  (* ap_const_lv5_1A = "5'b11010" *) 
  (* ap_const_lv6_0 = "6'b000000" *) 
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_k3x3 inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .inStream_TDATA(inStream_TDATA),
        .inStream_TDEST(inStream_TDEST),
        .inStream_TID(inStream_TID),
        .inStream_TKEEP(inStream_TKEEP),
        .inStream_TLAST(inStream_TLAST),
        .inStream_TREADY(inStream_TREADY),
        .inStream_TSTRB(inStream_TSTRB),
        .inStream_TUSER(inStream_TUSER),
        .inStream_TVALID(inStream_TVALID),
        .interrupt(interrupt),
        .outStream_TDATA(outStream_TDATA),
        .outStream_TDEST(outStream_TDEST),
        .outStream_TID(outStream_TID),
        .outStream_TKEEP(outStream_TKEEP),
        .outStream_TLAST(outStream_TLAST),
        .outStream_TREADY(outStream_TREADY),
        .outStream_TSTRB(outStream_TSTRB),
        .outStream_TUSER(outStream_TUSER),
        .outStream_TVALID(outStream_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(s_axi_CTRL_BRESP),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(s_axi_CTRL_RRESP),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "7" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "cnn_conv_d26x26_k3x3" *) 
(* ap_ST_fsm_pp0_stage0 = "9'b000000010" *) (* ap_ST_fsm_pp1_stage0 = "9'b000001000" *) (* ap_ST_fsm_pp2_stage0 = "9'b000100000" *) 
(* ap_ST_fsm_pp3_stage0 = "9'b010000000" *) (* ap_ST_fsm_state1 = "9'b000000001" *) (* ap_ST_fsm_state10 = "9'b001000000" *) 
(* ap_ST_fsm_state22 = "9'b100000000" *) (* ap_ST_fsm_state4 = "9'b000000100" *) (* ap_ST_fsm_state7 = "9'b000010000" *) 
(* ap_const_int64_8 = "8" *) (* ap_const_lv10_0 = "10'b0000000000" *) (* ap_const_lv10_1 = "10'b0000000001" *) 
(* ap_const_lv10_2A4 = "10'b1010100100" *) (* ap_const_lv27_0 = "27'b000000000000000000000000000" *) (* ap_const_lv2_0 = "2'b00" *) 
(* ap_const_lv2_1 = "2'b01" *) (* ap_const_lv2_2 = "2'b10" *) (* ap_const_lv2_3 = "2'b11" *) 
(* ap_const_lv32_0 = "0" *) (* ap_const_lv32_1 = "1" *) (* ap_const_lv32_1A = "26" *) 
(* ap_const_lv32_1C = "28" *) (* ap_const_lv32_2 = "2" *) (* ap_const_lv32_240 = "576" *) 
(* ap_const_lv32_2A4 = "676" *) (* ap_const_lv32_3 = "3" *) (* ap_const_lv32_4 = "4" *) 
(* ap_const_lv32_5 = "5" *) (* ap_const_lv32_6 = "6" *) (* ap_const_lv32_7 = "7" *) 
(* ap_const_lv32_8 = "8" *) (* ap_const_lv3_0 = "3'b000" *) (* ap_const_lv3_1 = "3'b001" *) 
(* ap_const_lv3_4 = "3'b100" *) (* ap_const_lv4_0 = "4'b0000" *) (* ap_const_lv4_1 = "4'b0001" *) 
(* ap_const_lv4_8 = "4'b1000" *) (* ap_const_lv4_A = "4'b1010" *) (* ap_const_lv4_F = "4'b1111" *) 
(* ap_const_lv5_0 = "5'b00000" *) (* ap_const_lv5_1 = "5'b00001" *) (* ap_const_lv5_17 = "5'b10111" *) 
(* ap_const_lv5_18 = "5'b11000" *) (* ap_const_lv5_1A = "5'b11010" *) (* ap_const_lv6_0 = "6'b000000" *) 
(* hls_module = "yes" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_k3x3
   (ap_clk,
    ap_rst_n,
    inStream_TDATA,
    inStream_TVALID,
    inStream_TREADY,
    inStream_TKEEP,
    inStream_TSTRB,
    inStream_TUSER,
    inStream_TLAST,
    inStream_TID,
    inStream_TDEST,
    outStream_TDATA,
    outStream_TVALID,
    outStream_TREADY,
    outStream_TKEEP,
    outStream_TSTRB,
    outStream_TUSER,
    outStream_TLAST,
    outStream_TID,
    outStream_TDEST,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [31:0]inStream_TDATA;
  input inStream_TVALID;
  output inStream_TREADY;
  input [3:0]inStream_TKEEP;
  input [3:0]inStream_TSTRB;
  input [1:0]inStream_TUSER;
  input [0:0]inStream_TLAST;
  input [4:0]inStream_TID;
  input [5:0]inStream_TDEST;
  output [31:0]outStream_TDATA;
  output outStream_TVALID;
  input outStream_TREADY;
  output [3:0]outStream_TKEEP;
  output [3:0]outStream_TSTRB;
  output [1:0]outStream_TUSER;
  output [0:0]outStream_TLAST;
  output [4:0]outStream_TID;
  output [5:0]outStream_TDEST;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [6:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [6:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire \a_assign_reg_127[12]_i_3__0_n_0 ;
  wire \a_assign_reg_127[12]_i_3__1_n_0 ;
  wire \a_assign_reg_127[12]_i_3__2_n_0 ;
  wire \a_assign_reg_127[12]_i_3__3_n_0 ;
  wire \a_assign_reg_127[12]_i_3__4_n_0 ;
  wire \a_assign_reg_127[12]_i_3__5_n_0 ;
  wire \a_assign_reg_127[12]_i_3__6_n_0 ;
  wire \a_assign_reg_127[12]_i_3__7_n_0 ;
  wire \a_assign_reg_127[12]_i_3_n_0 ;
  wire \a_assign_reg_127[12]_i_4__0_n_0 ;
  wire \a_assign_reg_127[12]_i_4__1_n_0 ;
  wire \a_assign_reg_127[12]_i_4__2_n_0 ;
  wire \a_assign_reg_127[12]_i_4__3_n_0 ;
  wire \a_assign_reg_127[12]_i_4__4_n_0 ;
  wire \a_assign_reg_127[12]_i_4__5_n_0 ;
  wire \a_assign_reg_127[12]_i_4__6_n_0 ;
  wire \a_assign_reg_127[12]_i_4__7_n_0 ;
  wire \a_assign_reg_127[12]_i_4_n_0 ;
  wire \a_assign_reg_127[12]_i_5__0_n_0 ;
  wire \a_assign_reg_127[12]_i_5__1_n_0 ;
  wire \a_assign_reg_127[12]_i_5__2_n_0 ;
  wire \a_assign_reg_127[12]_i_5__3_n_0 ;
  wire \a_assign_reg_127[12]_i_5__4_n_0 ;
  wire \a_assign_reg_127[12]_i_5__5_n_0 ;
  wire \a_assign_reg_127[12]_i_5__6_n_0 ;
  wire \a_assign_reg_127[12]_i_5__7_n_0 ;
  wire \a_assign_reg_127[12]_i_5_n_0 ;
  wire \a_assign_reg_127[12]_i_6__0_n_0 ;
  wire \a_assign_reg_127[12]_i_6__1_n_0 ;
  wire \a_assign_reg_127[12]_i_6__2_n_0 ;
  wire \a_assign_reg_127[12]_i_6__3_n_0 ;
  wire \a_assign_reg_127[12]_i_6__4_n_0 ;
  wire \a_assign_reg_127[12]_i_6__5_n_0 ;
  wire \a_assign_reg_127[12]_i_6__6_n_0 ;
  wire \a_assign_reg_127[12]_i_6__7_n_0 ;
  wire \a_assign_reg_127[12]_i_6_n_0 ;
  wire \a_assign_reg_127[16]_i_3__0_n_0 ;
  wire \a_assign_reg_127[16]_i_3__1_n_0 ;
  wire \a_assign_reg_127[16]_i_3__2_n_0 ;
  wire \a_assign_reg_127[16]_i_3__3_n_0 ;
  wire \a_assign_reg_127[16]_i_3__4_n_0 ;
  wire \a_assign_reg_127[16]_i_3__5_n_0 ;
  wire \a_assign_reg_127[16]_i_3__6_n_0 ;
  wire \a_assign_reg_127[16]_i_3__7_n_0 ;
  wire \a_assign_reg_127[16]_i_3_n_0 ;
  wire \a_assign_reg_127[16]_i_4__0_n_0 ;
  wire \a_assign_reg_127[16]_i_4__1_n_0 ;
  wire \a_assign_reg_127[16]_i_4__2_n_0 ;
  wire \a_assign_reg_127[16]_i_4__3_n_0 ;
  wire \a_assign_reg_127[16]_i_4__4_n_0 ;
  wire \a_assign_reg_127[16]_i_4__5_n_0 ;
  wire \a_assign_reg_127[16]_i_4__6_n_0 ;
  wire \a_assign_reg_127[16]_i_4__7_n_0 ;
  wire \a_assign_reg_127[16]_i_4_n_0 ;
  wire \a_assign_reg_127[16]_i_5__0_n_0 ;
  wire \a_assign_reg_127[16]_i_5__1_n_0 ;
  wire \a_assign_reg_127[16]_i_5__2_n_0 ;
  wire \a_assign_reg_127[16]_i_5__3_n_0 ;
  wire \a_assign_reg_127[16]_i_5__4_n_0 ;
  wire \a_assign_reg_127[16]_i_5__5_n_0 ;
  wire \a_assign_reg_127[16]_i_5__6_n_0 ;
  wire \a_assign_reg_127[16]_i_5__7_n_0 ;
  wire \a_assign_reg_127[16]_i_5_n_0 ;
  wire \a_assign_reg_127[16]_i_6__0_n_0 ;
  wire \a_assign_reg_127[16]_i_6__1_n_0 ;
  wire \a_assign_reg_127[16]_i_6__2_n_0 ;
  wire \a_assign_reg_127[16]_i_6__3_n_0 ;
  wire \a_assign_reg_127[16]_i_6__4_n_0 ;
  wire \a_assign_reg_127[16]_i_6__5_n_0 ;
  wire \a_assign_reg_127[16]_i_6__6_n_0 ;
  wire \a_assign_reg_127[16]_i_6__7_n_0 ;
  wire \a_assign_reg_127[16]_i_6_n_0 ;
  wire \a_assign_reg_127[20]_i_3__0_n_0 ;
  wire \a_assign_reg_127[20]_i_3__1_n_0 ;
  wire \a_assign_reg_127[20]_i_3__2_n_0 ;
  wire \a_assign_reg_127[20]_i_3__3_n_0 ;
  wire \a_assign_reg_127[20]_i_3__4_n_0 ;
  wire \a_assign_reg_127[20]_i_3__5_n_0 ;
  wire \a_assign_reg_127[20]_i_3__6_n_0 ;
  wire \a_assign_reg_127[20]_i_3__7_n_0 ;
  wire \a_assign_reg_127[20]_i_3_n_0 ;
  wire \a_assign_reg_127[20]_i_4__0_n_0 ;
  wire \a_assign_reg_127[20]_i_4__1_n_0 ;
  wire \a_assign_reg_127[20]_i_4__2_n_0 ;
  wire \a_assign_reg_127[20]_i_4__3_n_0 ;
  wire \a_assign_reg_127[20]_i_4__4_n_0 ;
  wire \a_assign_reg_127[20]_i_4__5_n_0 ;
  wire \a_assign_reg_127[20]_i_4__6_n_0 ;
  wire \a_assign_reg_127[20]_i_4__7_n_0 ;
  wire \a_assign_reg_127[20]_i_4_n_0 ;
  wire \a_assign_reg_127[20]_i_5__0_n_0 ;
  wire \a_assign_reg_127[20]_i_5__1_n_0 ;
  wire \a_assign_reg_127[20]_i_5__2_n_0 ;
  wire \a_assign_reg_127[20]_i_5__3_n_0 ;
  wire \a_assign_reg_127[20]_i_5__4_n_0 ;
  wire \a_assign_reg_127[20]_i_5__5_n_0 ;
  wire \a_assign_reg_127[20]_i_5__6_n_0 ;
  wire \a_assign_reg_127[20]_i_5__7_n_0 ;
  wire \a_assign_reg_127[20]_i_5_n_0 ;
  wire \a_assign_reg_127[20]_i_6__0_n_0 ;
  wire \a_assign_reg_127[20]_i_6__1_n_0 ;
  wire \a_assign_reg_127[20]_i_6__2_n_0 ;
  wire \a_assign_reg_127[20]_i_6__3_n_0 ;
  wire \a_assign_reg_127[20]_i_6__4_n_0 ;
  wire \a_assign_reg_127[20]_i_6__5_n_0 ;
  wire \a_assign_reg_127[20]_i_6__6_n_0 ;
  wire \a_assign_reg_127[20]_i_6__7_n_0 ;
  wire \a_assign_reg_127[20]_i_6_n_0 ;
  wire \a_assign_reg_127[24]_i_3__0_n_0 ;
  wire \a_assign_reg_127[24]_i_3__1_n_0 ;
  wire \a_assign_reg_127[24]_i_3__2_n_0 ;
  wire \a_assign_reg_127[24]_i_3__3_n_0 ;
  wire \a_assign_reg_127[24]_i_3__4_n_0 ;
  wire \a_assign_reg_127[24]_i_3__5_n_0 ;
  wire \a_assign_reg_127[24]_i_3__6_n_0 ;
  wire \a_assign_reg_127[24]_i_3__7_n_0 ;
  wire \a_assign_reg_127[24]_i_3_n_0 ;
  wire \a_assign_reg_127[24]_i_4__0_n_0 ;
  wire \a_assign_reg_127[24]_i_4__1_n_0 ;
  wire \a_assign_reg_127[24]_i_4__2_n_0 ;
  wire \a_assign_reg_127[24]_i_4__3_n_0 ;
  wire \a_assign_reg_127[24]_i_4__4_n_0 ;
  wire \a_assign_reg_127[24]_i_4__5_n_0 ;
  wire \a_assign_reg_127[24]_i_4__6_n_0 ;
  wire \a_assign_reg_127[24]_i_4__7_n_0 ;
  wire \a_assign_reg_127[24]_i_4_n_0 ;
  wire \a_assign_reg_127[24]_i_5__0_n_0 ;
  wire \a_assign_reg_127[24]_i_5__1_n_0 ;
  wire \a_assign_reg_127[24]_i_5__2_n_0 ;
  wire \a_assign_reg_127[24]_i_5__3_n_0 ;
  wire \a_assign_reg_127[24]_i_5__4_n_0 ;
  wire \a_assign_reg_127[24]_i_5__5_n_0 ;
  wire \a_assign_reg_127[24]_i_5__6_n_0 ;
  wire \a_assign_reg_127[24]_i_5__7_n_0 ;
  wire \a_assign_reg_127[24]_i_5_n_0 ;
  wire \a_assign_reg_127[24]_i_6__0_n_0 ;
  wire \a_assign_reg_127[24]_i_6__1_n_0 ;
  wire \a_assign_reg_127[24]_i_6__2_n_0 ;
  wire \a_assign_reg_127[24]_i_6__3_n_0 ;
  wire \a_assign_reg_127[24]_i_6__4_n_0 ;
  wire \a_assign_reg_127[24]_i_6__5_n_0 ;
  wire \a_assign_reg_127[24]_i_6__6_n_0 ;
  wire \a_assign_reg_127[24]_i_6__7_n_0 ;
  wire \a_assign_reg_127[24]_i_6_n_0 ;
  wire \a_assign_reg_127[28]_i_3__0_n_0 ;
  wire \a_assign_reg_127[28]_i_3__1_n_0 ;
  wire \a_assign_reg_127[28]_i_3__2_n_0 ;
  wire \a_assign_reg_127[28]_i_3__3_n_0 ;
  wire \a_assign_reg_127[28]_i_3__4_n_0 ;
  wire \a_assign_reg_127[28]_i_3__5_n_0 ;
  wire \a_assign_reg_127[28]_i_3__6_n_0 ;
  wire \a_assign_reg_127[28]_i_3__7_n_0 ;
  wire \a_assign_reg_127[28]_i_3_n_0 ;
  wire \a_assign_reg_127[28]_i_4__0_n_0 ;
  wire \a_assign_reg_127[28]_i_4__1_n_0 ;
  wire \a_assign_reg_127[28]_i_4__2_n_0 ;
  wire \a_assign_reg_127[28]_i_4__3_n_0 ;
  wire \a_assign_reg_127[28]_i_4__4_n_0 ;
  wire \a_assign_reg_127[28]_i_4__5_n_0 ;
  wire \a_assign_reg_127[28]_i_4__6_n_0 ;
  wire \a_assign_reg_127[28]_i_4__7_n_0 ;
  wire \a_assign_reg_127[28]_i_4_n_0 ;
  wire \a_assign_reg_127[28]_i_5__0_n_0 ;
  wire \a_assign_reg_127[28]_i_5__1_n_0 ;
  wire \a_assign_reg_127[28]_i_5__2_n_0 ;
  wire \a_assign_reg_127[28]_i_5__3_n_0 ;
  wire \a_assign_reg_127[28]_i_5__4_n_0 ;
  wire \a_assign_reg_127[28]_i_5__5_n_0 ;
  wire \a_assign_reg_127[28]_i_5__6_n_0 ;
  wire \a_assign_reg_127[28]_i_5__7_n_0 ;
  wire \a_assign_reg_127[28]_i_5_n_0 ;
  wire \a_assign_reg_127[28]_i_6__0_n_0 ;
  wire \a_assign_reg_127[28]_i_6__1_n_0 ;
  wire \a_assign_reg_127[28]_i_6__2_n_0 ;
  wire \a_assign_reg_127[28]_i_6__3_n_0 ;
  wire \a_assign_reg_127[28]_i_6__4_n_0 ;
  wire \a_assign_reg_127[28]_i_6__5_n_0 ;
  wire \a_assign_reg_127[28]_i_6__6_n_0 ;
  wire \a_assign_reg_127[28]_i_6__7_n_0 ;
  wire \a_assign_reg_127[28]_i_6_n_0 ;
  wire \a_assign_reg_127[31]_i_3__0_n_0 ;
  wire \a_assign_reg_127[31]_i_3__1_n_0 ;
  wire \a_assign_reg_127[31]_i_3__2_n_0 ;
  wire \a_assign_reg_127[31]_i_3__3_n_0 ;
  wire \a_assign_reg_127[31]_i_3__4_n_0 ;
  wire \a_assign_reg_127[31]_i_3__5_n_0 ;
  wire \a_assign_reg_127[31]_i_3__6_n_0 ;
  wire \a_assign_reg_127[31]_i_3__7_n_0 ;
  wire \a_assign_reg_127[31]_i_3_n_0 ;
  wire \a_assign_reg_127[31]_i_4__0_n_0 ;
  wire \a_assign_reg_127[31]_i_4__1_n_0 ;
  wire \a_assign_reg_127[31]_i_4__2_n_0 ;
  wire \a_assign_reg_127[31]_i_4__3_n_0 ;
  wire \a_assign_reg_127[31]_i_4__4_n_0 ;
  wire \a_assign_reg_127[31]_i_4__5_n_0 ;
  wire \a_assign_reg_127[31]_i_4__6_n_0 ;
  wire \a_assign_reg_127[31]_i_4__7_n_0 ;
  wire \a_assign_reg_127[31]_i_4_n_0 ;
  wire \a_assign_reg_127[31]_i_5__0_n_0 ;
  wire \a_assign_reg_127[31]_i_5__1_n_0 ;
  wire \a_assign_reg_127[31]_i_5__2_n_0 ;
  wire \a_assign_reg_127[31]_i_5__3_n_0 ;
  wire \a_assign_reg_127[31]_i_5__4_n_0 ;
  wire \a_assign_reg_127[31]_i_5__5_n_0 ;
  wire \a_assign_reg_127[31]_i_5__6_n_0 ;
  wire \a_assign_reg_127[31]_i_5__7_n_0 ;
  wire \a_assign_reg_127[31]_i_5_n_0 ;
  wire \a_assign_reg_127[4]_i_3__0_n_0 ;
  wire \a_assign_reg_127[4]_i_3__1_n_0 ;
  wire \a_assign_reg_127[4]_i_3__2_n_0 ;
  wire \a_assign_reg_127[4]_i_3__3_n_0 ;
  wire \a_assign_reg_127[4]_i_3__4_n_0 ;
  wire \a_assign_reg_127[4]_i_3__5_n_0 ;
  wire \a_assign_reg_127[4]_i_3__6_n_0 ;
  wire \a_assign_reg_127[4]_i_3__7_n_0 ;
  wire \a_assign_reg_127[4]_i_3_n_0 ;
  wire \a_assign_reg_127[4]_i_4__0_n_0 ;
  wire \a_assign_reg_127[4]_i_4__1_n_0 ;
  wire \a_assign_reg_127[4]_i_4__2_n_0 ;
  wire \a_assign_reg_127[4]_i_4__3_n_0 ;
  wire \a_assign_reg_127[4]_i_4__4_n_0 ;
  wire \a_assign_reg_127[4]_i_4__5_n_0 ;
  wire \a_assign_reg_127[4]_i_4__6_n_0 ;
  wire \a_assign_reg_127[4]_i_4__7_n_0 ;
  wire \a_assign_reg_127[4]_i_4_n_0 ;
  wire \a_assign_reg_127[4]_i_5__0_n_0 ;
  wire \a_assign_reg_127[4]_i_5__1_n_0 ;
  wire \a_assign_reg_127[4]_i_5__2_n_0 ;
  wire \a_assign_reg_127[4]_i_5__3_n_0 ;
  wire \a_assign_reg_127[4]_i_5__4_n_0 ;
  wire \a_assign_reg_127[4]_i_5__5_n_0 ;
  wire \a_assign_reg_127[4]_i_5__6_n_0 ;
  wire \a_assign_reg_127[4]_i_5__7_n_0 ;
  wire \a_assign_reg_127[4]_i_5_n_0 ;
  wire \a_assign_reg_127[4]_i_6__0_n_0 ;
  wire \a_assign_reg_127[4]_i_6__1_n_0 ;
  wire \a_assign_reg_127[4]_i_6__2_n_0 ;
  wire \a_assign_reg_127[4]_i_6__3_n_0 ;
  wire \a_assign_reg_127[4]_i_6__4_n_0 ;
  wire \a_assign_reg_127[4]_i_6__5_n_0 ;
  wire \a_assign_reg_127[4]_i_6__6_n_0 ;
  wire \a_assign_reg_127[4]_i_6__7_n_0 ;
  wire \a_assign_reg_127[4]_i_6_n_0 ;
  wire \a_assign_reg_127[4]_i_7__0_n_0 ;
  wire \a_assign_reg_127[4]_i_7__1_n_0 ;
  wire \a_assign_reg_127[4]_i_7__2_n_0 ;
  wire \a_assign_reg_127[4]_i_7__3_n_0 ;
  wire \a_assign_reg_127[4]_i_7__4_n_0 ;
  wire \a_assign_reg_127[4]_i_7__5_n_0 ;
  wire \a_assign_reg_127[4]_i_7__6_n_0 ;
  wire \a_assign_reg_127[4]_i_7__7_n_0 ;
  wire \a_assign_reg_127[4]_i_7_n_0 ;
  wire \a_assign_reg_127[8]_i_3__0_n_0 ;
  wire \a_assign_reg_127[8]_i_3__1_n_0 ;
  wire \a_assign_reg_127[8]_i_3__2_n_0 ;
  wire \a_assign_reg_127[8]_i_3__3_n_0 ;
  wire \a_assign_reg_127[8]_i_3__4_n_0 ;
  wire \a_assign_reg_127[8]_i_3__5_n_0 ;
  wire \a_assign_reg_127[8]_i_3__6_n_0 ;
  wire \a_assign_reg_127[8]_i_3__7_n_0 ;
  wire \a_assign_reg_127[8]_i_3_n_0 ;
  wire \a_assign_reg_127[8]_i_4__0_n_0 ;
  wire \a_assign_reg_127[8]_i_4__1_n_0 ;
  wire \a_assign_reg_127[8]_i_4__2_n_0 ;
  wire \a_assign_reg_127[8]_i_4__3_n_0 ;
  wire \a_assign_reg_127[8]_i_4__4_n_0 ;
  wire \a_assign_reg_127[8]_i_4__5_n_0 ;
  wire \a_assign_reg_127[8]_i_4__6_n_0 ;
  wire \a_assign_reg_127[8]_i_4__7_n_0 ;
  wire \a_assign_reg_127[8]_i_4_n_0 ;
  wire \a_assign_reg_127[8]_i_5__0_n_0 ;
  wire \a_assign_reg_127[8]_i_5__1_n_0 ;
  wire \a_assign_reg_127[8]_i_5__2_n_0 ;
  wire \a_assign_reg_127[8]_i_5__3_n_0 ;
  wire \a_assign_reg_127[8]_i_5__4_n_0 ;
  wire \a_assign_reg_127[8]_i_5__5_n_0 ;
  wire \a_assign_reg_127[8]_i_5__6_n_0 ;
  wire \a_assign_reg_127[8]_i_5__7_n_0 ;
  wire \a_assign_reg_127[8]_i_5_n_0 ;
  wire \a_assign_reg_127[8]_i_6__0_n_0 ;
  wire \a_assign_reg_127[8]_i_6__1_n_0 ;
  wire \a_assign_reg_127[8]_i_6__2_n_0 ;
  wire \a_assign_reg_127[8]_i_6__3_n_0 ;
  wire \a_assign_reg_127[8]_i_6__4_n_0 ;
  wire \a_assign_reg_127[8]_i_6__5_n_0 ;
  wire \a_assign_reg_127[8]_i_6__6_n_0 ;
  wire \a_assign_reg_127[8]_i_6__7_n_0 ;
  wire \a_assign_reg_127[8]_i_6_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[12]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[16]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[20]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[24]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[28]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[31]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[31]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[4]_i_2_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__0_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__1_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__2_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__3_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__4_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__5_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__6_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2__7_n_3 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_0 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_1 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_2 ;
  wire \a_assign_reg_127_reg[8]_i_2_n_3 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_3_n_0 ;
  wire \ap_CS_fsm[4]_i_4_n_0 ;
  wire \ap_CS_fsm[8]_i_2_n_0 ;
  wire \ap_CS_fsm[8]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp3_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm3;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_condition_976;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter10;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_i_1_n_0;
  wire ap_enable_reg_pp3_iter10_i_1_n_0;
  wire ap_enable_reg_pp3_iter10_reg_n_0;
  wire ap_enable_reg_pp3_iter1_i_1_n_0;
  wire ap_enable_reg_pp3_iter1_reg_n_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_i_1_n_0;
  wire ap_enable_reg_pp3_iter2_reg_rep__0_n_0;
  wire ap_enable_reg_pp3_iter2_reg_rep_n_0;
  wire ap_enable_reg_pp3_iter2_rep__0_i_1_n_0;
  wire ap_enable_reg_pp3_iter2_rep_i_1_n_0;
  wire ap_enable_reg_pp3_iter3;
  wire ap_enable_reg_pp3_iter4;
  wire ap_enable_reg_pp3_iter5;
  wire ap_enable_reg_pp3_iter6;
  wire ap_enable_reg_pp3_iter7;
  wire ap_enable_reg_pp3_iter8;
  wire ap_enable_reg_pp3_iter9;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_20;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_26;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_31;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_19;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_25;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_30;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ;
  wire [4:0]ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365;
  wire ap_pipeline_reg_pp3_iter1_p_i_reg_1355;
  wire \ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg[0]_srl5_n_0 ;
  wire ap_pipeline_reg_pp3_iter7_p_i_reg_1355;
  wire \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg_n_0_[0] ;
  wire \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg_n_0_[0] ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [30:1]b_assign_fu_66_p3;
  wire [30:1]b_assign_fu_66_p3_10;
  wire [30:1]b_assign_fu_66_p3_11;
  wire [30:1]b_assign_fu_66_p3_12;
  wire [30:1]b_assign_fu_66_p3_13;
  wire [30:1]b_assign_fu_66_p3_14;
  wire [30:1]b_assign_fu_66_p3_15;
  wire [30:1]b_assign_fu_66_p3_8;
  wire [30:1]b_assign_fu_66_p3_9;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_10;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_107;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_140;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_173;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_206;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_239;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_272;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_4;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_41;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_7;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_74;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_8;
  wire cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_9;
  wire \cond1_reg_1255[0]_i_1_n_0 ;
  wire \cond1_reg_1255_reg_n_0_[0] ;
  wire cond_mid2_fu_698_p3;
  wire \cond_mid2_reg_1237[0]_i_1_n_0 ;
  wire \cond_mid2_reg_1237[0]_i_3_n_0 ;
  wire \cond_mid2_reg_1237_reg_n_0_[0] ;
  wire ctrl_read_reg_1189;
  wire \exitcond1_reg_1194[0]_i_1_n_0 ;
  wire \exitcond1_reg_1194_reg_n_0_[0] ;
  wire \exitcond4_reg_1203[0]_i_1_n_0 ;
  wire \exitcond4_reg_1203_reg_n_0_[0] ;
  wire exitcond_flatten8_fu_820_p2;
  wire \exitcond_flatten8_reg_1341[0]_i_2_n_0 ;
  wire \exitcond_flatten8_reg_1341_reg_n_0_[0] ;
  wire exitcond_flatten_reg_1218;
  wire \exitcond_flatten_reg_1218[0]_i_1_n_0 ;
  wire grp_fixed_point_mul_fu_529_n_45;
  wire grp_fixed_point_mul_fu_543_n_45;
  wire grp_fixed_point_mul_fu_557_n_45;
  wire grp_fixed_point_mul_fu_565_n_10;
  wire grp_fixed_point_mul_fu_565_n_11;
  wire grp_fixed_point_mul_fu_565_n_12;
  wire grp_fixed_point_mul_fu_565_n_13;
  wire grp_fixed_point_mul_fu_565_n_14;
  wire grp_fixed_point_mul_fu_565_n_15;
  wire grp_fixed_point_mul_fu_565_n_16;
  wire grp_fixed_point_mul_fu_565_n_17;
  wire grp_fixed_point_mul_fu_565_n_18;
  wire grp_fixed_point_mul_fu_565_n_19;
  wire grp_fixed_point_mul_fu_565_n_20;
  wire grp_fixed_point_mul_fu_565_n_21;
  wire grp_fixed_point_mul_fu_565_n_22;
  wire grp_fixed_point_mul_fu_565_n_23;
  wire grp_fixed_point_mul_fu_565_n_24;
  wire grp_fixed_point_mul_fu_565_n_3;
  wire grp_fixed_point_mul_fu_565_n_4;
  wire grp_fixed_point_mul_fu_565_n_5;
  wire grp_fixed_point_mul_fu_565_n_6;
  wire grp_fixed_point_mul_fu_565_n_7;
  wire grp_fixed_point_mul_fu_565_n_8;
  wire grp_fixed_point_mul_fu_565_n_9;
  wire grp_fixed_point_mul_fu_573_n_45;
  wire grp_fixed_point_mul_fu_588_n_24;
  wire grp_fixed_point_mul_fu_588_n_25;
  wire [31:0]inStream_TDATA;
  wire inStream_TREADY;
  wire inStream_TVALID;
  wire inStream_V_data_V_0_ack_in;
  wire [31:0]inStream_V_data_V_0_data_out;
  wire inStream_V_data_V_0_load_A;
  wire inStream_V_data_V_0_load_B;
  wire [31:0]inStream_V_data_V_0_payload_A;
  wire [31:0]inStream_V_data_V_0_payload_B;
  wire inStream_V_data_V_0_sel;
  wire inStream_V_data_V_0_sel2;
  wire inStream_V_data_V_0_sel_rd_i_1_n_0;
  wire inStream_V_data_V_0_sel_wr;
  wire inStream_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]inStream_V_data_V_0_state;
  wire \inStream_V_data_V_0_state[0]_i_1_n_0 ;
  wire \inStream_V_data_V_0_state[0]_i_2_n_0 ;
  wire \inStream_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]inStream_V_dest_V_0_state;
  wire \inStream_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \inStream_V_dest_V_0_state[0]_i_2_n_0 ;
  wire \inStream_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \inStream_V_dest_V_0_state_reg_n_0_[0] ;
  wire indvar_flatten6_reg_462;
  wire indvar_flatten6_reg_4620;
  wire \indvar_flatten6_reg_462[9]_i_2_n_0 ;
  wire [9:0]indvar_flatten6_reg_462_reg__0;
  wire [9:0]indvar_flatten_next7_fu_826_p2;
  wire [2:0]indvar_flatten_next_fu_648_p2;
  wire [2:0]indvar_flatten_reg_393;
  wire indvar_flatten_reg_3930;
  wire interrupt;
  wire [31:0]kernel_0;
  wire [31:0]kernel_1;
  wire [31:0]kernel_2;
  wire [31:0]kernel_3;
  wire [31:0]kernel_4;
  wire [31:0]kernel_5;
  wire [31:0]kernel_6;
  wire [31:0]kernel_7;
  wire [31:0]kernel_8;
  wire lineBuffer_0_addr_2_reg_13590;
  wire [31:0]lineBuffer_0_q0;
  wire lineBuffer_0_we0;
  wire lineBuffer_0_we1;
  wire lineBuffer_1_U_n_68;
  wire [4:0]lineBuffer_1_addr_2_reg_1365;
  wire lineBuffer_1_address01;
  wire [31:0]lineBuffer_1_q0;
  wire lineBuffer_1_we0;
  wire [31:0]\^outStream_TDATA ;
  wire [0:0]outStream_TLAST;
  wire outStream_TREADY;
  wire outStream_TVALID;
  wire outStream_V_data_V_1_ack_in;
  wire outStream_V_data_V_1_load_A;
  wire outStream_V_data_V_1_load_B;
  wire [31:0]outStream_V_data_V_1_payload_A;
  wire \outStream_V_data_V_1_payload_A[11]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A[11]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A[15]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A[19]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[23]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_11_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_12_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_13_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_14_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[25]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A[31]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A[3]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_10_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_2_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_3_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_4_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_5_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_7_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A[7]_i_9_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[11]_i_6_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[15]_i_6_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[19]_i_6_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_3_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[25]_i_8_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[3]_i_6_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_1 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_2 ;
  wire \outStream_V_data_V_1_payload_A_reg[7]_i_6_n_3 ;
  wire [31:0]outStream_V_data_V_1_payload_B;
  wire \outStream_V_data_V_1_payload_B[25]_i_1_n_0 ;
  wire \outStream_V_data_V_1_payload_B[31]_i_1_n_0 ;
  wire outStream_V_data_V_1_sel;
  wire outStream_V_data_V_1_sel_rd_i_1_n_0;
  wire outStream_V_data_V_1_sel_wr;
  wire outStream_V_data_V_1_sel_wr_i_1_n_0;
  wire \outStream_V_data_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_data_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_data_V_1_state_reg_n_0_[0] ;
  wire outStream_V_dest_V_1_ack_in;
  wire \outStream_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_dest_V_1_state[1]_i_1_n_0 ;
  wire outStream_V_id_V_1_ack_in;
  wire \outStream_V_id_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_id_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_id_V_1_state_reg_n_0_[0] ;
  wire outStream_V_keep_V_1_ack_in;
  wire \outStream_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_keep_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_keep_V_1_state_reg_n_0_[0] ;
  wire outStream_V_last_V_1_ack_in;
  wire outStream_V_last_V_1_load_A;
  wire outStream_V_last_V_1_load_B;
  wire outStream_V_last_V_1_payload_A;
  wire \outStream_V_last_V_1_payload_A[0]_i_11_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_14_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_16_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_18_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_19_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_20_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_21_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_22_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_23_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_24_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_25_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_26_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_27_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_28_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_29_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_2_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_31_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_32_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_33_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_34_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_35_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_36_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_37_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_38_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_39_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_3_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_40_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_41_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_42_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_43_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_44_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_45_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_46_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_47_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_48_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_49_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_4_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_5_n_0 ;
  wire \outStream_V_last_V_1_payload_A[0]_i_9_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_17_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_17_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_17_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_17_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_30_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_30_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_30_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_30_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2 ;
  wire \outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3 ;
  wire outStream_V_last_V_1_payload_B;
  wire \outStream_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire outStream_V_last_V_1_sel;
  wire outStream_V_last_V_1_sel_rd_i_1_n_0;
  wire outStream_V_last_V_1_sel_wr;
  wire outStream_V_last_V_1_sel_wr_i_1_n_0;
  wire \outStream_V_last_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_last_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_last_V_1_state_reg_n_0_[0] ;
  wire outStream_V_strb_V_1_ack_in;
  wire \outStream_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_strb_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_strb_V_1_state_reg_n_0_[0] ;
  wire outStream_V_user_V_1_ack_in;
  wire \outStream_V_user_V_1_state[0]_i_1_n_0 ;
  wire \outStream_V_user_V_1_state[1]_i_1_n_0 ;
  wire \outStream_V_user_V_1_state_reg_n_0_[0] ;
  wire p_135_in;
  wire [31:0]p_1_in;
  wire p_64_in;
  wire p_67_in;
  wire p_71_in;
  wire p_76_in;
  wire p_i_fu_930_p2;
  wire p_i_reg_1355;
  wire \p_i_reg_1355[0]_i_3_n_0 ;
  wire \p_i_reg_1355[0]_i_4_n_0 ;
  wire \p_i_reg_1355[0]_i_5_n_0 ;
  wire readCount_1_fu_200;
  wire readCount_1_fu_2000;
  wire \readCount_1_fu_200[0]_i_4_n_0 ;
  wire \readCount_1_fu_200[0]_i_5_n_0 ;
  wire \readCount_1_fu_200[0]_i_6_n_0 ;
  wire \readCount_1_fu_200[0]_i_7_n_0 ;
  wire \readCount_1_fu_200[12]_i_2_n_0 ;
  wire \readCount_1_fu_200[12]_i_3_n_0 ;
  wire \readCount_1_fu_200[12]_i_4_n_0 ;
  wire \readCount_1_fu_200[12]_i_5_n_0 ;
  wire \readCount_1_fu_200[16]_i_2_n_0 ;
  wire \readCount_1_fu_200[16]_i_3_n_0 ;
  wire \readCount_1_fu_200[16]_i_4_n_0 ;
  wire \readCount_1_fu_200[16]_i_5_n_0 ;
  wire \readCount_1_fu_200[20]_i_2_n_0 ;
  wire \readCount_1_fu_200[20]_i_3_n_0 ;
  wire \readCount_1_fu_200[20]_i_4_n_0 ;
  wire \readCount_1_fu_200[20]_i_5_n_0 ;
  wire \readCount_1_fu_200[24]_i_2_n_0 ;
  wire \readCount_1_fu_200[24]_i_3_n_0 ;
  wire \readCount_1_fu_200[24]_i_4_n_0 ;
  wire \readCount_1_fu_200[24]_i_5_n_0 ;
  wire \readCount_1_fu_200[28]_i_2_n_0 ;
  wire \readCount_1_fu_200[28]_i_3_n_0 ;
  wire \readCount_1_fu_200[28]_i_4_n_0 ;
  wire \readCount_1_fu_200[28]_i_5_n_0 ;
  wire \readCount_1_fu_200[4]_i_2_n_0 ;
  wire \readCount_1_fu_200[4]_i_3_n_0 ;
  wire \readCount_1_fu_200[4]_i_4_n_0 ;
  wire \readCount_1_fu_200[4]_i_5_n_0 ;
  wire \readCount_1_fu_200[8]_i_2_n_0 ;
  wire \readCount_1_fu_200[8]_i_3_n_0 ;
  wire \readCount_1_fu_200[8]_i_4_n_0 ;
  wire \readCount_1_fu_200[8]_i_5_n_0 ;
  wire [31:2]readCount_1_fu_200_reg;
  wire \readCount_1_fu_200_reg[0]_i_3_n_0 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_1 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_2 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_3 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_4 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_5 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_6 ;
  wire \readCount_1_fu_200_reg[0]_i_3_n_7 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[12]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[16]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[20]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[24]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[28]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[4]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_0 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_1 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_2 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_3 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_4 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_5 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_6 ;
  wire \readCount_1_fu_200_reg[8]_i_1_n_7 ;
  wire \readCount_1_fu_200_reg_n_0_[0] ;
  wire \readCount_1_fu_200_reg_n_0_[1] ;
  wire [25:0]result_4_2_2_i_cast1_fu_1141_p1;
  wire [6:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [6:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [22:0]tmp1_fu_1031_p2;
  wire [22:0]tmp4_fu_1049_p2;
  wire [24:0]tmp5_fu_1059_p2;
  wire [24:0]tmp5_reg_1391;
  wire tmp5_reg_13910;
  wire \tmp5_reg_1391[11]_i_3_n_0 ;
  wire \tmp5_reg_1391[11]_i_4_n_0 ;
  wire \tmp5_reg_1391[11]_i_5_n_0 ;
  wire \tmp5_reg_1391[11]_i_6_n_0 ;
  wire \tmp5_reg_1391[15]_i_3_n_0 ;
  wire \tmp5_reg_1391[15]_i_4_n_0 ;
  wire \tmp5_reg_1391[15]_i_5_n_0 ;
  wire \tmp5_reg_1391[15]_i_6_n_0 ;
  wire \tmp5_reg_1391[19]_i_3_n_0 ;
  wire \tmp5_reg_1391[19]_i_4_n_0 ;
  wire \tmp5_reg_1391[19]_i_5_n_0 ;
  wire \tmp5_reg_1391[19]_i_6_n_0 ;
  wire \tmp5_reg_1391[23]_i_4_n_0 ;
  wire \tmp5_reg_1391[23]_i_5_n_0 ;
  wire \tmp5_reg_1391[23]_i_6_n_0 ;
  wire \tmp5_reg_1391[3]_i_3_n_0 ;
  wire \tmp5_reg_1391[3]_i_4_n_0 ;
  wire \tmp5_reg_1391[3]_i_5_n_0 ;
  wire \tmp5_reg_1391[3]_i_6_n_0 ;
  wire \tmp5_reg_1391[7]_i_3_n_0 ;
  wire \tmp5_reg_1391[7]_i_4_n_0 ;
  wire \tmp5_reg_1391[7]_i_5_n_0 ;
  wire \tmp5_reg_1391[7]_i_6_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_1_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_1_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_1_n_3 ;
  wire \tmp5_reg_1391_reg[3]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[3]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[3]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[3]_i_1_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_1_n_3 ;
  wire [23:0]tmp6_fu_1073_p2;
  wire [23:0]tmp6_reg_1396;
  wire [22:0]tmp7_fu_1087_p2;
  wire [24:0]tmp8_fu_1101_p2;
  wire [24:0]tmp8_reg_1401;
  wire \tmp8_reg_1401[23]_i_3_n_0 ;
  wire [24:0]tmp9_fu_1125_p2;
  wire [21:0]tmp_1_reg_137;
  wire [21:0]tmp_1_reg_137_18;
  wire [21:1]tmp_1_reg_137_23;
  wire [0:0]tmp_1_reg_137_24;
  wire [21:0]tmp_1_reg_137_29;
  wire [1:0]tmp_2_mid2_v_reg_1227;
  wire \tmp_2_mid2_v_reg_1227[0]_i_1_n_0 ;
  wire \tmp_2_mid2_v_reg_1227[1]_i_1_n_0 ;
  wire \tmp_2_mid2_v_reg_1227[1]_i_3_n_0 ;
  wire [31:1]tmp_3_fu_38_p2;
  wire [31:1]tmp_3_fu_38_p2_0;
  wire [31:1]tmp_3_fu_38_p2_1;
  wire [31:1]tmp_3_fu_38_p2_2;
  wire [31:1]tmp_3_fu_38_p2_3;
  wire [31:1]tmp_3_fu_38_p2_4;
  wire [31:1]tmp_3_fu_38_p2_5;
  wire [31:1]tmp_3_fu_38_p2_6;
  wire [31:1]tmp_3_fu_38_p2_7;
  wire tmp_5_fu_939_p2;
  wire tmp_5_reg_1371;
  wire \tmp_5_reg_1371[0]_i_10_n_0 ;
  wire \tmp_5_reg_1371[0]_i_12_n_0 ;
  wire \tmp_5_reg_1371[0]_i_13_n_0 ;
  wire \tmp_5_reg_1371[0]_i_14_n_0 ;
  wire \tmp_5_reg_1371[0]_i_15_n_0 ;
  wire \tmp_5_reg_1371[0]_i_16_n_0 ;
  wire \tmp_5_reg_1371[0]_i_17_n_0 ;
  wire \tmp_5_reg_1371[0]_i_18_n_0 ;
  wire \tmp_5_reg_1371[0]_i_19_n_0 ;
  wire \tmp_5_reg_1371[0]_i_20_n_0 ;
  wire \tmp_5_reg_1371[0]_i_21_n_0 ;
  wire \tmp_5_reg_1371[0]_i_22_n_0 ;
  wire \tmp_5_reg_1371[0]_i_23_n_0 ;
  wire \tmp_5_reg_1371[0]_i_3_n_0 ;
  wire \tmp_5_reg_1371[0]_i_4_n_0 ;
  wire \tmp_5_reg_1371[0]_i_5_n_0 ;
  wire \tmp_5_reg_1371[0]_i_7_n_0 ;
  wire \tmp_5_reg_1371[0]_i_8_n_0 ;
  wire \tmp_5_reg_1371[0]_i_9_n_0 ;
  wire \tmp_5_reg_1371_reg[0]_i_11_n_0 ;
  wire \tmp_5_reg_1371_reg[0]_i_11_n_1 ;
  wire \tmp_5_reg_1371_reg[0]_i_11_n_2 ;
  wire \tmp_5_reg_1371_reg[0]_i_11_n_3 ;
  wire \tmp_5_reg_1371_reg[0]_i_1_n_2 ;
  wire \tmp_5_reg_1371_reg[0]_i_1_n_3 ;
  wire \tmp_5_reg_1371_reg[0]_i_2_n_0 ;
  wire \tmp_5_reg_1371_reg[0]_i_2_n_1 ;
  wire \tmp_5_reg_1371_reg[0]_i_2_n_2 ;
  wire \tmp_5_reg_1371_reg[0]_i_2_n_3 ;
  wire \tmp_5_reg_1371_reg[0]_i_6_n_0 ;
  wire \tmp_5_reg_1371_reg[0]_i_6_n_1 ;
  wire \tmp_5_reg_1371_reg[0]_i_6_n_2 ;
  wire \tmp_5_reg_1371_reg[0]_i_6_n_3 ;
  wire [21:1]tmp_8_fu_103_p2;
  wire [21:1]tmp_8_fu_103_p2_17;
  wire [21:1]tmp_8_fu_103_p2_22;
  wire [21:1]tmp_8_fu_103_p2_28;
  wire tmp_8_reg_1336;
  wire \tmp_8_reg_1336[0]_i_1_n_0 ;
  wire tmp_9_reg_1232;
  wire \tmp_9_reg_1232[0]_i_1_n_0 ;
  wire [31:31]tmp_fu_88_p2;
  wire [31:31]tmp_fu_88_p2_16;
  wire [31:31]tmp_fu_88_p2_21;
  wire [31:31]tmp_fu_88_p2_27;
  wire [0:0]tmp_s_fu_710_p2;
  wire [31:0]windowRightCol_1_reg_1386;
  wire [31:0]window_0_0_fu_176;
  wire [31:0]window_0_0_read_as_fu_172;
  wire [31:0]window_0_1_fu_180;
  wire [31:0]window_1_0_phi_fu_520_p4;
  wire [31:0]window_1_0_read_as_fu_184;
  wire [31:0]window_1_0_reg_517;
  wire \window_1_0_reg_517[0]_i_1_n_0 ;
  wire \window_1_0_reg_517[10]_i_1_n_0 ;
  wire \window_1_0_reg_517[11]_i_1_n_0 ;
  wire \window_1_0_reg_517[12]_i_1_n_0 ;
  wire \window_1_0_reg_517[13]_i_1_n_0 ;
  wire \window_1_0_reg_517[14]_i_1_n_0 ;
  wire \window_1_0_reg_517[15]_i_1_n_0 ;
  wire \window_1_0_reg_517[16]_i_1_n_0 ;
  wire \window_1_0_reg_517[17]_i_1_n_0 ;
  wire \window_1_0_reg_517[18]_i_1_n_0 ;
  wire \window_1_0_reg_517[19]_i_1_n_0 ;
  wire \window_1_0_reg_517[1]_i_1_n_0 ;
  wire \window_1_0_reg_517[20]_i_1_n_0 ;
  wire \window_1_0_reg_517[21]_i_1_n_0 ;
  wire \window_1_0_reg_517[22]_i_1_n_0 ;
  wire \window_1_0_reg_517[23]_i_1_n_0 ;
  wire \window_1_0_reg_517[24]_i_1_n_0 ;
  wire \window_1_0_reg_517[25]_i_1_n_0 ;
  wire \window_1_0_reg_517[26]_i_1_n_0 ;
  wire \window_1_0_reg_517[27]_i_1_n_0 ;
  wire \window_1_0_reg_517[28]_i_1_n_0 ;
  wire \window_1_0_reg_517[29]_i_1_n_0 ;
  wire \window_1_0_reg_517[2]_i_1_n_0 ;
  wire \window_1_0_reg_517[30]_i_1_n_0 ;
  wire \window_1_0_reg_517[31]_i_1_n_0 ;
  wire \window_1_0_reg_517[3]_i_1_n_0 ;
  wire \window_1_0_reg_517[4]_i_1_n_0 ;
  wire \window_1_0_reg_517[5]_i_1_n_0 ;
  wire \window_1_0_reg_517[6]_i_1_n_0 ;
  wire \window_1_0_reg_517[7]_i_1_n_0 ;
  wire \window_1_0_reg_517[8]_i_1_n_0 ;
  wire \window_1_0_reg_517[9]_i_1_n_0 ;
  wire window_1_1_1_reg_439;
  wire \window_1_1_1_reg_439_reg_n_0_[0] ;
  wire \window_1_1_1_reg_439_reg_n_0_[10] ;
  wire \window_1_1_1_reg_439_reg_n_0_[11] ;
  wire \window_1_1_1_reg_439_reg_n_0_[12] ;
  wire \window_1_1_1_reg_439_reg_n_0_[13] ;
  wire \window_1_1_1_reg_439_reg_n_0_[14] ;
  wire \window_1_1_1_reg_439_reg_n_0_[15] ;
  wire \window_1_1_1_reg_439_reg_n_0_[16] ;
  wire \window_1_1_1_reg_439_reg_n_0_[17] ;
  wire \window_1_1_1_reg_439_reg_n_0_[18] ;
  wire \window_1_1_1_reg_439_reg_n_0_[19] ;
  wire \window_1_1_1_reg_439_reg_n_0_[1] ;
  wire \window_1_1_1_reg_439_reg_n_0_[20] ;
  wire \window_1_1_1_reg_439_reg_n_0_[21] ;
  wire \window_1_1_1_reg_439_reg_n_0_[22] ;
  wire \window_1_1_1_reg_439_reg_n_0_[23] ;
  wire \window_1_1_1_reg_439_reg_n_0_[24] ;
  wire \window_1_1_1_reg_439_reg_n_0_[25] ;
  wire \window_1_1_1_reg_439_reg_n_0_[26] ;
  wire \window_1_1_1_reg_439_reg_n_0_[27] ;
  wire \window_1_1_1_reg_439_reg_n_0_[28] ;
  wire \window_1_1_1_reg_439_reg_n_0_[29] ;
  wire \window_1_1_1_reg_439_reg_n_0_[2] ;
  wire \window_1_1_1_reg_439_reg_n_0_[30] ;
  wire \window_1_1_1_reg_439_reg_n_0_[31] ;
  wire \window_1_1_1_reg_439_reg_n_0_[3] ;
  wire \window_1_1_1_reg_439_reg_n_0_[4] ;
  wire \window_1_1_1_reg_439_reg_n_0_[5] ;
  wire \window_1_1_1_reg_439_reg_n_0_[6] ;
  wire \window_1_1_1_reg_439_reg_n_0_[7] ;
  wire \window_1_1_1_reg_439_reg_n_0_[8] ;
  wire \window_1_1_1_reg_439_reg_n_0_[9] ;
  wire [31:0]window_1_1_2_fu_734_p3;
  wire [31:0]window_1_1_reg_506;
  wire \window_1_1_reg_506[0]_i_1_n_0 ;
  wire \window_1_1_reg_506[10]_i_1_n_0 ;
  wire \window_1_1_reg_506[11]_i_1_n_0 ;
  wire \window_1_1_reg_506[12]_i_1_n_0 ;
  wire \window_1_1_reg_506[13]_i_1_n_0 ;
  wire \window_1_1_reg_506[14]_i_1_n_0 ;
  wire \window_1_1_reg_506[15]_i_1_n_0 ;
  wire \window_1_1_reg_506[16]_i_1_n_0 ;
  wire \window_1_1_reg_506[17]_i_1_n_0 ;
  wire \window_1_1_reg_506[18]_i_1_n_0 ;
  wire \window_1_1_reg_506[19]_i_1_n_0 ;
  wire \window_1_1_reg_506[1]_i_1_n_0 ;
  wire \window_1_1_reg_506[20]_i_1_n_0 ;
  wire \window_1_1_reg_506[21]_i_1_n_0 ;
  wire \window_1_1_reg_506[22]_i_1_n_0 ;
  wire \window_1_1_reg_506[23]_i_1_n_0 ;
  wire \window_1_1_reg_506[24]_i_1_n_0 ;
  wire \window_1_1_reg_506[25]_i_1_n_0 ;
  wire \window_1_1_reg_506[26]_i_1_n_0 ;
  wire \window_1_1_reg_506[27]_i_1_n_0 ;
  wire \window_1_1_reg_506[28]_i_1_n_0 ;
  wire \window_1_1_reg_506[29]_i_1_n_0 ;
  wire \window_1_1_reg_506[2]_i_1_n_0 ;
  wire \window_1_1_reg_506[30]_i_1_n_0 ;
  wire \window_1_1_reg_506[31]_i_2_n_0 ;
  wire \window_1_1_reg_506[3]_i_1_n_0 ;
  wire \window_1_1_reg_506[4]_i_1_n_0 ;
  wire \window_1_1_reg_506[5]_i_1_n_0 ;
  wire \window_1_1_reg_506[6]_i_1_n_0 ;
  wire \window_1_1_reg_506[7]_i_1_n_0 ;
  wire \window_1_1_reg_506[8]_i_1_n_0 ;
  wire \window_1_1_reg_506[9]_i_1_n_0 ;
  wire window_1_2_1_reg_427;
  wire \window_1_2_1_reg_427_reg_n_0_[0] ;
  wire \window_1_2_1_reg_427_reg_n_0_[10] ;
  wire \window_1_2_1_reg_427_reg_n_0_[11] ;
  wire \window_1_2_1_reg_427_reg_n_0_[12] ;
  wire \window_1_2_1_reg_427_reg_n_0_[13] ;
  wire \window_1_2_1_reg_427_reg_n_0_[14] ;
  wire \window_1_2_1_reg_427_reg_n_0_[15] ;
  wire \window_1_2_1_reg_427_reg_n_0_[16] ;
  wire \window_1_2_1_reg_427_reg_n_0_[17] ;
  wire \window_1_2_1_reg_427_reg_n_0_[18] ;
  wire \window_1_2_1_reg_427_reg_n_0_[19] ;
  wire \window_1_2_1_reg_427_reg_n_0_[1] ;
  wire \window_1_2_1_reg_427_reg_n_0_[20] ;
  wire \window_1_2_1_reg_427_reg_n_0_[21] ;
  wire \window_1_2_1_reg_427_reg_n_0_[22] ;
  wire \window_1_2_1_reg_427_reg_n_0_[23] ;
  wire \window_1_2_1_reg_427_reg_n_0_[24] ;
  wire \window_1_2_1_reg_427_reg_n_0_[25] ;
  wire \window_1_2_1_reg_427_reg_n_0_[26] ;
  wire \window_1_2_1_reg_427_reg_n_0_[27] ;
  wire \window_1_2_1_reg_427_reg_n_0_[28] ;
  wire \window_1_2_1_reg_427_reg_n_0_[29] ;
  wire \window_1_2_1_reg_427_reg_n_0_[2] ;
  wire \window_1_2_1_reg_427_reg_n_0_[30] ;
  wire \window_1_2_1_reg_427_reg_n_0_[31] ;
  wire \window_1_2_1_reg_427_reg_n_0_[3] ;
  wire \window_1_2_1_reg_427_reg_n_0_[4] ;
  wire \window_1_2_1_reg_427_reg_n_0_[5] ;
  wire \window_1_2_1_reg_427_reg_n_0_[6] ;
  wire \window_1_2_1_reg_427_reg_n_0_[7] ;
  wire \window_1_2_1_reg_427_reg_n_0_[8] ;
  wire \window_1_2_1_reg_427_reg_n_0_[9] ;
  wire [31:0]window_2_0_phi_fu_498_p4;
  wire window_2_0_phi_fu_498_p41;
  wire [31:0]window_2_0_read_as_fu_188;
  wire window_2_0_reg_495;
  wire \window_2_0_reg_495[0]_i_1_n_0 ;
  wire \window_2_0_reg_495[10]_i_1_n_0 ;
  wire \window_2_0_reg_495[11]_i_1_n_0 ;
  wire \window_2_0_reg_495[12]_i_1_n_0 ;
  wire \window_2_0_reg_495[13]_i_1_n_0 ;
  wire \window_2_0_reg_495[14]_i_1_n_0 ;
  wire \window_2_0_reg_495[15]_i_1_n_0 ;
  wire \window_2_0_reg_495[16]_i_1_n_0 ;
  wire \window_2_0_reg_495[17]_i_1_n_0 ;
  wire \window_2_0_reg_495[18]_i_1_n_0 ;
  wire \window_2_0_reg_495[19]_i_1_n_0 ;
  wire \window_2_0_reg_495[1]_i_1_n_0 ;
  wire \window_2_0_reg_495[20]_i_1_n_0 ;
  wire \window_2_0_reg_495[21]_i_1_n_0 ;
  wire \window_2_0_reg_495[22]_i_1_n_0 ;
  wire \window_2_0_reg_495[23]_i_1_n_0 ;
  wire \window_2_0_reg_495[24]_i_1_n_0 ;
  wire \window_2_0_reg_495[25]_i_1_n_0 ;
  wire \window_2_0_reg_495[26]_i_1_n_0 ;
  wire \window_2_0_reg_495[27]_i_1_n_0 ;
  wire \window_2_0_reg_495[28]_i_1_n_0 ;
  wire \window_2_0_reg_495[29]_i_1_n_0 ;
  wire \window_2_0_reg_495[2]_i_1_n_0 ;
  wire \window_2_0_reg_495[30]_i_1_n_0 ;
  wire \window_2_0_reg_495[31]_i_1_n_0 ;
  wire \window_2_0_reg_495[3]_i_1_n_0 ;
  wire \window_2_0_reg_495[4]_i_1_n_0 ;
  wire \window_2_0_reg_495[5]_i_1_n_0 ;
  wire \window_2_0_reg_495[6]_i_1_n_0 ;
  wire \window_2_0_reg_495[7]_i_1_n_0 ;
  wire \window_2_0_reg_495[8]_i_1_n_0 ;
  wire \window_2_0_reg_495[9]_i_1_n_0 ;
  wire \window_2_0_reg_495_reg_n_0_[0] ;
  wire \window_2_0_reg_495_reg_n_0_[10] ;
  wire \window_2_0_reg_495_reg_n_0_[11] ;
  wire \window_2_0_reg_495_reg_n_0_[12] ;
  wire \window_2_0_reg_495_reg_n_0_[13] ;
  wire \window_2_0_reg_495_reg_n_0_[14] ;
  wire \window_2_0_reg_495_reg_n_0_[15] ;
  wire \window_2_0_reg_495_reg_n_0_[16] ;
  wire \window_2_0_reg_495_reg_n_0_[17] ;
  wire \window_2_0_reg_495_reg_n_0_[18] ;
  wire \window_2_0_reg_495_reg_n_0_[19] ;
  wire \window_2_0_reg_495_reg_n_0_[1] ;
  wire \window_2_0_reg_495_reg_n_0_[20] ;
  wire \window_2_0_reg_495_reg_n_0_[21] ;
  wire \window_2_0_reg_495_reg_n_0_[22] ;
  wire \window_2_0_reg_495_reg_n_0_[23] ;
  wire \window_2_0_reg_495_reg_n_0_[24] ;
  wire \window_2_0_reg_495_reg_n_0_[25] ;
  wire \window_2_0_reg_495_reg_n_0_[26] ;
  wire \window_2_0_reg_495_reg_n_0_[27] ;
  wire \window_2_0_reg_495_reg_n_0_[28] ;
  wire \window_2_0_reg_495_reg_n_0_[29] ;
  wire \window_2_0_reg_495_reg_n_0_[2] ;
  wire \window_2_0_reg_495_reg_n_0_[30] ;
  wire \window_2_0_reg_495_reg_n_0_[31] ;
  wire \window_2_0_reg_495_reg_n_0_[3] ;
  wire \window_2_0_reg_495_reg_n_0_[4] ;
  wire \window_2_0_reg_495_reg_n_0_[5] ;
  wire \window_2_0_reg_495_reg_n_0_[6] ;
  wire \window_2_0_reg_495_reg_n_0_[7] ;
  wire \window_2_0_reg_495_reg_n_0_[8] ;
  wire \window_2_0_reg_495_reg_n_0_[9] ;
  wire window_2_1_1_reg_415;
  wire \window_2_1_1_reg_415_reg_n_0_[0] ;
  wire \window_2_1_1_reg_415_reg_n_0_[10] ;
  wire \window_2_1_1_reg_415_reg_n_0_[11] ;
  wire \window_2_1_1_reg_415_reg_n_0_[12] ;
  wire \window_2_1_1_reg_415_reg_n_0_[13] ;
  wire \window_2_1_1_reg_415_reg_n_0_[14] ;
  wire \window_2_1_1_reg_415_reg_n_0_[15] ;
  wire \window_2_1_1_reg_415_reg_n_0_[16] ;
  wire \window_2_1_1_reg_415_reg_n_0_[17] ;
  wire \window_2_1_1_reg_415_reg_n_0_[18] ;
  wire \window_2_1_1_reg_415_reg_n_0_[19] ;
  wire \window_2_1_1_reg_415_reg_n_0_[1] ;
  wire \window_2_1_1_reg_415_reg_n_0_[20] ;
  wire \window_2_1_1_reg_415_reg_n_0_[21] ;
  wire \window_2_1_1_reg_415_reg_n_0_[22] ;
  wire \window_2_1_1_reg_415_reg_n_0_[23] ;
  wire \window_2_1_1_reg_415_reg_n_0_[24] ;
  wire \window_2_1_1_reg_415_reg_n_0_[25] ;
  wire \window_2_1_1_reg_415_reg_n_0_[26] ;
  wire \window_2_1_1_reg_415_reg_n_0_[27] ;
  wire \window_2_1_1_reg_415_reg_n_0_[28] ;
  wire \window_2_1_1_reg_415_reg_n_0_[29] ;
  wire \window_2_1_1_reg_415_reg_n_0_[2] ;
  wire \window_2_1_1_reg_415_reg_n_0_[30] ;
  wire \window_2_1_1_reg_415_reg_n_0_[31] ;
  wire \window_2_1_1_reg_415_reg_n_0_[3] ;
  wire \window_2_1_1_reg_415_reg_n_0_[4] ;
  wire \window_2_1_1_reg_415_reg_n_0_[5] ;
  wire \window_2_1_1_reg_415_reg_n_0_[6] ;
  wire \window_2_1_1_reg_415_reg_n_0_[7] ;
  wire \window_2_1_1_reg_415_reg_n_0_[8] ;
  wire \window_2_1_1_reg_415_reg_n_0_[9] ;
  wire [31:0]window_2_1_2_reg_1380;
  wire [31:0]window_2_1_fu_192;
  wire \window_2_1_fu_192[31]_i_1_n_0 ;
  wire window_2_2_fu_168;
  wire \window_2_2_fu_168_reg_n_0_[0] ;
  wire \window_2_2_fu_168_reg_n_0_[10] ;
  wire \window_2_2_fu_168_reg_n_0_[11] ;
  wire \window_2_2_fu_168_reg_n_0_[12] ;
  wire \window_2_2_fu_168_reg_n_0_[13] ;
  wire \window_2_2_fu_168_reg_n_0_[14] ;
  wire \window_2_2_fu_168_reg_n_0_[15] ;
  wire \window_2_2_fu_168_reg_n_0_[16] ;
  wire \window_2_2_fu_168_reg_n_0_[17] ;
  wire \window_2_2_fu_168_reg_n_0_[18] ;
  wire \window_2_2_fu_168_reg_n_0_[19] ;
  wire \window_2_2_fu_168_reg_n_0_[1] ;
  wire \window_2_2_fu_168_reg_n_0_[20] ;
  wire \window_2_2_fu_168_reg_n_0_[21] ;
  wire \window_2_2_fu_168_reg_n_0_[22] ;
  wire \window_2_2_fu_168_reg_n_0_[23] ;
  wire \window_2_2_fu_168_reg_n_0_[24] ;
  wire \window_2_2_fu_168_reg_n_0_[25] ;
  wire \window_2_2_fu_168_reg_n_0_[26] ;
  wire \window_2_2_fu_168_reg_n_0_[27] ;
  wire \window_2_2_fu_168_reg_n_0_[28] ;
  wire \window_2_2_fu_168_reg_n_0_[29] ;
  wire \window_2_2_fu_168_reg_n_0_[2] ;
  wire \window_2_2_fu_168_reg_n_0_[30] ;
  wire \window_2_2_fu_168_reg_n_0_[31] ;
  wire \window_2_2_fu_168_reg_n_0_[3] ;
  wire \window_2_2_fu_168_reg_n_0_[4] ;
  wire \window_2_2_fu_168_reg_n_0_[5] ;
  wire \window_2_2_fu_168_reg_n_0_[6] ;
  wire \window_2_2_fu_168_reg_n_0_[7] ;
  wire \window_2_2_fu_168_reg_n_0_[8] ;
  wire \window_2_2_fu_168_reg_n_0_[9] ;
  wire writeCount_1_fu_196;
  wire \writeCount_1_fu_196[0]_i_4_n_0 ;
  wire \writeCount_1_fu_196[0]_i_5_n_0 ;
  wire \writeCount_1_fu_196[0]_i_6_n_0 ;
  wire \writeCount_1_fu_196[0]_i_7_n_0 ;
  wire \writeCount_1_fu_196[12]_i_2_n_0 ;
  wire \writeCount_1_fu_196[12]_i_3_n_0 ;
  wire \writeCount_1_fu_196[12]_i_4_n_0 ;
  wire \writeCount_1_fu_196[12]_i_5_n_0 ;
  wire \writeCount_1_fu_196[16]_i_2_n_0 ;
  wire \writeCount_1_fu_196[16]_i_3_n_0 ;
  wire \writeCount_1_fu_196[16]_i_4_n_0 ;
  wire \writeCount_1_fu_196[16]_i_5_n_0 ;
  wire \writeCount_1_fu_196[20]_i_2_n_0 ;
  wire \writeCount_1_fu_196[20]_i_3_n_0 ;
  wire \writeCount_1_fu_196[20]_i_4_n_0 ;
  wire \writeCount_1_fu_196[20]_i_5_n_0 ;
  wire \writeCount_1_fu_196[24]_i_2_n_0 ;
  wire \writeCount_1_fu_196[24]_i_3_n_0 ;
  wire \writeCount_1_fu_196[24]_i_4_n_0 ;
  wire \writeCount_1_fu_196[24]_i_5_n_0 ;
  wire \writeCount_1_fu_196[28]_i_2_n_0 ;
  wire \writeCount_1_fu_196[28]_i_3_n_0 ;
  wire \writeCount_1_fu_196[28]_i_4_n_0 ;
  wire \writeCount_1_fu_196[28]_i_5_n_0 ;
  wire \writeCount_1_fu_196[4]_i_2_n_0 ;
  wire \writeCount_1_fu_196[4]_i_3_n_0 ;
  wire \writeCount_1_fu_196[4]_i_4_n_0 ;
  wire \writeCount_1_fu_196[4]_i_5_n_0 ;
  wire \writeCount_1_fu_196[8]_i_2_n_0 ;
  wire \writeCount_1_fu_196[8]_i_3_n_0 ;
  wire \writeCount_1_fu_196[8]_i_4_n_0 ;
  wire \writeCount_1_fu_196[8]_i_5_n_0 ;
  wire [31:0]writeCount_1_fu_196_reg;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_0 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_1 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_2 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_3 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_4 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_5 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_6 ;
  wire \writeCount_1_fu_196_reg[0]_i_3_n_7 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[12]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[16]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[20]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[24]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[28]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[4]_i_1_n_7 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_0 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_1 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_2 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_3 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_4 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_5 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_6 ;
  wire \writeCount_1_fu_196_reg[8]_i_1_n_7 ;
  wire [31:1]writeCount_fu_1110_p2;
  wire [0:0]x1_phi_fu_385_p4;
  wire x1_phi_fu_385_p41;
  wire [4:0]x1_reg_381;
  wire [1:0]x4_reg_451;
  wire [3:0]x_1_fu_610_p2;
  wire x_1_reg_11980;
  wire \x_1_reg_1198[3]_i_3_n_0 ;
  wire [3:0]x_1_reg_1198_reg__0;
  wire [4:0]x_2_fu_631_p2;
  wire x_2_reg_12070;
  wire \x_2_reg_1207[3]_i_2_n_0 ;
  wire \x_2_reg_1207[4]_i_3_n_0 ;
  wire [4:0]x_2_reg_1207_reg__0;
  wire [1:1]x_3_fu_728_p2;
  wire [4:0]x_4_fu_956_p2;
  wire [4:1]x_assign_mid2_fu_838_p3;
  wire [4:0]x_assign_reg_484;
  wire \x_assign_reg_484[4]_i_4_n_0 ;
  wire [0:0]x_phi_fu_373_p4;
  wire x_phi_fu_373_p41;
  wire x_reg_369;
  wire \x_reg_369_reg_n_0_[0] ;
  wire \x_reg_369_reg_n_0_[1] ;
  wire \x_reg_369_reg_n_0_[2] ;
  wire \x_reg_369_reg_n_0_[3] ;
  wire [0:0]y3_phi_fu_408_p4;
  wire y3_phi_fu_408_p41;
  wire [1:0]y3_reg_404;
  wire \y3_reg_404[0]_i_1_n_0 ;
  wire \y3_reg_404[1]_i_1_n_0 ;
  wire y_assign_reg_473;
  wire [4:0]y_assign_reg_473_reg__0;
  wire [4:0]y_s_fu_846_p2;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [3:2]\NLW_a_assign_reg_127_reg[31]_i_2__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_a_assign_reg_127_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [3:1]\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_readCount_1_fu_200_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_5_reg_1371_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1371_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1371_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1371_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1371_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_writeCount_1_fu_196_reg[28]_i_1_CO_UNCONNECTED ;

  assign outStream_TDATA[31] = \^outStream_TDATA [31];
  assign outStream_TDATA[30] = \^outStream_TDATA [31];
  assign outStream_TDATA[29] = \^outStream_TDATA [31];
  assign outStream_TDATA[28] = \^outStream_TDATA [31];
  assign outStream_TDATA[27] = \^outStream_TDATA [31];
  assign outStream_TDATA[26] = \^outStream_TDATA [31];
  assign outStream_TDATA[25:0] = \^outStream_TDATA [25:0];
  assign outStream_TDEST[5] = \<const0> ;
  assign outStream_TDEST[4] = \<const0> ;
  assign outStream_TDEST[3] = \<const0> ;
  assign outStream_TDEST[2] = \<const0> ;
  assign outStream_TDEST[1] = \<const0> ;
  assign outStream_TDEST[0] = \<const0> ;
  assign outStream_TID[4] = \<const0> ;
  assign outStream_TID[3] = \<const0> ;
  assign outStream_TID[2] = \<const0> ;
  assign outStream_TID[1] = \<const0> ;
  assign outStream_TID[0] = \<const0> ;
  assign outStream_TKEEP[3] = \<const1> ;
  assign outStream_TKEEP[2] = \<const1> ;
  assign outStream_TKEEP[1] = \<const1> ;
  assign outStream_TKEEP[0] = \<const1> ;
  assign outStream_TSTRB[3] = \<const0> ;
  assign outStream_TSTRB[2] = \<const0> ;
  assign outStream_TSTRB[1] = \<const0> ;
  assign outStream_TSTRB[0] = \<const0> ;
  assign outStream_TUSER[1] = \<const0> ;
  assign outStream_TUSER[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3 
       (.I0(window_0_0_read_as_fu_172[12]),
        .O(\a_assign_reg_127[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3__0 
       (.I0(window_0_0_fu_176[12]),
        .O(\a_assign_reg_127[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3__1 
       (.I0(window_0_1_fu_180[12]),
        .O(\a_assign_reg_127[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[12]),
        .O(\a_assign_reg_127[12]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_3__3 
       (.I0(window_1_0_reg_517[12]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[12]),
        .O(\a_assign_reg_127[12]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_3__4 
       (.I0(window_1_1_reg_506[12]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[12]),
        .O(\a_assign_reg_127[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[12]),
        .O(\a_assign_reg_127[12]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[12] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[12]),
        .O(\a_assign_reg_127[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_3__7 
       (.I0(window_2_1_fu_192[12]),
        .O(\a_assign_reg_127[12]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4 
       (.I0(window_0_0_read_as_fu_172[11]),
        .O(\a_assign_reg_127[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4__0 
       (.I0(window_0_0_fu_176[11]),
        .O(\a_assign_reg_127[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4__1 
       (.I0(window_0_1_fu_180[11]),
        .O(\a_assign_reg_127[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[11]),
        .O(\a_assign_reg_127[12]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_4__3 
       (.I0(window_1_0_reg_517[11]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[11]),
        .O(\a_assign_reg_127[12]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_4__4 
       (.I0(window_1_1_reg_506[11]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[11]),
        .O(\a_assign_reg_127[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[11]),
        .O(\a_assign_reg_127[12]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[11] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[11]),
        .O(\a_assign_reg_127[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_4__7 
       (.I0(window_2_1_fu_192[11]),
        .O(\a_assign_reg_127[12]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5 
       (.I0(window_0_0_read_as_fu_172[10]),
        .O(\a_assign_reg_127[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5__0 
       (.I0(window_0_0_fu_176[10]),
        .O(\a_assign_reg_127[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5__1 
       (.I0(window_0_1_fu_180[10]),
        .O(\a_assign_reg_127[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[10]),
        .O(\a_assign_reg_127[12]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_5__3 
       (.I0(window_1_0_reg_517[10]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[10]),
        .O(\a_assign_reg_127[12]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_5__4 
       (.I0(window_1_1_reg_506[10]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[10]),
        .O(\a_assign_reg_127[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[10]),
        .O(\a_assign_reg_127[12]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[10] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[10]),
        .O(\a_assign_reg_127[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_5__7 
       (.I0(window_2_1_fu_192[10]),
        .O(\a_assign_reg_127[12]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6 
       (.I0(window_0_0_read_as_fu_172[9]),
        .O(\a_assign_reg_127[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6__0 
       (.I0(window_0_0_fu_176[9]),
        .O(\a_assign_reg_127[12]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6__1 
       (.I0(window_0_1_fu_180[9]),
        .O(\a_assign_reg_127[12]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[9]),
        .O(\a_assign_reg_127[12]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_6__3 
       (.I0(window_1_0_reg_517[9]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[9]),
        .O(\a_assign_reg_127[12]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_6__4 
       (.I0(window_1_1_reg_506[9]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[9]),
        .O(\a_assign_reg_127[12]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[9]),
        .O(\a_assign_reg_127[12]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[12]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[9] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[9]),
        .O(\a_assign_reg_127[12]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[12]_i_6__7 
       (.I0(window_2_1_fu_192[9]),
        .O(\a_assign_reg_127[12]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3 
       (.I0(window_0_0_read_as_fu_172[16]),
        .O(\a_assign_reg_127[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3__0 
       (.I0(window_0_0_fu_176[16]),
        .O(\a_assign_reg_127[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3__1 
       (.I0(window_0_1_fu_180[16]),
        .O(\a_assign_reg_127[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[16]),
        .O(\a_assign_reg_127[16]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_3__3 
       (.I0(window_1_0_reg_517[16]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[16]),
        .O(\a_assign_reg_127[16]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_3__4 
       (.I0(window_1_1_reg_506[16]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[16]),
        .O(\a_assign_reg_127[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[16]),
        .O(\a_assign_reg_127[16]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[16] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[16]),
        .O(\a_assign_reg_127[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_3__7 
       (.I0(window_2_1_fu_192[16]),
        .O(\a_assign_reg_127[16]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4 
       (.I0(window_0_0_read_as_fu_172[15]),
        .O(\a_assign_reg_127[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4__0 
       (.I0(window_0_0_fu_176[15]),
        .O(\a_assign_reg_127[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4__1 
       (.I0(window_0_1_fu_180[15]),
        .O(\a_assign_reg_127[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[15]),
        .O(\a_assign_reg_127[16]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_4__3 
       (.I0(window_1_0_reg_517[15]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[15]),
        .O(\a_assign_reg_127[16]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_4__4 
       (.I0(window_1_1_reg_506[15]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[15]),
        .O(\a_assign_reg_127[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[15]),
        .O(\a_assign_reg_127[16]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[15] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[15]),
        .O(\a_assign_reg_127[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_4__7 
       (.I0(window_2_1_fu_192[15]),
        .O(\a_assign_reg_127[16]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5 
       (.I0(window_0_0_read_as_fu_172[14]),
        .O(\a_assign_reg_127[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5__0 
       (.I0(window_0_0_fu_176[14]),
        .O(\a_assign_reg_127[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5__1 
       (.I0(window_0_1_fu_180[14]),
        .O(\a_assign_reg_127[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[14]),
        .O(\a_assign_reg_127[16]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_5__3 
       (.I0(window_1_0_reg_517[14]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[14]),
        .O(\a_assign_reg_127[16]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_5__4 
       (.I0(window_1_1_reg_506[14]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[14]),
        .O(\a_assign_reg_127[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[14]),
        .O(\a_assign_reg_127[16]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[14] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[14]),
        .O(\a_assign_reg_127[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_5__7 
       (.I0(window_2_1_fu_192[14]),
        .O(\a_assign_reg_127[16]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6 
       (.I0(window_0_0_read_as_fu_172[13]),
        .O(\a_assign_reg_127[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6__0 
       (.I0(window_0_0_fu_176[13]),
        .O(\a_assign_reg_127[16]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6__1 
       (.I0(window_0_1_fu_180[13]),
        .O(\a_assign_reg_127[16]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[13]),
        .O(\a_assign_reg_127[16]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_6__3 
       (.I0(window_1_0_reg_517[13]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[13]),
        .O(\a_assign_reg_127[16]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_6__4 
       (.I0(window_1_1_reg_506[13]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[13]),
        .O(\a_assign_reg_127[16]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[13]),
        .O(\a_assign_reg_127[16]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[16]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[13] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[13]),
        .O(\a_assign_reg_127[16]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[16]_i_6__7 
       (.I0(window_2_1_fu_192[13]),
        .O(\a_assign_reg_127[16]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3 
       (.I0(window_0_0_read_as_fu_172[20]),
        .O(\a_assign_reg_127[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3__0 
       (.I0(window_0_0_fu_176[20]),
        .O(\a_assign_reg_127[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3__1 
       (.I0(window_0_1_fu_180[20]),
        .O(\a_assign_reg_127[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[20]),
        .O(\a_assign_reg_127[20]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_3__3 
       (.I0(window_1_0_reg_517[20]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[20]),
        .O(\a_assign_reg_127[20]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_3__4 
       (.I0(window_1_1_reg_506[20]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[20]),
        .O(\a_assign_reg_127[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[20]),
        .O(\a_assign_reg_127[20]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[20] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[20]),
        .O(\a_assign_reg_127[20]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_3__7 
       (.I0(window_2_1_fu_192[20]),
        .O(\a_assign_reg_127[20]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4 
       (.I0(window_0_0_read_as_fu_172[19]),
        .O(\a_assign_reg_127[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4__0 
       (.I0(window_0_0_fu_176[19]),
        .O(\a_assign_reg_127[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4__1 
       (.I0(window_0_1_fu_180[19]),
        .O(\a_assign_reg_127[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[19]),
        .O(\a_assign_reg_127[20]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_4__3 
       (.I0(window_1_0_reg_517[19]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[19]),
        .O(\a_assign_reg_127[20]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_4__4 
       (.I0(window_1_1_reg_506[19]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[19]),
        .O(\a_assign_reg_127[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[19]),
        .O(\a_assign_reg_127[20]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[19] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[19]),
        .O(\a_assign_reg_127[20]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_4__7 
       (.I0(window_2_1_fu_192[19]),
        .O(\a_assign_reg_127[20]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5 
       (.I0(window_0_0_read_as_fu_172[18]),
        .O(\a_assign_reg_127[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5__0 
       (.I0(window_0_0_fu_176[18]),
        .O(\a_assign_reg_127[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5__1 
       (.I0(window_0_1_fu_180[18]),
        .O(\a_assign_reg_127[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[18]),
        .O(\a_assign_reg_127[20]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_5__3 
       (.I0(window_1_0_reg_517[18]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[18]),
        .O(\a_assign_reg_127[20]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_5__4 
       (.I0(window_1_1_reg_506[18]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[18]),
        .O(\a_assign_reg_127[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[18]),
        .O(\a_assign_reg_127[20]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[18] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[18]),
        .O(\a_assign_reg_127[20]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_5__7 
       (.I0(window_2_1_fu_192[18]),
        .O(\a_assign_reg_127[20]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6 
       (.I0(window_0_0_read_as_fu_172[17]),
        .O(\a_assign_reg_127[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6__0 
       (.I0(window_0_0_fu_176[17]),
        .O(\a_assign_reg_127[20]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6__1 
       (.I0(window_0_1_fu_180[17]),
        .O(\a_assign_reg_127[20]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[17]),
        .O(\a_assign_reg_127[20]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_6__3 
       (.I0(window_1_0_reg_517[17]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[17]),
        .O(\a_assign_reg_127[20]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_6__4 
       (.I0(window_1_1_reg_506[17]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[17]),
        .O(\a_assign_reg_127[20]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[17]),
        .O(\a_assign_reg_127[20]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[20]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[17] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[17]),
        .O(\a_assign_reg_127[20]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[20]_i_6__7 
       (.I0(window_2_1_fu_192[17]),
        .O(\a_assign_reg_127[20]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3 
       (.I0(window_0_0_read_as_fu_172[24]),
        .O(\a_assign_reg_127[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3__0 
       (.I0(window_0_0_fu_176[24]),
        .O(\a_assign_reg_127[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3__1 
       (.I0(window_0_1_fu_180[24]),
        .O(\a_assign_reg_127[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[24]),
        .O(\a_assign_reg_127[24]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_3__3 
       (.I0(window_1_0_reg_517[24]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[24]),
        .O(\a_assign_reg_127[24]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_3__4 
       (.I0(window_1_1_reg_506[24]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[24]),
        .O(\a_assign_reg_127[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[24]),
        .O(\a_assign_reg_127[24]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[24] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[24]),
        .O(\a_assign_reg_127[24]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_3__7 
       (.I0(window_2_1_fu_192[24]),
        .O(\a_assign_reg_127[24]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4 
       (.I0(window_0_0_read_as_fu_172[23]),
        .O(\a_assign_reg_127[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4__0 
       (.I0(window_0_0_fu_176[23]),
        .O(\a_assign_reg_127[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4__1 
       (.I0(window_0_1_fu_180[23]),
        .O(\a_assign_reg_127[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[23]),
        .O(\a_assign_reg_127[24]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_4__3 
       (.I0(window_1_0_reg_517[23]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[23]),
        .O(\a_assign_reg_127[24]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_4__4 
       (.I0(window_1_1_reg_506[23]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[23]),
        .O(\a_assign_reg_127[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[23]),
        .O(\a_assign_reg_127[24]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[23] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[23]),
        .O(\a_assign_reg_127[24]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_4__7 
       (.I0(window_2_1_fu_192[23]),
        .O(\a_assign_reg_127[24]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5 
       (.I0(window_0_0_read_as_fu_172[22]),
        .O(\a_assign_reg_127[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5__0 
       (.I0(window_0_0_fu_176[22]),
        .O(\a_assign_reg_127[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5__1 
       (.I0(window_0_1_fu_180[22]),
        .O(\a_assign_reg_127[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[22]),
        .O(\a_assign_reg_127[24]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_5__3 
       (.I0(window_1_0_reg_517[22]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[22]),
        .O(\a_assign_reg_127[24]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_5__4 
       (.I0(window_1_1_reg_506[22]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[22]),
        .O(\a_assign_reg_127[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[22]),
        .O(\a_assign_reg_127[24]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[22] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[22]),
        .O(\a_assign_reg_127[24]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_5__7 
       (.I0(window_2_1_fu_192[22]),
        .O(\a_assign_reg_127[24]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6 
       (.I0(window_0_0_read_as_fu_172[21]),
        .O(\a_assign_reg_127[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6__0 
       (.I0(window_0_0_fu_176[21]),
        .O(\a_assign_reg_127[24]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6__1 
       (.I0(window_0_1_fu_180[21]),
        .O(\a_assign_reg_127[24]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[21]),
        .O(\a_assign_reg_127[24]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_6__3 
       (.I0(window_1_0_reg_517[21]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[21]),
        .O(\a_assign_reg_127[24]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_6__4 
       (.I0(window_1_1_reg_506[21]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[21]),
        .O(\a_assign_reg_127[24]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[21]),
        .O(\a_assign_reg_127[24]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[24]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[21] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[21]),
        .O(\a_assign_reg_127[24]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[24]_i_6__7 
       (.I0(window_2_1_fu_192[21]),
        .O(\a_assign_reg_127[24]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3 
       (.I0(window_0_0_read_as_fu_172[28]),
        .O(\a_assign_reg_127[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3__0 
       (.I0(window_0_0_fu_176[28]),
        .O(\a_assign_reg_127[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3__1 
       (.I0(window_0_1_fu_180[28]),
        .O(\a_assign_reg_127[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[28]),
        .O(\a_assign_reg_127[28]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_3__3 
       (.I0(window_1_0_reg_517[28]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[28]),
        .O(\a_assign_reg_127[28]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_3__4 
       (.I0(window_1_1_reg_506[28]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[28]),
        .O(\a_assign_reg_127[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[28]),
        .O(\a_assign_reg_127[28]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[28] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[28]),
        .O(\a_assign_reg_127[28]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_3__7 
       (.I0(window_2_1_fu_192[28]),
        .O(\a_assign_reg_127[28]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4 
       (.I0(window_0_0_read_as_fu_172[27]),
        .O(\a_assign_reg_127[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4__0 
       (.I0(window_0_0_fu_176[27]),
        .O(\a_assign_reg_127[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4__1 
       (.I0(window_0_1_fu_180[27]),
        .O(\a_assign_reg_127[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[27]),
        .O(\a_assign_reg_127[28]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_4__3 
       (.I0(window_1_0_reg_517[27]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[27]),
        .O(\a_assign_reg_127[28]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_4__4 
       (.I0(window_1_1_reg_506[27]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[27]),
        .O(\a_assign_reg_127[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[27]),
        .O(\a_assign_reg_127[28]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[27] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[27]),
        .O(\a_assign_reg_127[28]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_4__7 
       (.I0(window_2_1_fu_192[27]),
        .O(\a_assign_reg_127[28]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5 
       (.I0(window_0_0_read_as_fu_172[26]),
        .O(\a_assign_reg_127[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5__0 
       (.I0(window_0_0_fu_176[26]),
        .O(\a_assign_reg_127[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5__1 
       (.I0(window_0_1_fu_180[26]),
        .O(\a_assign_reg_127[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[26]),
        .O(\a_assign_reg_127[28]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_5__3 
       (.I0(window_1_0_reg_517[26]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[26]),
        .O(\a_assign_reg_127[28]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_5__4 
       (.I0(window_1_1_reg_506[26]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[26]),
        .O(\a_assign_reg_127[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[26]),
        .O(\a_assign_reg_127[28]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[26] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[26]),
        .O(\a_assign_reg_127[28]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_5__7 
       (.I0(window_2_1_fu_192[26]),
        .O(\a_assign_reg_127[28]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6 
       (.I0(window_0_0_read_as_fu_172[25]),
        .O(\a_assign_reg_127[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6__0 
       (.I0(window_0_0_fu_176[25]),
        .O(\a_assign_reg_127[28]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6__1 
       (.I0(window_0_1_fu_180[25]),
        .O(\a_assign_reg_127[28]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[25]),
        .O(\a_assign_reg_127[28]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_6__3 
       (.I0(window_1_0_reg_517[25]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[25]),
        .O(\a_assign_reg_127[28]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_6__4 
       (.I0(window_1_1_reg_506[25]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[25]),
        .O(\a_assign_reg_127[28]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[25]),
        .O(\a_assign_reg_127[28]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[28]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[25] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[25]),
        .O(\a_assign_reg_127[28]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[28]_i_6__7 
       (.I0(window_2_1_fu_192[25]),
        .O(\a_assign_reg_127[28]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3 
       (.I0(window_0_0_read_as_fu_172[31]),
        .O(\a_assign_reg_127[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3__0 
       (.I0(window_0_0_fu_176[31]),
        .O(\a_assign_reg_127[31]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3__1 
       (.I0(window_0_1_fu_180[31]),
        .O(\a_assign_reg_127[31]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[31]),
        .O(\a_assign_reg_127[31]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_3__3 
       (.I0(window_1_0_reg_517[31]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[31]),
        .O(\a_assign_reg_127[31]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_3__4 
       (.I0(window_1_1_reg_506[31]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[31]),
        .O(\a_assign_reg_127[31]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[31]),
        .O(\a_assign_reg_127[31]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[31] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[31]),
        .O(\a_assign_reg_127[31]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_3__7 
       (.I0(window_2_1_fu_192[31]),
        .O(\a_assign_reg_127[31]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4 
       (.I0(window_0_0_read_as_fu_172[30]),
        .O(\a_assign_reg_127[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4__0 
       (.I0(window_0_0_fu_176[30]),
        .O(\a_assign_reg_127[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4__1 
       (.I0(window_0_1_fu_180[30]),
        .O(\a_assign_reg_127[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[30]),
        .O(\a_assign_reg_127[31]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_4__3 
       (.I0(window_1_0_reg_517[30]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[30]),
        .O(\a_assign_reg_127[31]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_4__4 
       (.I0(window_1_1_reg_506[30]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[30]),
        .O(\a_assign_reg_127[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[30]),
        .O(\a_assign_reg_127[31]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[30] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[30]),
        .O(\a_assign_reg_127[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_4__7 
       (.I0(window_2_1_fu_192[30]),
        .O(\a_assign_reg_127[31]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5 
       (.I0(window_0_0_read_as_fu_172[29]),
        .O(\a_assign_reg_127[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5__0 
       (.I0(window_0_0_fu_176[29]),
        .O(\a_assign_reg_127[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5__1 
       (.I0(window_0_1_fu_180[29]),
        .O(\a_assign_reg_127[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[29]),
        .O(\a_assign_reg_127[31]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_5__3 
       (.I0(window_1_0_reg_517[29]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[29]),
        .O(\a_assign_reg_127[31]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_5__4 
       (.I0(window_1_1_reg_506[29]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(windowRightCol_1_reg_1386[29]),
        .O(\a_assign_reg_127[31]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[29]),
        .O(\a_assign_reg_127[31]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[31]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[29] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[29]),
        .O(\a_assign_reg_127[31]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[31]_i_5__7 
       (.I0(window_2_1_fu_192[29]),
        .O(\a_assign_reg_127[31]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3 
       (.I0(window_0_0_read_as_fu_172[0]),
        .O(\a_assign_reg_127[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3__0 
       (.I0(window_0_0_fu_176[0]),
        .O(\a_assign_reg_127[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3__1 
       (.I0(window_0_1_fu_180[0]),
        .O(\a_assign_reg_127[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[0]),
        .O(\a_assign_reg_127[4]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_3__3 
       (.I0(window_1_0_reg_517[0]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[0]),
        .O(\a_assign_reg_127[4]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_3__4 
       (.I0(window_1_1_reg_506[0]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[0]),
        .O(\a_assign_reg_127[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[0]),
        .O(\a_assign_reg_127[4]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[0] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[0]),
        .O(\a_assign_reg_127[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_3__7 
       (.I0(window_2_1_fu_192[0]),
        .O(\a_assign_reg_127[4]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4 
       (.I0(window_0_0_read_as_fu_172[4]),
        .O(\a_assign_reg_127[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4__0 
       (.I0(window_0_0_fu_176[4]),
        .O(\a_assign_reg_127[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4__1 
       (.I0(window_0_1_fu_180[4]),
        .O(\a_assign_reg_127[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[4]),
        .O(\a_assign_reg_127[4]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_4__3 
       (.I0(window_1_0_reg_517[4]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[4]),
        .O(\a_assign_reg_127[4]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_4__4 
       (.I0(window_1_1_reg_506[4]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[4]),
        .O(\a_assign_reg_127[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[4]),
        .O(\a_assign_reg_127[4]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[4] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[4]),
        .O(\a_assign_reg_127[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_4__7 
       (.I0(window_2_1_fu_192[4]),
        .O(\a_assign_reg_127[4]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5 
       (.I0(window_0_0_read_as_fu_172[3]),
        .O(\a_assign_reg_127[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5__0 
       (.I0(window_0_0_fu_176[3]),
        .O(\a_assign_reg_127[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5__1 
       (.I0(window_0_1_fu_180[3]),
        .O(\a_assign_reg_127[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[3]),
        .O(\a_assign_reg_127[4]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_5__3 
       (.I0(window_1_0_reg_517[3]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[3]),
        .O(\a_assign_reg_127[4]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_5__4 
       (.I0(window_1_1_reg_506[3]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[3]),
        .O(\a_assign_reg_127[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[3]),
        .O(\a_assign_reg_127[4]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[3] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[3]),
        .O(\a_assign_reg_127[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_5__7 
       (.I0(window_2_1_fu_192[3]),
        .O(\a_assign_reg_127[4]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6 
       (.I0(window_0_0_read_as_fu_172[2]),
        .O(\a_assign_reg_127[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6__0 
       (.I0(window_0_0_fu_176[2]),
        .O(\a_assign_reg_127[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6__1 
       (.I0(window_0_1_fu_180[2]),
        .O(\a_assign_reg_127[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[2]),
        .O(\a_assign_reg_127[4]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_6__3 
       (.I0(window_1_0_reg_517[2]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[2]),
        .O(\a_assign_reg_127[4]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_6__4 
       (.I0(window_1_1_reg_506[2]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[2]),
        .O(\a_assign_reg_127[4]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[2]),
        .O(\a_assign_reg_127[4]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[2] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[2]),
        .O(\a_assign_reg_127[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_6__7 
       (.I0(window_2_1_fu_192[2]),
        .O(\a_assign_reg_127[4]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7 
       (.I0(window_0_0_read_as_fu_172[1]),
        .O(\a_assign_reg_127[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7__0 
       (.I0(window_0_0_fu_176[1]),
        .O(\a_assign_reg_127[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7__1 
       (.I0(window_0_1_fu_180[1]),
        .O(\a_assign_reg_127[4]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7__2 
       (.I0(window_1_0_read_as_fu_184[1]),
        .O(\a_assign_reg_127[4]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_7__3 
       (.I0(window_1_0_reg_517[1]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[1]),
        .O(\a_assign_reg_127[4]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_7__4 
       (.I0(window_1_1_reg_506[1]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[1]),
        .O(\a_assign_reg_127[4]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7__5 
       (.I0(window_2_0_read_as_fu_188[1]),
        .O(\a_assign_reg_127[4]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[4]_i_7__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[1] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[1]),
        .O(\a_assign_reg_127[4]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[4]_i_7__7 
       (.I0(window_2_1_fu_192[1]),
        .O(\a_assign_reg_127[4]_i_7__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3 
       (.I0(window_0_0_read_as_fu_172[8]),
        .O(\a_assign_reg_127[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3__0 
       (.I0(window_0_0_fu_176[8]),
        .O(\a_assign_reg_127[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3__1 
       (.I0(window_0_1_fu_180[8]),
        .O(\a_assign_reg_127[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3__2 
       (.I0(window_1_0_read_as_fu_184[8]),
        .O(\a_assign_reg_127[8]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_3__3 
       (.I0(window_1_0_reg_517[8]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[8]),
        .O(\a_assign_reg_127[8]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_3__4 
       (.I0(window_1_1_reg_506[8]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[8]),
        .O(\a_assign_reg_127[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3__5 
       (.I0(window_2_0_read_as_fu_188[8]),
        .O(\a_assign_reg_127[8]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_3__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[8] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[8]),
        .O(\a_assign_reg_127[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_3__7 
       (.I0(window_2_1_fu_192[8]),
        .O(\a_assign_reg_127[8]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4 
       (.I0(window_0_0_read_as_fu_172[7]),
        .O(\a_assign_reg_127[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4__0 
       (.I0(window_0_0_fu_176[7]),
        .O(\a_assign_reg_127[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4__1 
       (.I0(window_0_1_fu_180[7]),
        .O(\a_assign_reg_127[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4__2 
       (.I0(window_1_0_read_as_fu_184[7]),
        .O(\a_assign_reg_127[8]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_4__3 
       (.I0(window_1_0_reg_517[7]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[7]),
        .O(\a_assign_reg_127[8]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_4__4 
       (.I0(window_1_1_reg_506[7]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[7]),
        .O(\a_assign_reg_127[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4__5 
       (.I0(window_2_0_read_as_fu_188[7]),
        .O(\a_assign_reg_127[8]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_4__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[7] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[7]),
        .O(\a_assign_reg_127[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_4__7 
       (.I0(window_2_1_fu_192[7]),
        .O(\a_assign_reg_127[8]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5 
       (.I0(window_0_0_read_as_fu_172[6]),
        .O(\a_assign_reg_127[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5__0 
       (.I0(window_0_0_fu_176[6]),
        .O(\a_assign_reg_127[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5__1 
       (.I0(window_0_1_fu_180[6]),
        .O(\a_assign_reg_127[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5__2 
       (.I0(window_1_0_read_as_fu_184[6]),
        .O(\a_assign_reg_127[8]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_5__3 
       (.I0(window_1_0_reg_517[6]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[6]),
        .O(\a_assign_reg_127[8]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_5__4 
       (.I0(window_1_1_reg_506[6]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[6]),
        .O(\a_assign_reg_127[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5__5 
       (.I0(window_2_0_read_as_fu_188[6]),
        .O(\a_assign_reg_127[8]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_5__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[6] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[6]),
        .O(\a_assign_reg_127[8]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_5__7 
       (.I0(window_2_1_fu_192[6]),
        .O(\a_assign_reg_127[8]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6 
       (.I0(window_0_0_read_as_fu_172[5]),
        .O(\a_assign_reg_127[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6__0 
       (.I0(window_0_0_fu_176[5]),
        .O(\a_assign_reg_127[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6__1 
       (.I0(window_0_1_fu_180[5]),
        .O(\a_assign_reg_127[8]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6__2 
       (.I0(window_1_0_read_as_fu_184[5]),
        .O(\a_assign_reg_127[8]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_6__3 
       (.I0(window_1_0_reg_517[5]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(window_1_1_reg_506[5]),
        .O(\a_assign_reg_127[8]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_6__4 
       (.I0(window_1_1_reg_506[5]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I3(windowRightCol_1_reg_1386[5]),
        .O(\a_assign_reg_127[8]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6__5 
       (.I0(window_2_0_read_as_fu_188[5]),
        .O(\a_assign_reg_127[8]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \a_assign_reg_127[8]_i_6__6 
       (.I0(\window_2_0_reg_495_reg_n_0_[5] ),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I3(window_2_1_2_reg_1380[5]),
        .O(\a_assign_reg_127[8]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \a_assign_reg_127[8]_i_6__7 
       (.I0(window_2_1_fu_192[5]),
        .O(\a_assign_reg_127[8]_i_6__7_n_0 ));
  CARRY4 \a_assign_reg_127_reg[12]_i_2 
       (.CI(\a_assign_reg_127_reg[8]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2_n_0 ,\a_assign_reg_127_reg[12]_i_2_n_1 ,\a_assign_reg_127_reg[12]_i_2_n_2 ,\a_assign_reg_127_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[12:9]),
        .S({\a_assign_reg_127[12]_i_3_n_0 ,\a_assign_reg_127[12]_i_4_n_0 ,\a_assign_reg_127[12]_i_5_n_0 ,\a_assign_reg_127[12]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__0 
       (.CI(\a_assign_reg_127_reg[8]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__0_n_0 ,\a_assign_reg_127_reg[12]_i_2__0_n_1 ,\a_assign_reg_127_reg[12]_i_2__0_n_2 ,\a_assign_reg_127_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[12:9]),
        .S({\a_assign_reg_127[12]_i_3__0_n_0 ,\a_assign_reg_127[12]_i_4__0_n_0 ,\a_assign_reg_127[12]_i_5__0_n_0 ,\a_assign_reg_127[12]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__1 
       (.CI(\a_assign_reg_127_reg[8]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__1_n_0 ,\a_assign_reg_127_reg[12]_i_2__1_n_1 ,\a_assign_reg_127_reg[12]_i_2__1_n_2 ,\a_assign_reg_127_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[12:9]),
        .S({\a_assign_reg_127[12]_i_3__1_n_0 ,\a_assign_reg_127[12]_i_4__1_n_0 ,\a_assign_reg_127[12]_i_5__1_n_0 ,\a_assign_reg_127[12]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__2 
       (.CI(\a_assign_reg_127_reg[8]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__2_n_0 ,\a_assign_reg_127_reg[12]_i_2__2_n_1 ,\a_assign_reg_127_reg[12]_i_2__2_n_2 ,\a_assign_reg_127_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[12:9]),
        .S({\a_assign_reg_127[12]_i_3__2_n_0 ,\a_assign_reg_127[12]_i_4__2_n_0 ,\a_assign_reg_127[12]_i_5__2_n_0 ,\a_assign_reg_127[12]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__3 
       (.CI(\a_assign_reg_127_reg[8]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__3_n_0 ,\a_assign_reg_127_reg[12]_i_2__3_n_1 ,\a_assign_reg_127_reg[12]_i_2__3_n_2 ,\a_assign_reg_127_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[12:9]),
        .S({\a_assign_reg_127[12]_i_3__3_n_0 ,\a_assign_reg_127[12]_i_4__3_n_0 ,\a_assign_reg_127[12]_i_5__3_n_0 ,\a_assign_reg_127[12]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__4 
       (.CI(\a_assign_reg_127_reg[8]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__4_n_0 ,\a_assign_reg_127_reg[12]_i_2__4_n_1 ,\a_assign_reg_127_reg[12]_i_2__4_n_2 ,\a_assign_reg_127_reg[12]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[12:9]),
        .S({\a_assign_reg_127[12]_i_3__4_n_0 ,\a_assign_reg_127[12]_i_4__4_n_0 ,\a_assign_reg_127[12]_i_5__4_n_0 ,\a_assign_reg_127[12]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__5 
       (.CI(\a_assign_reg_127_reg[8]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__5_n_0 ,\a_assign_reg_127_reg[12]_i_2__5_n_1 ,\a_assign_reg_127_reg[12]_i_2__5_n_2 ,\a_assign_reg_127_reg[12]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[12:9]),
        .S({\a_assign_reg_127[12]_i_3__5_n_0 ,\a_assign_reg_127[12]_i_4__5_n_0 ,\a_assign_reg_127[12]_i_5__5_n_0 ,\a_assign_reg_127[12]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__6 
       (.CI(\a_assign_reg_127_reg[8]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__6_n_0 ,\a_assign_reg_127_reg[12]_i_2__6_n_1 ,\a_assign_reg_127_reg[12]_i_2__6_n_2 ,\a_assign_reg_127_reg[12]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[12:9]),
        .S({\a_assign_reg_127[12]_i_3__6_n_0 ,\a_assign_reg_127[12]_i_4__6_n_0 ,\a_assign_reg_127[12]_i_5__6_n_0 ,\a_assign_reg_127[12]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[12]_i_2__7 
       (.CI(\a_assign_reg_127_reg[8]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[12]_i_2__7_n_0 ,\a_assign_reg_127_reg[12]_i_2__7_n_1 ,\a_assign_reg_127_reg[12]_i_2__7_n_2 ,\a_assign_reg_127_reg[12]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[12:9]),
        .S({\a_assign_reg_127[12]_i_3__7_n_0 ,\a_assign_reg_127[12]_i_4__7_n_0 ,\a_assign_reg_127[12]_i_5__7_n_0 ,\a_assign_reg_127[12]_i_6__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2 
       (.CI(\a_assign_reg_127_reg[12]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2_n_0 ,\a_assign_reg_127_reg[16]_i_2_n_1 ,\a_assign_reg_127_reg[16]_i_2_n_2 ,\a_assign_reg_127_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[16:13]),
        .S({\a_assign_reg_127[16]_i_3_n_0 ,\a_assign_reg_127[16]_i_4_n_0 ,\a_assign_reg_127[16]_i_5_n_0 ,\a_assign_reg_127[16]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__0 
       (.CI(\a_assign_reg_127_reg[12]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__0_n_0 ,\a_assign_reg_127_reg[16]_i_2__0_n_1 ,\a_assign_reg_127_reg[16]_i_2__0_n_2 ,\a_assign_reg_127_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[16:13]),
        .S({\a_assign_reg_127[16]_i_3__0_n_0 ,\a_assign_reg_127[16]_i_4__0_n_0 ,\a_assign_reg_127[16]_i_5__0_n_0 ,\a_assign_reg_127[16]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__1 
       (.CI(\a_assign_reg_127_reg[12]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__1_n_0 ,\a_assign_reg_127_reg[16]_i_2__1_n_1 ,\a_assign_reg_127_reg[16]_i_2__1_n_2 ,\a_assign_reg_127_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[16:13]),
        .S({\a_assign_reg_127[16]_i_3__1_n_0 ,\a_assign_reg_127[16]_i_4__1_n_0 ,\a_assign_reg_127[16]_i_5__1_n_0 ,\a_assign_reg_127[16]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__2 
       (.CI(\a_assign_reg_127_reg[12]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__2_n_0 ,\a_assign_reg_127_reg[16]_i_2__2_n_1 ,\a_assign_reg_127_reg[16]_i_2__2_n_2 ,\a_assign_reg_127_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[16:13]),
        .S({\a_assign_reg_127[16]_i_3__2_n_0 ,\a_assign_reg_127[16]_i_4__2_n_0 ,\a_assign_reg_127[16]_i_5__2_n_0 ,\a_assign_reg_127[16]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__3 
       (.CI(\a_assign_reg_127_reg[12]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__3_n_0 ,\a_assign_reg_127_reg[16]_i_2__3_n_1 ,\a_assign_reg_127_reg[16]_i_2__3_n_2 ,\a_assign_reg_127_reg[16]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[16:13]),
        .S({\a_assign_reg_127[16]_i_3__3_n_0 ,\a_assign_reg_127[16]_i_4__3_n_0 ,\a_assign_reg_127[16]_i_5__3_n_0 ,\a_assign_reg_127[16]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__4 
       (.CI(\a_assign_reg_127_reg[12]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__4_n_0 ,\a_assign_reg_127_reg[16]_i_2__4_n_1 ,\a_assign_reg_127_reg[16]_i_2__4_n_2 ,\a_assign_reg_127_reg[16]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[16:13]),
        .S({\a_assign_reg_127[16]_i_3__4_n_0 ,\a_assign_reg_127[16]_i_4__4_n_0 ,\a_assign_reg_127[16]_i_5__4_n_0 ,\a_assign_reg_127[16]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__5 
       (.CI(\a_assign_reg_127_reg[12]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__5_n_0 ,\a_assign_reg_127_reg[16]_i_2__5_n_1 ,\a_assign_reg_127_reg[16]_i_2__5_n_2 ,\a_assign_reg_127_reg[16]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[16:13]),
        .S({\a_assign_reg_127[16]_i_3__5_n_0 ,\a_assign_reg_127[16]_i_4__5_n_0 ,\a_assign_reg_127[16]_i_5__5_n_0 ,\a_assign_reg_127[16]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__6 
       (.CI(\a_assign_reg_127_reg[12]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__6_n_0 ,\a_assign_reg_127_reg[16]_i_2__6_n_1 ,\a_assign_reg_127_reg[16]_i_2__6_n_2 ,\a_assign_reg_127_reg[16]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[16:13]),
        .S({\a_assign_reg_127[16]_i_3__6_n_0 ,\a_assign_reg_127[16]_i_4__6_n_0 ,\a_assign_reg_127[16]_i_5__6_n_0 ,\a_assign_reg_127[16]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[16]_i_2__7 
       (.CI(\a_assign_reg_127_reg[12]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[16]_i_2__7_n_0 ,\a_assign_reg_127_reg[16]_i_2__7_n_1 ,\a_assign_reg_127_reg[16]_i_2__7_n_2 ,\a_assign_reg_127_reg[16]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[16:13]),
        .S({\a_assign_reg_127[16]_i_3__7_n_0 ,\a_assign_reg_127[16]_i_4__7_n_0 ,\a_assign_reg_127[16]_i_5__7_n_0 ,\a_assign_reg_127[16]_i_6__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2 
       (.CI(\a_assign_reg_127_reg[16]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2_n_0 ,\a_assign_reg_127_reg[20]_i_2_n_1 ,\a_assign_reg_127_reg[20]_i_2_n_2 ,\a_assign_reg_127_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[20:17]),
        .S({\a_assign_reg_127[20]_i_3_n_0 ,\a_assign_reg_127[20]_i_4_n_0 ,\a_assign_reg_127[20]_i_5_n_0 ,\a_assign_reg_127[20]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__0 
       (.CI(\a_assign_reg_127_reg[16]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__0_n_0 ,\a_assign_reg_127_reg[20]_i_2__0_n_1 ,\a_assign_reg_127_reg[20]_i_2__0_n_2 ,\a_assign_reg_127_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[20:17]),
        .S({\a_assign_reg_127[20]_i_3__0_n_0 ,\a_assign_reg_127[20]_i_4__0_n_0 ,\a_assign_reg_127[20]_i_5__0_n_0 ,\a_assign_reg_127[20]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__1 
       (.CI(\a_assign_reg_127_reg[16]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__1_n_0 ,\a_assign_reg_127_reg[20]_i_2__1_n_1 ,\a_assign_reg_127_reg[20]_i_2__1_n_2 ,\a_assign_reg_127_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[20:17]),
        .S({\a_assign_reg_127[20]_i_3__1_n_0 ,\a_assign_reg_127[20]_i_4__1_n_0 ,\a_assign_reg_127[20]_i_5__1_n_0 ,\a_assign_reg_127[20]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__2 
       (.CI(\a_assign_reg_127_reg[16]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__2_n_0 ,\a_assign_reg_127_reg[20]_i_2__2_n_1 ,\a_assign_reg_127_reg[20]_i_2__2_n_2 ,\a_assign_reg_127_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[20:17]),
        .S({\a_assign_reg_127[20]_i_3__2_n_0 ,\a_assign_reg_127[20]_i_4__2_n_0 ,\a_assign_reg_127[20]_i_5__2_n_0 ,\a_assign_reg_127[20]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__3 
       (.CI(\a_assign_reg_127_reg[16]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__3_n_0 ,\a_assign_reg_127_reg[20]_i_2__3_n_1 ,\a_assign_reg_127_reg[20]_i_2__3_n_2 ,\a_assign_reg_127_reg[20]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[20:17]),
        .S({\a_assign_reg_127[20]_i_3__3_n_0 ,\a_assign_reg_127[20]_i_4__3_n_0 ,\a_assign_reg_127[20]_i_5__3_n_0 ,\a_assign_reg_127[20]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__4 
       (.CI(\a_assign_reg_127_reg[16]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__4_n_0 ,\a_assign_reg_127_reg[20]_i_2__4_n_1 ,\a_assign_reg_127_reg[20]_i_2__4_n_2 ,\a_assign_reg_127_reg[20]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[20:17]),
        .S({\a_assign_reg_127[20]_i_3__4_n_0 ,\a_assign_reg_127[20]_i_4__4_n_0 ,\a_assign_reg_127[20]_i_5__4_n_0 ,\a_assign_reg_127[20]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__5 
       (.CI(\a_assign_reg_127_reg[16]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__5_n_0 ,\a_assign_reg_127_reg[20]_i_2__5_n_1 ,\a_assign_reg_127_reg[20]_i_2__5_n_2 ,\a_assign_reg_127_reg[20]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[20:17]),
        .S({\a_assign_reg_127[20]_i_3__5_n_0 ,\a_assign_reg_127[20]_i_4__5_n_0 ,\a_assign_reg_127[20]_i_5__5_n_0 ,\a_assign_reg_127[20]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__6 
       (.CI(\a_assign_reg_127_reg[16]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__6_n_0 ,\a_assign_reg_127_reg[20]_i_2__6_n_1 ,\a_assign_reg_127_reg[20]_i_2__6_n_2 ,\a_assign_reg_127_reg[20]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[20:17]),
        .S({\a_assign_reg_127[20]_i_3__6_n_0 ,\a_assign_reg_127[20]_i_4__6_n_0 ,\a_assign_reg_127[20]_i_5__6_n_0 ,\a_assign_reg_127[20]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[20]_i_2__7 
       (.CI(\a_assign_reg_127_reg[16]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[20]_i_2__7_n_0 ,\a_assign_reg_127_reg[20]_i_2__7_n_1 ,\a_assign_reg_127_reg[20]_i_2__7_n_2 ,\a_assign_reg_127_reg[20]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[20:17]),
        .S({\a_assign_reg_127[20]_i_3__7_n_0 ,\a_assign_reg_127[20]_i_4__7_n_0 ,\a_assign_reg_127[20]_i_5__7_n_0 ,\a_assign_reg_127[20]_i_6__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2 
       (.CI(\a_assign_reg_127_reg[20]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2_n_0 ,\a_assign_reg_127_reg[24]_i_2_n_1 ,\a_assign_reg_127_reg[24]_i_2_n_2 ,\a_assign_reg_127_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[24:21]),
        .S({\a_assign_reg_127[24]_i_3_n_0 ,\a_assign_reg_127[24]_i_4_n_0 ,\a_assign_reg_127[24]_i_5_n_0 ,\a_assign_reg_127[24]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__0 
       (.CI(\a_assign_reg_127_reg[20]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__0_n_0 ,\a_assign_reg_127_reg[24]_i_2__0_n_1 ,\a_assign_reg_127_reg[24]_i_2__0_n_2 ,\a_assign_reg_127_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[24:21]),
        .S({\a_assign_reg_127[24]_i_3__0_n_0 ,\a_assign_reg_127[24]_i_4__0_n_0 ,\a_assign_reg_127[24]_i_5__0_n_0 ,\a_assign_reg_127[24]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__1 
       (.CI(\a_assign_reg_127_reg[20]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__1_n_0 ,\a_assign_reg_127_reg[24]_i_2__1_n_1 ,\a_assign_reg_127_reg[24]_i_2__1_n_2 ,\a_assign_reg_127_reg[24]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[24:21]),
        .S({\a_assign_reg_127[24]_i_3__1_n_0 ,\a_assign_reg_127[24]_i_4__1_n_0 ,\a_assign_reg_127[24]_i_5__1_n_0 ,\a_assign_reg_127[24]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__2 
       (.CI(\a_assign_reg_127_reg[20]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__2_n_0 ,\a_assign_reg_127_reg[24]_i_2__2_n_1 ,\a_assign_reg_127_reg[24]_i_2__2_n_2 ,\a_assign_reg_127_reg[24]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[24:21]),
        .S({\a_assign_reg_127[24]_i_3__2_n_0 ,\a_assign_reg_127[24]_i_4__2_n_0 ,\a_assign_reg_127[24]_i_5__2_n_0 ,\a_assign_reg_127[24]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__3 
       (.CI(\a_assign_reg_127_reg[20]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__3_n_0 ,\a_assign_reg_127_reg[24]_i_2__3_n_1 ,\a_assign_reg_127_reg[24]_i_2__3_n_2 ,\a_assign_reg_127_reg[24]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[24:21]),
        .S({\a_assign_reg_127[24]_i_3__3_n_0 ,\a_assign_reg_127[24]_i_4__3_n_0 ,\a_assign_reg_127[24]_i_5__3_n_0 ,\a_assign_reg_127[24]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__4 
       (.CI(\a_assign_reg_127_reg[20]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__4_n_0 ,\a_assign_reg_127_reg[24]_i_2__4_n_1 ,\a_assign_reg_127_reg[24]_i_2__4_n_2 ,\a_assign_reg_127_reg[24]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[24:21]),
        .S({\a_assign_reg_127[24]_i_3__4_n_0 ,\a_assign_reg_127[24]_i_4__4_n_0 ,\a_assign_reg_127[24]_i_5__4_n_0 ,\a_assign_reg_127[24]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__5 
       (.CI(\a_assign_reg_127_reg[20]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__5_n_0 ,\a_assign_reg_127_reg[24]_i_2__5_n_1 ,\a_assign_reg_127_reg[24]_i_2__5_n_2 ,\a_assign_reg_127_reg[24]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[24:21]),
        .S({\a_assign_reg_127[24]_i_3__5_n_0 ,\a_assign_reg_127[24]_i_4__5_n_0 ,\a_assign_reg_127[24]_i_5__5_n_0 ,\a_assign_reg_127[24]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__6 
       (.CI(\a_assign_reg_127_reg[20]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__6_n_0 ,\a_assign_reg_127_reg[24]_i_2__6_n_1 ,\a_assign_reg_127_reg[24]_i_2__6_n_2 ,\a_assign_reg_127_reg[24]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[24:21]),
        .S({\a_assign_reg_127[24]_i_3__6_n_0 ,\a_assign_reg_127[24]_i_4__6_n_0 ,\a_assign_reg_127[24]_i_5__6_n_0 ,\a_assign_reg_127[24]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[24]_i_2__7 
       (.CI(\a_assign_reg_127_reg[20]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[24]_i_2__7_n_0 ,\a_assign_reg_127_reg[24]_i_2__7_n_1 ,\a_assign_reg_127_reg[24]_i_2__7_n_2 ,\a_assign_reg_127_reg[24]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[24:21]),
        .S({\a_assign_reg_127[24]_i_3__7_n_0 ,\a_assign_reg_127[24]_i_4__7_n_0 ,\a_assign_reg_127[24]_i_5__7_n_0 ,\a_assign_reg_127[24]_i_6__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2 
       (.CI(\a_assign_reg_127_reg[24]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2_n_0 ,\a_assign_reg_127_reg[28]_i_2_n_1 ,\a_assign_reg_127_reg[28]_i_2_n_2 ,\a_assign_reg_127_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[28:25]),
        .S({\a_assign_reg_127[28]_i_3_n_0 ,\a_assign_reg_127[28]_i_4_n_0 ,\a_assign_reg_127[28]_i_5_n_0 ,\a_assign_reg_127[28]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__0 
       (.CI(\a_assign_reg_127_reg[24]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__0_n_0 ,\a_assign_reg_127_reg[28]_i_2__0_n_1 ,\a_assign_reg_127_reg[28]_i_2__0_n_2 ,\a_assign_reg_127_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[28:25]),
        .S({\a_assign_reg_127[28]_i_3__0_n_0 ,\a_assign_reg_127[28]_i_4__0_n_0 ,\a_assign_reg_127[28]_i_5__0_n_0 ,\a_assign_reg_127[28]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__1 
       (.CI(\a_assign_reg_127_reg[24]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__1_n_0 ,\a_assign_reg_127_reg[28]_i_2__1_n_1 ,\a_assign_reg_127_reg[28]_i_2__1_n_2 ,\a_assign_reg_127_reg[28]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[28:25]),
        .S({\a_assign_reg_127[28]_i_3__1_n_0 ,\a_assign_reg_127[28]_i_4__1_n_0 ,\a_assign_reg_127[28]_i_5__1_n_0 ,\a_assign_reg_127[28]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__2 
       (.CI(\a_assign_reg_127_reg[24]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__2_n_0 ,\a_assign_reg_127_reg[28]_i_2__2_n_1 ,\a_assign_reg_127_reg[28]_i_2__2_n_2 ,\a_assign_reg_127_reg[28]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[28:25]),
        .S({\a_assign_reg_127[28]_i_3__2_n_0 ,\a_assign_reg_127[28]_i_4__2_n_0 ,\a_assign_reg_127[28]_i_5__2_n_0 ,\a_assign_reg_127[28]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__3 
       (.CI(\a_assign_reg_127_reg[24]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__3_n_0 ,\a_assign_reg_127_reg[28]_i_2__3_n_1 ,\a_assign_reg_127_reg[28]_i_2__3_n_2 ,\a_assign_reg_127_reg[28]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[28:25]),
        .S({\a_assign_reg_127[28]_i_3__3_n_0 ,\a_assign_reg_127[28]_i_4__3_n_0 ,\a_assign_reg_127[28]_i_5__3_n_0 ,\a_assign_reg_127[28]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__4 
       (.CI(\a_assign_reg_127_reg[24]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__4_n_0 ,\a_assign_reg_127_reg[28]_i_2__4_n_1 ,\a_assign_reg_127_reg[28]_i_2__4_n_2 ,\a_assign_reg_127_reg[28]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[28:25]),
        .S({\a_assign_reg_127[28]_i_3__4_n_0 ,\a_assign_reg_127[28]_i_4__4_n_0 ,\a_assign_reg_127[28]_i_5__4_n_0 ,\a_assign_reg_127[28]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__5 
       (.CI(\a_assign_reg_127_reg[24]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__5_n_0 ,\a_assign_reg_127_reg[28]_i_2__5_n_1 ,\a_assign_reg_127_reg[28]_i_2__5_n_2 ,\a_assign_reg_127_reg[28]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[28:25]),
        .S({\a_assign_reg_127[28]_i_3__5_n_0 ,\a_assign_reg_127[28]_i_4__5_n_0 ,\a_assign_reg_127[28]_i_5__5_n_0 ,\a_assign_reg_127[28]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__6 
       (.CI(\a_assign_reg_127_reg[24]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__6_n_0 ,\a_assign_reg_127_reg[28]_i_2__6_n_1 ,\a_assign_reg_127_reg[28]_i_2__6_n_2 ,\a_assign_reg_127_reg[28]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[28:25]),
        .S({\a_assign_reg_127[28]_i_3__6_n_0 ,\a_assign_reg_127[28]_i_4__6_n_0 ,\a_assign_reg_127[28]_i_5__6_n_0 ,\a_assign_reg_127[28]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[28]_i_2__7 
       (.CI(\a_assign_reg_127_reg[24]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[28]_i_2__7_n_0 ,\a_assign_reg_127_reg[28]_i_2__7_n_1 ,\a_assign_reg_127_reg[28]_i_2__7_n_2 ,\a_assign_reg_127_reg[28]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[28:25]),
        .S({\a_assign_reg_127[28]_i_3__7_n_0 ,\a_assign_reg_127[28]_i_4__7_n_0 ,\a_assign_reg_127[28]_i_5__7_n_0 ,\a_assign_reg_127[28]_i_6__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2 
       (.CI(\a_assign_reg_127_reg[28]_i_2_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2_n_2 ,\a_assign_reg_127_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2_O_UNCONNECTED [3],tmp_3_fu_38_p2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3_n_0 ,\a_assign_reg_127[31]_i_4_n_0 ,\a_assign_reg_127[31]_i_5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__0 
       (.CI(\a_assign_reg_127_reg[28]_i_2__0_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__0_n_2 ,\a_assign_reg_127_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__0_O_UNCONNECTED [3],tmp_3_fu_38_p2_0[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__0_n_0 ,\a_assign_reg_127[31]_i_4__0_n_0 ,\a_assign_reg_127[31]_i_5__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__1 
       (.CI(\a_assign_reg_127_reg[28]_i_2__1_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__1_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__1_n_2 ,\a_assign_reg_127_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__1_O_UNCONNECTED [3],tmp_3_fu_38_p2_1[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__1_n_0 ,\a_assign_reg_127[31]_i_4__1_n_0 ,\a_assign_reg_127[31]_i_5__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__2 
       (.CI(\a_assign_reg_127_reg[28]_i_2__2_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__2_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__2_n_2 ,\a_assign_reg_127_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__2_O_UNCONNECTED [3],tmp_3_fu_38_p2_2[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__2_n_0 ,\a_assign_reg_127[31]_i_4__2_n_0 ,\a_assign_reg_127[31]_i_5__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__3 
       (.CI(\a_assign_reg_127_reg[28]_i_2__3_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__3_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__3_n_2 ,\a_assign_reg_127_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__3_O_UNCONNECTED [3],tmp_3_fu_38_p2_3[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__3_n_0 ,\a_assign_reg_127[31]_i_4__3_n_0 ,\a_assign_reg_127[31]_i_5__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__4 
       (.CI(\a_assign_reg_127_reg[28]_i_2__4_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__4_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__4_n_2 ,\a_assign_reg_127_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__4_O_UNCONNECTED [3],tmp_3_fu_38_p2_4[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__4_n_0 ,\a_assign_reg_127[31]_i_4__4_n_0 ,\a_assign_reg_127[31]_i_5__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__5 
       (.CI(\a_assign_reg_127_reg[28]_i_2__5_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__5_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__5_n_2 ,\a_assign_reg_127_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__5_O_UNCONNECTED [3],tmp_3_fu_38_p2_5[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__5_n_0 ,\a_assign_reg_127[31]_i_4__5_n_0 ,\a_assign_reg_127[31]_i_5__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__6 
       (.CI(\a_assign_reg_127_reg[28]_i_2__6_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__6_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__6_n_2 ,\a_assign_reg_127_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__6_O_UNCONNECTED [3],tmp_3_fu_38_p2_6[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__6_n_0 ,\a_assign_reg_127[31]_i_4__6_n_0 ,\a_assign_reg_127[31]_i_5__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[31]_i_2__7 
       (.CI(\a_assign_reg_127_reg[28]_i_2__7_n_0 ),
        .CO({\NLW_a_assign_reg_127_reg[31]_i_2__7_CO_UNCONNECTED [3:2],\a_assign_reg_127_reg[31]_i_2__7_n_2 ,\a_assign_reg_127_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_a_assign_reg_127_reg[31]_i_2__7_O_UNCONNECTED [3],tmp_3_fu_38_p2_7[31:29]}),
        .S({1'b0,\a_assign_reg_127[31]_i_3__7_n_0 ,\a_assign_reg_127[31]_i_4__7_n_0 ,\a_assign_reg_127[31]_i_5__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2_n_0 ,\a_assign_reg_127_reg[4]_i_2_n_1 ,\a_assign_reg_127_reg[4]_i_2_n_2 ,\a_assign_reg_127_reg[4]_i_2_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[4:1]),
        .S({\a_assign_reg_127[4]_i_4_n_0 ,\a_assign_reg_127[4]_i_5_n_0 ,\a_assign_reg_127[4]_i_6_n_0 ,\a_assign_reg_127[4]_i_7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__0_n_0 ,\a_assign_reg_127_reg[4]_i_2__0_n_1 ,\a_assign_reg_127_reg[4]_i_2__0_n_2 ,\a_assign_reg_127_reg[4]_i_2__0_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[4:1]),
        .S({\a_assign_reg_127[4]_i_4__0_n_0 ,\a_assign_reg_127[4]_i_5__0_n_0 ,\a_assign_reg_127[4]_i_6__0_n_0 ,\a_assign_reg_127[4]_i_7__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__1_n_0 ,\a_assign_reg_127_reg[4]_i_2__1_n_1 ,\a_assign_reg_127_reg[4]_i_2__1_n_2 ,\a_assign_reg_127_reg[4]_i_2__1_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[4:1]),
        .S({\a_assign_reg_127[4]_i_4__1_n_0 ,\a_assign_reg_127[4]_i_5__1_n_0 ,\a_assign_reg_127[4]_i_6__1_n_0 ,\a_assign_reg_127[4]_i_7__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__2_n_0 ,\a_assign_reg_127_reg[4]_i_2__2_n_1 ,\a_assign_reg_127_reg[4]_i_2__2_n_2 ,\a_assign_reg_127_reg[4]_i_2__2_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[4:1]),
        .S({\a_assign_reg_127[4]_i_4__2_n_0 ,\a_assign_reg_127[4]_i_5__2_n_0 ,\a_assign_reg_127[4]_i_6__2_n_0 ,\a_assign_reg_127[4]_i_7__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__3_n_0 ,\a_assign_reg_127_reg[4]_i_2__3_n_1 ,\a_assign_reg_127_reg[4]_i_2__3_n_2 ,\a_assign_reg_127_reg[4]_i_2__3_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[4:1]),
        .S({\a_assign_reg_127[4]_i_4__3_n_0 ,\a_assign_reg_127[4]_i_5__3_n_0 ,\a_assign_reg_127[4]_i_6__3_n_0 ,\a_assign_reg_127[4]_i_7__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__4_n_0 ,\a_assign_reg_127_reg[4]_i_2__4_n_1 ,\a_assign_reg_127_reg[4]_i_2__4_n_2 ,\a_assign_reg_127_reg[4]_i_2__4_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[4:1]),
        .S({\a_assign_reg_127[4]_i_4__4_n_0 ,\a_assign_reg_127[4]_i_5__4_n_0 ,\a_assign_reg_127[4]_i_6__4_n_0 ,\a_assign_reg_127[4]_i_7__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__5_n_0 ,\a_assign_reg_127_reg[4]_i_2__5_n_1 ,\a_assign_reg_127_reg[4]_i_2__5_n_2 ,\a_assign_reg_127_reg[4]_i_2__5_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[4:1]),
        .S({\a_assign_reg_127[4]_i_4__5_n_0 ,\a_assign_reg_127[4]_i_5__5_n_0 ,\a_assign_reg_127[4]_i_6__5_n_0 ,\a_assign_reg_127[4]_i_7__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__6_n_0 ,\a_assign_reg_127_reg[4]_i_2__6_n_1 ,\a_assign_reg_127_reg[4]_i_2__6_n_2 ,\a_assign_reg_127_reg[4]_i_2__6_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[4:1]),
        .S({\a_assign_reg_127[4]_i_4__6_n_0 ,\a_assign_reg_127[4]_i_5__6_n_0 ,\a_assign_reg_127[4]_i_6__6_n_0 ,\a_assign_reg_127[4]_i_7__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\a_assign_reg_127_reg[4]_i_2__7_n_0 ,\a_assign_reg_127_reg[4]_i_2__7_n_1 ,\a_assign_reg_127_reg[4]_i_2__7_n_2 ,\a_assign_reg_127_reg[4]_i_2__7_n_3 }),
        .CYINIT(\a_assign_reg_127[4]_i_3__7_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[4:1]),
        .S({\a_assign_reg_127[4]_i_4__7_n_0 ,\a_assign_reg_127[4]_i_5__7_n_0 ,\a_assign_reg_127[4]_i_6__7_n_0 ,\a_assign_reg_127[4]_i_7__7_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2 
       (.CI(\a_assign_reg_127_reg[4]_i_2_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2_n_0 ,\a_assign_reg_127_reg[8]_i_2_n_1 ,\a_assign_reg_127_reg[8]_i_2_n_2 ,\a_assign_reg_127_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2[8:5]),
        .S({\a_assign_reg_127[8]_i_3_n_0 ,\a_assign_reg_127[8]_i_4_n_0 ,\a_assign_reg_127[8]_i_5_n_0 ,\a_assign_reg_127[8]_i_6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__0 
       (.CI(\a_assign_reg_127_reg[4]_i_2__0_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__0_n_0 ,\a_assign_reg_127_reg[8]_i_2__0_n_1 ,\a_assign_reg_127_reg[8]_i_2__0_n_2 ,\a_assign_reg_127_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_0[8:5]),
        .S({\a_assign_reg_127[8]_i_3__0_n_0 ,\a_assign_reg_127[8]_i_4__0_n_0 ,\a_assign_reg_127[8]_i_5__0_n_0 ,\a_assign_reg_127[8]_i_6__0_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__1 
       (.CI(\a_assign_reg_127_reg[4]_i_2__1_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__1_n_0 ,\a_assign_reg_127_reg[8]_i_2__1_n_1 ,\a_assign_reg_127_reg[8]_i_2__1_n_2 ,\a_assign_reg_127_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_1[8:5]),
        .S({\a_assign_reg_127[8]_i_3__1_n_0 ,\a_assign_reg_127[8]_i_4__1_n_0 ,\a_assign_reg_127[8]_i_5__1_n_0 ,\a_assign_reg_127[8]_i_6__1_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__2 
       (.CI(\a_assign_reg_127_reg[4]_i_2__2_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__2_n_0 ,\a_assign_reg_127_reg[8]_i_2__2_n_1 ,\a_assign_reg_127_reg[8]_i_2__2_n_2 ,\a_assign_reg_127_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_2[8:5]),
        .S({\a_assign_reg_127[8]_i_3__2_n_0 ,\a_assign_reg_127[8]_i_4__2_n_0 ,\a_assign_reg_127[8]_i_5__2_n_0 ,\a_assign_reg_127[8]_i_6__2_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__3 
       (.CI(\a_assign_reg_127_reg[4]_i_2__3_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__3_n_0 ,\a_assign_reg_127_reg[8]_i_2__3_n_1 ,\a_assign_reg_127_reg[8]_i_2__3_n_2 ,\a_assign_reg_127_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_3[8:5]),
        .S({\a_assign_reg_127[8]_i_3__3_n_0 ,\a_assign_reg_127[8]_i_4__3_n_0 ,\a_assign_reg_127[8]_i_5__3_n_0 ,\a_assign_reg_127[8]_i_6__3_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__4 
       (.CI(\a_assign_reg_127_reg[4]_i_2__4_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__4_n_0 ,\a_assign_reg_127_reg[8]_i_2__4_n_1 ,\a_assign_reg_127_reg[8]_i_2__4_n_2 ,\a_assign_reg_127_reg[8]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_4[8:5]),
        .S({\a_assign_reg_127[8]_i_3__4_n_0 ,\a_assign_reg_127[8]_i_4__4_n_0 ,\a_assign_reg_127[8]_i_5__4_n_0 ,\a_assign_reg_127[8]_i_6__4_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__5 
       (.CI(\a_assign_reg_127_reg[4]_i_2__5_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__5_n_0 ,\a_assign_reg_127_reg[8]_i_2__5_n_1 ,\a_assign_reg_127_reg[8]_i_2__5_n_2 ,\a_assign_reg_127_reg[8]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_5[8:5]),
        .S({\a_assign_reg_127[8]_i_3__5_n_0 ,\a_assign_reg_127[8]_i_4__5_n_0 ,\a_assign_reg_127[8]_i_5__5_n_0 ,\a_assign_reg_127[8]_i_6__5_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__6 
       (.CI(\a_assign_reg_127_reg[4]_i_2__6_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__6_n_0 ,\a_assign_reg_127_reg[8]_i_2__6_n_1 ,\a_assign_reg_127_reg[8]_i_2__6_n_2 ,\a_assign_reg_127_reg[8]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_6[8:5]),
        .S({\a_assign_reg_127[8]_i_3__6_n_0 ,\a_assign_reg_127[8]_i_4__6_n_0 ,\a_assign_reg_127[8]_i_5__6_n_0 ,\a_assign_reg_127[8]_i_6__6_n_0 }));
  CARRY4 \a_assign_reg_127_reg[8]_i_2__7 
       (.CI(\a_assign_reg_127_reg[4]_i_2__7_n_0 ),
        .CO({\a_assign_reg_127_reg[8]_i_2__7_n_0 ,\a_assign_reg_127_reg[8]_i_2__7_n_1 ,\a_assign_reg_127_reg[8]_i_2__7_n_2 ,\a_assign_reg_127_reg[8]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_3_fu_38_p2_7[8:5]),
        .S({\a_assign_reg_127[8]_i_3__7_n_0 ,\a_assign_reg_127[8]_i_4__7_n_0 ,\a_assign_reg_127[8]_i_5__7_n_0 ,\a_assign_reg_127[8]_i_6__7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I1(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm3));
  LUT6 #(
    .INIT(64'hA8AA000000000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I2(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm[2]_i_2_n_0 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0400FFFF04000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(x_1_reg_1198_reg__0[0]),
        .I1(x_1_reg_1198_reg__0[1]),
        .I2(x_1_reg_1198_reg__0[2]),
        .I3(x_1_reg_1198_reg__0[3]),
        .I4(x_phi_fu_373_p41),
        .I5(\ap_CS_fsm[2]_i_3_n_0 ),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\x_reg_369_reg_n_0_[0] ),
        .I1(\x_reg_369_reg_n_0_[1] ),
        .I2(\x_reg_369_reg_n_0_[2] ),
        .I3(\x_reg_369_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAAABAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA2000000000000)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I3(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I4(\ap_CS_fsm[4]_i_4_n_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(x_2_reg_1207_reg__0[0]),
        .I1(x_2_reg_1207_reg__0[1]),
        .I2(x_2_reg_1207_reg__0[2]),
        .I3(x_2_reg_1207_reg__0[4]),
        .I4(x_2_reg_1207_reg__0[3]),
        .O(\ap_CS_fsm[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(x1_reg_381[0]),
        .I1(x1_reg_381[1]),
        .I2(x1_reg_381[2]),
        .I3(x1_reg_381[4]),
        .I4(x1_reg_381[3]),
        .O(\ap_CS_fsm[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(indvar_flatten_reg_393[1]),
        .I3(indvar_flatten_reg_393[2]),
        .I4(indvar_flatten_reg_393[0]),
        .I5(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(indvar_flatten_reg_393[0]),
        .I3(indvar_flatten_reg_393[2]),
        .I4(indvar_flatten_reg_393[1]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[8]_i_3_n_0 ),
        .I1(ap_CS_fsm_pp3_stage0),
        .I2(ap_CS_fsm_state10),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(\ap_CS_fsm[8]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp3_stage0),
        .I3(\ap_CS_fsm[8]_i_3_n_0 ),
        .O(ap_NS_fsm[8]));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_4),
        .I1(outStream_V_dest_V_1_ack_in),
        .I2(outStream_V_keep_V_1_ack_in),
        .I3(outStream_V_data_V_1_ack_in),
        .O(\ap_CS_fsm[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(p_76_in),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_enable_reg_pp3_iter0),
        .I3(ap_NS_fsm6),
        .I4(ap_enable_reg_pp3_iter10_reg_n_0),
        .I5(ap_enable_reg_pp3_iter9),
        .O(\ap_CS_fsm[8]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_7),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_8),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_state4),
        .I2(ap_rst_n),
        .I3(p_67_in),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h44444404747474F4)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I4(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I5(ap_CS_fsm_state4),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(indvar_flatten_reg_393[1]),
        .I1(indvar_flatten_reg_393[2]),
        .I2(indvar_flatten_reg_393[0]),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFB00FFFBFB0000)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(indvar_flatten_reg_393[0]),
        .I1(indvar_flatten_reg_393[2]),
        .I2(indvar_flatten_reg_393[1]),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_pp2_stage0),
        .I5(ap_enable_reg_pp2_iter1),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_CS_fsm_state10),
        .I2(ap_rst_n),
        .I3(exitcond_flatten8_fu_820_p2),
        .I4(grp_fixed_point_mul_fu_588_n_25),
        .O(ap_enable_reg_pp3_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp3_iter10_i_1
       (.I0(ap_enable_reg_pp3_iter9),
        .I1(ap_enable_reg_pp3_iter10_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm6),
        .I4(ap_CS_fsm_state10),
        .O(ap_enable_reg_pp3_iter10_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter10_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter10_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(grp_fixed_point_mul_fu_588_n_25),
        .I4(ap_CS_fsm_state10),
        .O(ap_enable_reg_pp3_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_0),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm6),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ap_enable_reg_pp3_iter2_i_1_n_0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp3_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter2),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp3_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg_rep
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_rep_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp3_iter2_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg_rep__0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp3_iter2_rep__0_i_1_n_0),
        .Q(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp3_iter2_rep__0_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_0),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm6),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ap_enable_reg_pp3_iter2_rep__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp3_iter2_rep_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_n_0),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm6),
        .I4(ap_enable_reg_pp3_iter0),
        .O(ap_enable_reg_pp3_iter2_rep_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter2),
        .Q(ap_enable_reg_pp3_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter4_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter3),
        .Q(ap_enable_reg_pp3_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter5_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter4),
        .Q(ap_enable_reg_pp3_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter6_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter5),
        .Q(ap_enable_reg_pp3_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter7_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter6),
        .Q(ap_enable_reg_pp3_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter8_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter7),
        .Q(ap_enable_reg_pp3_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter9_reg
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_enable_reg_pp3_iter8),
        .Q(ap_enable_reg_pp3_iter9),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]" *) 
  FDRE \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]" *) 
  FDRE \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]" *) 
  FDRE \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(lineBuffer_1_addr_2_reg_1365[0]),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(lineBuffer_1_addr_2_reg_1365[1]),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(lineBuffer_1_addr_2_reg_1365[2]),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(lineBuffer_1_addr_2_reg_1365[3]),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(lineBuffer_1_addr_2_reg_1365[4]),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter1_p_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(p_i_reg_1355),
        .Q(ap_pipeline_reg_pp3_iter1_p_i_reg_1355),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg " *) 
  (* srl_name = "inst/\ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg[0]_srl5 " *) 
  SRL16E \ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_condition_976),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp3_iter1_p_i_reg_1355),
        .Q(\ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg[0]_srl5_n_0 ));
  FDRE \ap_pipeline_reg_pp3_iter7_p_i_reg_1355_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(\ap_pipeline_reg_pp3_iter6_p_i_reg_1355_reg[0]_srl5_n_0 ),
        .Q(ap_pipeline_reg_pp3_iter7_p_i_reg_1355),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_pipeline_reg_pp3_iter8_p_i_reg_1355[0]_i_1 
       (.I0(ap_NS_fsm6),
        .O(ap_condition_976));
  FDRE \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(ap_pipeline_reg_pp3_iter7_p_i_reg_1355),
        .Q(\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_976),
        .D(\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg_n_0_[0] ),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_k3x3_CTRL_s_axi cnn_conv_d26x26_k3x3_CTRL_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .Q({ap_CS_fsm_state22,ap_CS_fsm_pp0_stage0,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(x_reg_369),
        .\ap_CS_fsm_reg[0] (cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_4),
        .ap_NS_fsm3(ap_NS_fsm3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_7),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_8),
        .ap_rst_n(ap_rst_n),
        .\b_assign_reg_132_reg[31] ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_10,b_assign_fu_66_p3_15}),
        .\b_assign_reg_132_reg[31]_0 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_41,b_assign_fu_66_p3_14,kernel_1[0]}),
        .\b_assign_reg_132_reg[31]_1 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_74,b_assign_fu_66_p3_13,kernel_2[0]}),
        .\b_assign_reg_132_reg[31]_2 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_107,b_assign_fu_66_p3_12,kernel_3[0]}),
        .\b_assign_reg_132_reg[31]_3 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_140,b_assign_fu_66_p3_11,kernel_4[0]}),
        .\b_assign_reg_132_reg[31]_4 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_173,b_assign_fu_66_p3_10,kernel_5[0]}),
        .\b_assign_reg_132_reg[31]_5 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_206,b_assign_fu_66_p3_9,kernel_6[0]}),
        .\b_assign_reg_132_reg[31]_6 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_239,b_assign_fu_66_p3_8,kernel_7[0]}),
        .\b_assign_reg_132_reg[31]_7 ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_272,b_assign_fu_66_p3,kernel_8[0]}),
        .ctrl_read_reg_1189(ctrl_read_reg_1189),
        .\ctrl_read_reg_1189_reg[0] (cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_9),
        .\exitcond1_reg_1194_reg[0] (\exitcond1_reg_1194_reg_n_0_[0] ),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .\int_kernel_0_reg[31]_0 ({kernel_0[31],kernel_0[0]}),
        .\int_kernel_1_reg[31]_0 (kernel_1[31]),
        .\int_kernel_2_reg[31]_0 (kernel_2[31]),
        .\int_kernel_3_reg[31]_0 (kernel_3[31]),
        .\int_kernel_4_reg[31]_0 (kernel_4[31]),
        .\int_kernel_5_reg[31]_0 (kernel_5[31]),
        .\int_kernel_6_reg[31]_0 (kernel_6[31]),
        .\int_kernel_7_reg[31]_0 (kernel_7[31]),
        .\int_kernel_8_reg[0]_0 (ap_rst_n_inv),
        .\int_kernel_8_reg[31]_0 (kernel_8[31]),
        .interrupt(interrupt),
        .\outStream_V_data_V_1_state_reg[1] (outStream_V_data_V_1_ack_in),
        .\outStream_V_dest_V_1_state_reg[1] (outStream_V_dest_V_1_ack_in),
        .\outStream_V_id_V_1_state_reg[1] (outStream_V_id_V_1_ack_in),
        .\outStream_V_keep_V_1_state_reg[1] (outStream_V_keep_V_1_ack_in),
        .\outStream_V_last_V_1_state_reg[1] (outStream_V_last_V_1_ack_in),
        .\outStream_V_strb_V_1_state_reg[1] (outStream_V_strb_V_1_ack_in),
        .\outStream_V_user_V_1_state_reg[1] (outStream_V_user_V_1_ack_in),
        .p_71_in(p_71_in),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\x_1_reg_1198_reg[0] (\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCACACACACAAACACA)) 
    \cond1_reg_1255[0]_i_1 
       (.I0(\cond1_reg_1255_reg_n_0_[0] ),
        .I1(x4_reg_451[0]),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(indvar_flatten_reg_393[0]),
        .I4(indvar_flatten_reg_393[2]),
        .I5(indvar_flatten_reg_393[1]),
        .O(\cond1_reg_1255[0]_i_1_n_0 ));
  FDRE \cond1_reg_1255_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond1_reg_1255[0]_i_1_n_0 ),
        .Q(\cond1_reg_1255_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCAACCAACCAACCAA)) 
    \cond_mid2_reg_1237[0]_i_1 
       (.I0(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .I1(cond_mid2_fu_698_p3),
        .I2(\cond_mid2_reg_1237[0]_i_3_n_0 ),
        .I3(ap_enable_reg_pp2_iter10),
        .I4(x4_reg_451[0]),
        .I5(x4_reg_451[1]),
        .O(\cond_mid2_reg_1237[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h404F404000000000)) 
    \cond_mid2_reg_1237[0]_i_2 
       (.I0(tmp_2_mid2_v_reg_1227[1]),
        .I1(tmp_2_mid2_v_reg_1227[0]),
        .I2(y3_phi_fu_408_p41),
        .I3(y3_reg_404[1]),
        .I4(y3_reg_404[0]),
        .I5(\tmp_2_mid2_v_reg_1227[1]_i_3_n_0 ),
        .O(cond_mid2_fu_698_p3));
  LUT5 #(
    .INIT(32'h1010101F)) 
    \cond_mid2_reg_1237[0]_i_3 
       (.I0(tmp_2_mid2_v_reg_1227[0]),
        .I1(tmp_2_mid2_v_reg_1227[1]),
        .I2(y3_phi_fu_408_p41),
        .I3(y3_reg_404[0]),
        .I4(y3_reg_404[1]),
        .O(\cond_mid2_reg_1237[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \cond_mid2_reg_1237[0]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(indvar_flatten_reg_393[0]),
        .I2(indvar_flatten_reg_393[2]),
        .I3(indvar_flatten_reg_393[1]),
        .O(ap_enable_reg_pp2_iter10));
  FDRE \cond_mid2_reg_1237_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cond_mid2_reg_1237[0]_i_1_n_0 ),
        .Q(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_read_reg_1189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_9),
        .Q(ctrl_read_reg_1189),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hAAA2FF00)) 
    \exitcond1_reg_1194[0]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\exitcond1_reg_1194[0]_i_1_n_0 ));
  FDRE \exitcond1_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond1_reg_1194[0]_i_1_n_0 ),
        .Q(\exitcond1_reg_1194_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA8AAF0F0)) 
    \exitcond4_reg_1203[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I2(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(\exitcond4_reg_1203[0]_i_1_n_0 ));
  FDRE \exitcond4_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond4_reg_1203[0]_i_1_n_0 ),
        .Q(\exitcond4_reg_1203_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \exitcond_flatten8_reg_1341[0]_i_1 
       (.I0(\exitcond_flatten8_reg_1341[0]_i_2_n_0 ),
        .I1(indvar_flatten6_reg_462_reg__0[2]),
        .I2(indvar_flatten6_reg_462_reg__0[3]),
        .I3(indvar_flatten6_reg_462_reg__0[0]),
        .I4(indvar_flatten6_reg_462_reg__0[1]),
        .O(exitcond_flatten8_fu_820_p2));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \exitcond_flatten8_reg_1341[0]_i_2 
       (.I0(indvar_flatten6_reg_462_reg__0[5]),
        .I1(indvar_flatten6_reg_462_reg__0[4]),
        .I2(indvar_flatten6_reg_462_reg__0[7]),
        .I3(indvar_flatten6_reg_462_reg__0[6]),
        .I4(indvar_flatten6_reg_462_reg__0[8]),
        .I5(indvar_flatten6_reg_462_reg__0[9]),
        .O(\exitcond_flatten8_reg_1341[0]_i_2_n_0 ));
  FDRE \exitcond_flatten8_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(exitcond_flatten8_fu_820_p2),
        .Q(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \exitcond_flatten_reg_1218[0]_i_1 
       (.I0(indvar_flatten_reg_393[1]),
        .I1(indvar_flatten_reg_393[2]),
        .I2(indvar_flatten_reg_393[0]),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(exitcond_flatten_reg_1218),
        .O(\exitcond_flatten_reg_1218[0]_i_1_n_0 ));
  FDRE \exitcond_flatten_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_flatten_reg_1218[0]_i_1_n_0 ),
        .Q(exitcond_flatten_reg_1218),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul grp_fixed_point_mul_fu_529
       (.CO(grp_fixed_point_mul_fu_529_n_45),
        .D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_10,b_assign_fu_66_p3_15}),
        .Q(window_0_0_read_as_fu_172),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .\int_kernel_0_reg[31] ({kernel_0[31],kernel_0[0]}),
        .p_64_in(p_64_in),
        .tmp_1_reg_137(tmp_1_reg_137),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2),
        .tmp_fu_88_p2(tmp_fu_88_p2));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_0 grp_fixed_point_mul_fu_536
       (.CO(grp_fixed_point_mul_fu_529_n_45),
        .D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_41,b_assign_fu_66_p3_14}),
        .Q(window_0_0_fu_176),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .kernel_1({kernel_1[31],kernel_1[0]}),
        .p_64_in(p_64_in),
        .tmp6_fu_1073_p2(tmp6_fu_1073_p2),
        .tmp_1_reg_137(tmp_1_reg_137),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_0),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2),
        .tmp_fu_88_p2(tmp_fu_88_p2));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_1 grp_fixed_point_mul_fu_543
       (.CO(grp_fixed_point_mul_fu_543_n_45),
        .D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_74,b_assign_fu_66_p3_13}),
        .Q(window_0_1_fu_180),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_20),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_19),
        .kernel_2({kernel_2[31],kernel_2[0]}),
        .p_64_in(p_64_in),
        .tmp_1_reg_137(tmp_1_reg_137_18),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_1),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_17),
        .tmp_fu_88_p2(tmp_fu_88_p2_16));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_2 grp_fixed_point_mul_fu_550
       (.D(tmp8_fu_1101_p2),
        .DI(\tmp8_reg_1401[23]_i_3_n_0 ),
        .Q(window_1_0_read_as_fu_184),
        .S(grp_fixed_point_mul_fu_588_n_24),
        .ap_clk(ap_clk),
        .\int_kernel_3_reg[31] ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_107,b_assign_fu_66_p3_12}),
        .kernel_3({kernel_3[31],kernel_3[0]}),
        .p_64_in(p_64_in),
        .tmp7_fu_1087_p2(tmp7_fu_1087_p2),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_2));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_3 grp_fixed_point_mul_fu_557
       (.CO(grp_fixed_point_mul_fu_557_n_45),
        .D(window_1_0_phi_fu_520_p4[31]),
        .Q(window_1_1_reg_506),
        .S({grp_fixed_point_mul_fu_565_n_3,grp_fixed_point_mul_fu_565_n_4,grp_fixed_point_mul_fu_565_n_5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2_reg_rep(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_26),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_25),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .\int_kernel_4_reg[31] ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_140,b_assign_fu_66_p3_11}),
        .kernel_4({kernel_4[31],kernel_4[0]}),
        .p_64_in(p_64_in),
        .tmp4_fu_1049_p2(tmp4_fu_1049_p2),
        .\tmp5_reg_1391_reg[23] (tmp_1_reg_137_23),
        .tmp_1_reg_137(tmp_1_reg_137_24),
        .\tmp_1_reg_137_reg[11]_0 ({grp_fixed_point_mul_fu_565_n_10,grp_fixed_point_mul_fu_565_n_11,grp_fixed_point_mul_fu_565_n_12,grp_fixed_point_mul_fu_565_n_13}),
        .\tmp_1_reg_137_reg[15]_0 ({grp_fixed_point_mul_fu_565_n_14,grp_fixed_point_mul_fu_565_n_15,grp_fixed_point_mul_fu_565_n_16,grp_fixed_point_mul_fu_565_n_17}),
        .\tmp_1_reg_137_reg[19]_0 ({grp_fixed_point_mul_fu_565_n_18,grp_fixed_point_mul_fu_565_n_19,grp_fixed_point_mul_fu_565_n_20,grp_fixed_point_mul_fu_565_n_21}),
        .\tmp_1_reg_137_reg[21]_0 ({grp_fixed_point_mul_fu_565_n_22,grp_fixed_point_mul_fu_565_n_23}),
        .\tmp_1_reg_137_reg[21]_1 (grp_fixed_point_mul_fu_565_n_24),
        .\tmp_1_reg_137_reg[7]_0 ({grp_fixed_point_mul_fu_565_n_6,grp_fixed_point_mul_fu_565_n_7,grp_fixed_point_mul_fu_565_n_8,grp_fixed_point_mul_fu_565_n_9}),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_3),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_22),
        .tmp_fu_88_p2(tmp_fu_88_p2_21),
        .\window_1_0_reg_517_reg[31] (window_1_0_reg_517),
        .window_2_0_phi_fu_498_p41(window_2_0_phi_fu_498_p41));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_4 grp_fixed_point_mul_fu_565
       (.D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_173,b_assign_fu_66_p3_10}),
        .Q(windowRightCol_1_reg_1386),
        .S({grp_fixed_point_mul_fu_565_n_3,grp_fixed_point_mul_fu_565_n_4,grp_fixed_point_mul_fu_565_n_5}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2_reg_rep(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .ap_enable_reg_pp3_iter2_reg_rep__0(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_26),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_25),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .kernel_5({kernel_5[31],kernel_5[0]}),
        .p_64_in(p_64_in),
        .\tmp5_reg_1391_reg[11] ({grp_fixed_point_mul_fu_565_n_10,grp_fixed_point_mul_fu_565_n_11,grp_fixed_point_mul_fu_565_n_12,grp_fixed_point_mul_fu_565_n_13}),
        .\tmp5_reg_1391_reg[15] ({grp_fixed_point_mul_fu_565_n_14,grp_fixed_point_mul_fu_565_n_15,grp_fixed_point_mul_fu_565_n_16,grp_fixed_point_mul_fu_565_n_17}),
        .\tmp5_reg_1391_reg[19] ({grp_fixed_point_mul_fu_565_n_18,grp_fixed_point_mul_fu_565_n_19,grp_fixed_point_mul_fu_565_n_20,grp_fixed_point_mul_fu_565_n_21}),
        .\tmp5_reg_1391_reg[23] ({grp_fixed_point_mul_fu_565_n_22,grp_fixed_point_mul_fu_565_n_23}),
        .\tmp5_reg_1391_reg[23]_0 (grp_fixed_point_mul_fu_565_n_24),
        .\tmp5_reg_1391_reg[3] (tmp_1_reg_137_24),
        .\tmp5_reg_1391_reg[7] ({grp_fixed_point_mul_fu_565_n_6,grp_fixed_point_mul_fu_565_n_7,grp_fixed_point_mul_fu_565_n_8,grp_fixed_point_mul_fu_565_n_9}),
        .\tmp_1_reg_137_reg[21]_0 (tmp_1_reg_137_23),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_4),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_22),
        .tmp_fu_88_p2(tmp_fu_88_p2_21),
        .\window_1_1_reg_506_reg[31] (window_1_1_reg_506),
        .window_2_0_phi_fu_498_p41(window_2_0_phi_fu_498_p41));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_5 grp_fixed_point_mul_fu_573
       (.CO(grp_fixed_point_mul_fu_573_n_45),
        .D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_206,b_assign_fu_66_p3_9}),
        .Q(window_2_0_read_as_fu_188),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_31),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_30),
        .kernel_6({kernel_6[31],kernel_6[0]}),
        .p_64_in(p_64_in),
        .tmp_1_reg_137(tmp_1_reg_137_29),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_5),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_28),
        .tmp_fu_88_p2(tmp_fu_88_p2_27));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_6 grp_fixed_point_mul_fu_580
       (.CO(\tmp5_reg_1391_reg[19]_i_1_n_0 ),
        .D(window_2_0_phi_fu_498_p4[31]),
        .Q(window_2_1_2_reg_1380),
        .S({\tmp5_reg_1391[23]_i_4_n_0 ,\tmp5_reg_1391[23]_i_5_n_0 ,\tmp5_reg_1391[23]_i_6_n_0 }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg_rep(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .ap_enable_reg_pp3_iter2_reg_rep__0(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_31),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_30),
        .\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0_0 (grp_fixed_point_mul_fu_557_n_45),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0_n_0 ),
        .\int_kernel_7_reg[31] ({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_239,b_assign_fu_66_p3_8}),
        .kernel_7({kernel_7[31],kernel_7[0]}),
        .p_64_in(p_64_in),
        .tmp1_fu_1031_p2(tmp1_fu_1031_p2),
        .\tmp5_reg_1391_reg[24] (tmp5_fu_1059_p2[24:20]),
        .tmp_1_reg_137(tmp_1_reg_137_29),
        .\tmp_1_reg_137_reg[21]_0 (grp_fixed_point_mul_fu_573_n_45),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_6),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_28),
        .tmp_fu_88_p2(tmp_fu_88_p2_27),
        .window_2_0_phi_fu_498_p41(window_2_0_phi_fu_498_p41),
        .\window_2_0_reg_495_reg[31] ({\window_2_0_reg_495_reg_n_0_[31] ,\window_2_0_reg_495_reg_n_0_[30] ,\window_2_0_reg_495_reg_n_0_[29] ,\window_2_0_reg_495_reg_n_0_[28] ,\window_2_0_reg_495_reg_n_0_[27] ,\window_2_0_reg_495_reg_n_0_[26] ,\window_2_0_reg_495_reg_n_0_[25] ,\window_2_0_reg_495_reg_n_0_[24] ,\window_2_0_reg_495_reg_n_0_[23] ,\window_2_0_reg_495_reg_n_0_[22] ,\window_2_0_reg_495_reg_n_0_[21] ,\window_2_0_reg_495_reg_n_0_[20] ,\window_2_0_reg_495_reg_n_0_[19] ,\window_2_0_reg_495_reg_n_0_[18] ,\window_2_0_reg_495_reg_n_0_[17] ,\window_2_0_reg_495_reg_n_0_[16] ,\window_2_0_reg_495_reg_n_0_[15] ,\window_2_0_reg_495_reg_n_0_[14] ,\window_2_0_reg_495_reg_n_0_[13] ,\window_2_0_reg_495_reg_n_0_[12] ,\window_2_0_reg_495_reg_n_0_[11] ,\window_2_0_reg_495_reg_n_0_[10] ,\window_2_0_reg_495_reg_n_0_[9] ,\window_2_0_reg_495_reg_n_0_[8] ,\window_2_0_reg_495_reg_n_0_[7] ,\window_2_0_reg_495_reg_n_0_[6] ,\window_2_0_reg_495_reg_n_0_[5] ,\window_2_0_reg_495_reg_n_0_[4] ,\window_2_0_reg_495_reg_n_0_[3] ,\window_2_0_reg_495_reg_n_0_[2] ,\window_2_0_reg_495_reg_n_0_[1] ,\window_2_0_reg_495_reg_n_0_[0] }));
  design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_7 grp_fixed_point_mul_fu_588
       (.CO(grp_fixed_point_mul_fu_543_n_45),
        .D({cnn_conv_d26x26_k3x3_CTRL_s_axi_U_n_272,b_assign_fu_66_p3}),
        .Q(window_2_1_fu_192),
        .S(grp_fixed_point_mul_fu_588_n_24),
        .\ap_CS_fsm_reg[7] (ap_CS_fsm_pp3_stage0),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_pipeline_reg_pp0_iter6_a_read_reg_122(ap_pipeline_reg_pp0_iter6_a_read_reg_122_20),
        .ap_pipeline_reg_pp0_iter6_b_read_reg_117(ap_pipeline_reg_pp0_iter6_b_read_reg_117_19),
        .buff1_reg__0(grp_fixed_point_mul_fu_588_n_25),
        .kernel_8({kernel_8[31],kernel_8[0]}),
        .p_64_in(p_64_in),
        .tmp7_fu_1087_p2(tmp7_fu_1087_p2),
        .tmp_1_reg_137(tmp_1_reg_137_18),
        .tmp_3_fu_38_p2(tmp_3_fu_38_p2_7),
        .tmp_8_fu_103_p2(tmp_8_fu_103_p2_17),
        .tmp_fu_88_p2(tmp_fu_88_p2_16));
  LUT3 #(
    .INIT(8'h0D)) 
    \inStream_V_data_V_0_payload_A[31]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_load_A));
  FDRE \inStream_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[0]),
        .Q(inStream_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[10]),
        .Q(inStream_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[11]),
        .Q(inStream_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[12]),
        .Q(inStream_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[13]),
        .Q(inStream_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[14]),
        .Q(inStream_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[15]),
        .Q(inStream_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[16]),
        .Q(inStream_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[17]),
        .Q(inStream_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[18]),
        .Q(inStream_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[19]),
        .Q(inStream_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[1]),
        .Q(inStream_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[20]),
        .Q(inStream_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[21]),
        .Q(inStream_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[22]),
        .Q(inStream_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[23]),
        .Q(inStream_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[24]),
        .Q(inStream_V_data_V_0_payload_A[24]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[25]),
        .Q(inStream_V_data_V_0_payload_A[25]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[26]),
        .Q(inStream_V_data_V_0_payload_A[26]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[27]),
        .Q(inStream_V_data_V_0_payload_A[27]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[28]),
        .Q(inStream_V_data_V_0_payload_A[28]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[29]),
        .Q(inStream_V_data_V_0_payload_A[29]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[2]),
        .Q(inStream_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[30]),
        .Q(inStream_V_data_V_0_payload_A[30]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[31]),
        .Q(inStream_V_data_V_0_payload_A[31]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[3]),
        .Q(inStream_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[4]),
        .Q(inStream_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[5]),
        .Q(inStream_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[6]),
        .Q(inStream_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[7]),
        .Q(inStream_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[8]),
        .Q(inStream_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_A),
        .D(inStream_TDATA[9]),
        .Q(inStream_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \inStream_V_data_V_0_payload_B[31]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_load_B));
  FDRE \inStream_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[0]),
        .Q(inStream_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[10]),
        .Q(inStream_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[11]),
        .Q(inStream_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[12]),
        .Q(inStream_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[13]),
        .Q(inStream_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[14]),
        .Q(inStream_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[15]),
        .Q(inStream_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[16]),
        .Q(inStream_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[17]),
        .Q(inStream_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[18]),
        .Q(inStream_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[19]),
        .Q(inStream_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[1]),
        .Q(inStream_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[20]),
        .Q(inStream_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[21]),
        .Q(inStream_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[22]),
        .Q(inStream_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[23]),
        .Q(inStream_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[24]),
        .Q(inStream_V_data_V_0_payload_B[24]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[25]),
        .Q(inStream_V_data_V_0_payload_B[25]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[26]),
        .Q(inStream_V_data_V_0_payload_B[26]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[27]),
        .Q(inStream_V_data_V_0_payload_B[27]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[28]),
        .Q(inStream_V_data_V_0_payload_B[28]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[29]),
        .Q(inStream_V_data_V_0_payload_B[29]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[2]),
        .Q(inStream_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[30]),
        .Q(inStream_V_data_V_0_payload_B[30]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[31]),
        .Q(inStream_V_data_V_0_payload_B[31]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[3]),
        .Q(inStream_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[4]),
        .Q(inStream_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[5]),
        .Q(inStream_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[6]),
        .Q(inStream_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[7]),
        .Q(inStream_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[8]),
        .Q(inStream_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \inStream_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(inStream_V_data_V_0_load_B),
        .D(inStream_TDATA[9]),
        .Q(inStream_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    inStream_V_data_V_0_sel_rd_i_1
       (.I0(\inStream_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(inStream_V_data_V_0_sel2),
        .I2(lineBuffer_1_we0),
        .I3(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I4(inStream_V_data_V_0_sel),
        .O(inStream_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_rd_i_1_n_0),
        .Q(inStream_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    inStream_V_data_V_0_sel_wr_i_1
       (.I0(inStream_TVALID),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(inStream_V_data_V_0_sel_wr),
        .O(inStream_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    inStream_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_sel_wr_i_1_n_0),
        .Q(inStream_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC088CCCC)) 
    \inStream_V_data_V_0_state[0]_i_1 
       (.I0(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_rst_n),
        .I2(inStream_TVALID),
        .I3(inStream_V_data_V_0_ack_in),
        .I4(\inStream_V_data_V_0_state[0]_i_2_n_0 ),
        .O(\inStream_V_data_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFFFFFFFFF)) 
    \inStream_V_data_V_0_state[0]_i_2 
       (.I0(lineBuffer_1_we0),
        .I1(p_76_in),
        .I2(tmp_5_reg_1371),
        .I3(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I4(\inStream_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .O(\inStream_V_data_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FFF)) 
    \inStream_V_data_V_0_state[1]_i_1 
       (.I0(inStream_TVALID),
        .I1(inStream_V_data_V_0_ack_in),
        .I2(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\inStream_V_dest_V_0_state[1]_i_3_n_0 ),
        .I4(inStream_V_data_V_0_sel2),
        .I5(lineBuffer_1_we0),
        .O(inStream_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inStream_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_data_V_0_state),
        .Q(inStream_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC088CCCC)) 
    \inStream_V_dest_V_0_state[0]_i_1 
       (.I0(\inStream_V_dest_V_0_state_reg_n_0_[0] ),
        .I1(ap_rst_n),
        .I2(inStream_TVALID),
        .I3(inStream_TREADY),
        .I4(\inStream_V_dest_V_0_state[0]_i_2_n_0 ),
        .O(\inStream_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAEAFFFFFFFFFFFF)) 
    \inStream_V_dest_V_0_state[0]_i_2 
       (.I0(lineBuffer_1_we0),
        .I1(p_76_in),
        .I2(tmp_5_reg_1371),
        .I3(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I4(\inStream_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\inStream_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\inStream_V_dest_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4FFF)) 
    \inStream_V_dest_V_0_state[1]_i_2 
       (.I0(inStream_TVALID),
        .I1(inStream_TREADY),
        .I2(\inStream_V_dest_V_0_state_reg_n_0_[0] ),
        .I3(\inStream_V_dest_V_0_state[1]_i_3_n_0 ),
        .I4(inStream_V_data_V_0_sel2),
        .I5(lineBuffer_1_we0),
        .O(inStream_V_dest_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \inStream_V_dest_V_0_state[1]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond1_reg_1194_reg_n_0_[0] ),
        .O(\inStream_V_dest_V_0_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \inStream_V_dest_V_0_state[1]_i_4 
       (.I0(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I1(tmp_5_reg_1371),
        .I2(p_76_in),
        .O(inStream_V_data_V_0_sel2));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\inStream_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\inStream_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \inStream_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(inStream_V_dest_V_0_state),
        .Q(inStream_TREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten6_reg_462[0]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[0]),
        .O(indvar_flatten_next7_fu_826_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten6_reg_462[1]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[0]),
        .I1(indvar_flatten6_reg_462_reg__0[1]),
        .O(indvar_flatten_next7_fu_826_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten6_reg_462[2]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[0]),
        .I1(indvar_flatten6_reg_462_reg__0[1]),
        .I2(indvar_flatten6_reg_462_reg__0[2]),
        .O(indvar_flatten_next7_fu_826_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten6_reg_462[3]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[2]),
        .I1(indvar_flatten6_reg_462_reg__0[1]),
        .I2(indvar_flatten6_reg_462_reg__0[0]),
        .I3(indvar_flatten6_reg_462_reg__0[3]),
        .O(indvar_flatten_next7_fu_826_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten6_reg_462[4]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[3]),
        .I1(indvar_flatten6_reg_462_reg__0[0]),
        .I2(indvar_flatten6_reg_462_reg__0[1]),
        .I3(indvar_flatten6_reg_462_reg__0[2]),
        .I4(indvar_flatten6_reg_462_reg__0[4]),
        .O(indvar_flatten_next7_fu_826_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten6_reg_462[5]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[2]),
        .I1(indvar_flatten6_reg_462_reg__0[1]),
        .I2(indvar_flatten6_reg_462_reg__0[0]),
        .I3(indvar_flatten6_reg_462_reg__0[3]),
        .I4(indvar_flatten6_reg_462_reg__0[4]),
        .I5(indvar_flatten6_reg_462_reg__0[5]),
        .O(indvar_flatten_next7_fu_826_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \indvar_flatten6_reg_462[6]_i_1 
       (.I0(\indvar_flatten6_reg_462[9]_i_2_n_0 ),
        .I1(indvar_flatten6_reg_462_reg__0[6]),
        .O(indvar_flatten_next7_fu_826_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \indvar_flatten6_reg_462[7]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[6]),
        .I1(\indvar_flatten6_reg_462[9]_i_2_n_0 ),
        .I2(indvar_flatten6_reg_462_reg__0[7]),
        .O(indvar_flatten_next7_fu_826_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \indvar_flatten6_reg_462[8]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[7]),
        .I1(\indvar_flatten6_reg_462[9]_i_2_n_0 ),
        .I2(indvar_flatten6_reg_462_reg__0[6]),
        .I3(indvar_flatten6_reg_462_reg__0[8]),
        .O(indvar_flatten_next7_fu_826_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \indvar_flatten6_reg_462[9]_i_1 
       (.I0(indvar_flatten6_reg_462_reg__0[8]),
        .I1(indvar_flatten6_reg_462_reg__0[6]),
        .I2(\indvar_flatten6_reg_462[9]_i_2_n_0 ),
        .I3(indvar_flatten6_reg_462_reg__0[7]),
        .I4(indvar_flatten6_reg_462_reg__0[9]),
        .O(indvar_flatten_next7_fu_826_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \indvar_flatten6_reg_462[9]_i_2 
       (.I0(indvar_flatten6_reg_462_reg__0[2]),
        .I1(indvar_flatten6_reg_462_reg__0[1]),
        .I2(indvar_flatten6_reg_462_reg__0[0]),
        .I3(indvar_flatten6_reg_462_reg__0[3]),
        .I4(indvar_flatten6_reg_462_reg__0[4]),
        .I5(indvar_flatten6_reg_462_reg__0[5]),
        .O(\indvar_flatten6_reg_462[9]_i_2_n_0 ));
  FDRE \indvar_flatten6_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[0]),
        .Q(indvar_flatten6_reg_462_reg__0[0]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[1]),
        .Q(indvar_flatten6_reg_462_reg__0[1]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[2]),
        .Q(indvar_flatten6_reg_462_reg__0[2]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[3]),
        .Q(indvar_flatten6_reg_462_reg__0[3]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[4]),
        .Q(indvar_flatten6_reg_462_reg__0[4]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[5]),
        .Q(indvar_flatten6_reg_462_reg__0[5]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[6]),
        .Q(indvar_flatten6_reg_462_reg__0[6]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[7]),
        .Q(indvar_flatten6_reg_462_reg__0[7]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[8]),
        .Q(indvar_flatten6_reg_462_reg__0[8]),
        .R(indvar_flatten6_reg_462));
  FDRE \indvar_flatten6_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(indvar_flatten_next7_fu_826_p2[9]),
        .Q(indvar_flatten6_reg_462_reg__0[9]),
        .R(indvar_flatten6_reg_462));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_393[0]_i_1 
       (.I0(indvar_flatten_reg_393[0]),
        .O(indvar_flatten_next_fu_648_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_393[1]_i_1 
       (.I0(indvar_flatten_reg_393[0]),
        .I1(indvar_flatten_reg_393[1]),
        .O(indvar_flatten_next_fu_648_p2[1]));
  LUT5 #(
    .INIT(32'h88888088)) 
    \indvar_flatten_reg_393[2]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(indvar_flatten_reg_393[0]),
        .I3(indvar_flatten_reg_393[2]),
        .I4(indvar_flatten_reg_393[1]),
        .O(indvar_flatten_reg_3930));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_393[2]_i_2 
       (.I0(indvar_flatten_reg_393[0]),
        .I1(indvar_flatten_reg_393[1]),
        .I2(indvar_flatten_reg_393[2]),
        .O(indvar_flatten_next_fu_648_p2[2]));
  FDRE \indvar_flatten_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3930),
        .D(indvar_flatten_next_fu_648_p2[0]),
        .Q(indvar_flatten_reg_393[0]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3930),
        .D(indvar_flatten_next_fu_648_p2[1]),
        .Q(indvar_flatten_reg_393[1]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3930),
        .D(indvar_flatten_next_fu_648_p2[2]),
        .Q(indvar_flatten_reg_393[2]),
        .R(ap_CS_fsm_state7));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud lineBuffer_0_U
       (.D(lineBuffer_0_q0),
        .DIADI(inStream_V_data_V_0_data_out),
        .E(lineBuffer_0_we1),
        .Q(lineBuffer_1_addr_2_reg_1365),
        .WEA(lineBuffer_0_we0),
        .\ap_CS_fsm_reg[7] (grp_fixed_point_mul_fu_588_n_25),
        .\ap_CS_fsm_reg[7]_0 ({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp0_stage0}),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(lineBuffer_1_U_n_68),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg_n_0),
        .\exitcond1_reg_1194_reg[0] (\exitcond1_reg_1194_reg_n_0_[0] ),
        .\exitcond_flatten8_reg_1341_reg[0] (\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .\lineBuffer_0_addr_2_reg_1359_reg[4] ({x_assign_mid2_fu_838_p3[4:3],x_assign_mid2_fu_838_p3[1]}),
        .lineBuffer_1_address01(lineBuffer_1_address01),
        .p_71_in(p_71_in),
        .p_76_in(p_76_in),
        .ram_reg(lineBuffer_1_q0),
        .tmp_9_reg_1232(tmp_9_reg_1232),
        .\window_2_1_1_reg_415_reg[31] (window_1_1_2_fu_734_p3),
        .\x4_reg_451_reg[1] (x4_reg_451),
        .\x_assign_reg_484_reg[4] (x_assign_reg_484),
        .\x_reg_369_reg[3] ({\x_reg_369_reg_n_0_[3] ,\x_reg_369_reg_n_0_[2] ,\x_reg_369_reg_n_0_[1] ,\x_reg_369_reg_n_0_[0] }));
  FDRE \lineBuffer_0_addr_2_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(x_assign_reg_484[0]),
        .Q(lineBuffer_1_addr_2_reg_1365[0]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(x_assign_mid2_fu_838_p3[1]),
        .Q(lineBuffer_1_addr_2_reg_1365[1]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(x_assign_reg_484[2]),
        .Q(lineBuffer_1_addr_2_reg_1365[2]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(x_assign_mid2_fu_838_p3[3]),
        .Q(lineBuffer_1_addr_2_reg_1365[3]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(x_assign_mid2_fu_838_p3[4]),
        .Q(lineBuffer_1_addr_2_reg_1365[4]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_8 lineBuffer_1_U
       (.D(lineBuffer_1_q0),
        .DIADI(inStream_V_data_V_0_data_out),
        .Q(ap_pipeline_reg_pp3_iter1_lineBuffer_1_addr_2_reg_1365),
        .\ap_CS_fsm_reg[7] (grp_fixed_point_mul_fu_588_n_25),
        .\ap_CS_fsm_reg[7]_0 ({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp1_stage0}),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter10_reg(ap_enable_reg_pp3_iter10_reg_n_0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg_n_0),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] (\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg_n_0_[0] ),
        .\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] (\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg_n_0_[0] ),
        .\exitcond4_reg_1203_reg[0] (\exitcond4_reg_1203_reg_n_0_[0] ),
        .\exitcond_flatten8_reg_1341_reg[0] (\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .\inStream_V_data_V_0_payload_A_reg[31] (inStream_V_data_V_0_payload_A),
        .\inStream_V_data_V_0_payload_B_reg[31] (inStream_V_data_V_0_payload_B),
        .inStream_V_data_V_0_sel(inStream_V_data_V_0_sel),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .lineBuffer_1_address01(lineBuffer_1_address01),
        .lineBuffer_1_we0(lineBuffer_1_we0),
        .\outStream_V_data_V_1_state_reg[1] (outStream_V_data_V_1_ack_in),
        .p_67_in(p_67_in),
        .ram_reg(lineBuffer_1_U_n_68),
        .tmp_5_reg_1371(tmp_5_reg_1371),
        .\window_2_1_fu_192_reg[31] (window_2_1_fu_192),
        .\x1_reg_381_reg[4] (x1_reg_381),
        .\x4_reg_451_reg[1] (x4_reg_451),
        .\x_assign_reg_484_reg[3] ({x_assign_mid2_fu_838_p3[4:3],x_assign_reg_484[2],x_assign_mid2_fu_838_p3[1],x_assign_reg_484[0]}));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[0]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[0]),
        .I1(outStream_V_data_V_1_payload_A[0]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [0]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[10]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[10]),
        .I1(outStream_V_data_V_1_payload_A[10]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [10]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[11]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[11]),
        .I1(outStream_V_data_V_1_payload_A[11]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [11]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[12]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[12]),
        .I1(outStream_V_data_V_1_payload_A[12]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [12]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[13]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[13]),
        .I1(outStream_V_data_V_1_payload_A[13]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [13]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[14]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[14]),
        .I1(outStream_V_data_V_1_payload_A[14]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [14]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[15]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[15]),
        .I1(outStream_V_data_V_1_payload_A[15]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [15]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[16]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[16]),
        .I1(outStream_V_data_V_1_payload_A[16]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [16]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[17]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[17]),
        .I1(outStream_V_data_V_1_payload_A[17]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[18]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[18]),
        .I1(outStream_V_data_V_1_payload_A[18]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [18]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[19]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[19]),
        .I1(outStream_V_data_V_1_payload_A[19]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [19]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[1]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[1]),
        .I1(outStream_V_data_V_1_payload_A[1]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [1]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[20]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[20]),
        .I1(outStream_V_data_V_1_payload_A[20]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [20]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[21]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[21]),
        .I1(outStream_V_data_V_1_payload_A[21]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [21]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[22]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[22]),
        .I1(outStream_V_data_V_1_payload_A[22]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [22]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[23]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[23]),
        .I1(outStream_V_data_V_1_payload_A[23]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [23]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[24]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[24]),
        .I1(outStream_V_data_V_1_payload_A[24]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [24]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[25]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[25]),
        .I1(outStream_V_data_V_1_payload_A[25]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [25]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[26]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[31]),
        .I1(outStream_V_data_V_1_payload_A[31]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [31]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[2]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[2]),
        .I1(outStream_V_data_V_1_payload_A[2]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[3]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[3]),
        .I1(outStream_V_data_V_1_payload_A[3]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [3]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[4]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[4]),
        .I1(outStream_V_data_V_1_payload_A[4]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[5]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[5]),
        .I1(outStream_V_data_V_1_payload_A[5]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[6]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[6]),
        .I1(outStream_V_data_V_1_payload_A[6]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [6]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[7]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[7]),
        .I1(outStream_V_data_V_1_payload_A[7]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [7]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[8]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[8]),
        .I1(outStream_V_data_V_1_payload_A[8]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [8]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \outStream_TDATA[9]_INST_0 
       (.I0(outStream_V_data_V_1_payload_B[9]),
        .I1(outStream_V_data_V_1_payload_A[9]),
        .I2(outStream_V_data_V_1_sel),
        .O(\^outStream_TDATA [9]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outStream_TLAST[0]_INST_0 
       (.I0(outStream_V_last_V_1_payload_B),
        .I1(outStream_V_last_V_1_sel),
        .I2(outStream_V_last_V_1_payload_A),
        .O(outStream_TLAST));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_10 
       (.I0(tmp6_reg_1396[8]),
        .I1(tmp8_reg_1401[8]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_2 
       (.I0(tmp5_reg_1391[11]),
        .I1(tmp9_fu_1125_p2[11]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_3 
       (.I0(tmp5_reg_1391[10]),
        .I1(tmp9_fu_1125_p2[10]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_4 
       (.I0(tmp5_reg_1391[9]),
        .I1(tmp9_fu_1125_p2[9]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_5 
       (.I0(tmp5_reg_1391[8]),
        .I1(tmp9_fu_1125_p2[8]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_7 
       (.I0(tmp6_reg_1396[11]),
        .I1(tmp8_reg_1401[11]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_8 
       (.I0(tmp6_reg_1396[10]),
        .I1(tmp8_reg_1401[10]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[11]_i_9 
       (.I0(tmp6_reg_1396[9]),
        .I1(tmp8_reg_1401[9]),
        .O(\outStream_V_data_V_1_payload_A[11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_10 
       (.I0(tmp6_reg_1396[12]),
        .I1(tmp8_reg_1401[12]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_2 
       (.I0(tmp5_reg_1391[15]),
        .I1(tmp9_fu_1125_p2[15]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_3 
       (.I0(tmp5_reg_1391[14]),
        .I1(tmp9_fu_1125_p2[14]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_4 
       (.I0(tmp5_reg_1391[13]),
        .I1(tmp9_fu_1125_p2[13]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_5 
       (.I0(tmp5_reg_1391[12]),
        .I1(tmp9_fu_1125_p2[12]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_7 
       (.I0(tmp6_reg_1396[15]),
        .I1(tmp8_reg_1401[15]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_8 
       (.I0(tmp6_reg_1396[14]),
        .I1(tmp8_reg_1401[14]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[15]_i_9 
       (.I0(tmp6_reg_1396[13]),
        .I1(tmp8_reg_1401[13]),
        .O(\outStream_V_data_V_1_payload_A[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_10 
       (.I0(tmp6_reg_1396[16]),
        .I1(tmp8_reg_1401[16]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_2 
       (.I0(tmp5_reg_1391[19]),
        .I1(tmp9_fu_1125_p2[19]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_3 
       (.I0(tmp5_reg_1391[18]),
        .I1(tmp9_fu_1125_p2[18]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_4 
       (.I0(tmp5_reg_1391[17]),
        .I1(tmp9_fu_1125_p2[17]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_5 
       (.I0(tmp5_reg_1391[16]),
        .I1(tmp9_fu_1125_p2[16]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_7 
       (.I0(tmp6_reg_1396[19]),
        .I1(tmp8_reg_1401[19]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_8 
       (.I0(tmp6_reg_1396[18]),
        .I1(tmp8_reg_1401[18]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[19]_i_9 
       (.I0(tmp6_reg_1396[17]),
        .I1(tmp8_reg_1401[17]),
        .O(\outStream_V_data_V_1_payload_A[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[23]_i_2 
       (.I0(tmp5_reg_1391[23]),
        .I1(tmp9_fu_1125_p2[23]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[23]_i_3 
       (.I0(tmp5_reg_1391[22]),
        .I1(tmp9_fu_1125_p2[22]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[23]_i_4 
       (.I0(tmp5_reg_1391[21]),
        .I1(tmp9_fu_1125_p2[21]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[23]_i_5 
       (.I0(tmp5_reg_1391[20]),
        .I1(tmp9_fu_1125_p2[20]),
        .O(\outStream_V_data_V_1_payload_A[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00004500)) 
    \outStream_V_data_V_1_payload_A[25]_i_1 
       (.I0(outStream_V_data_V_1_sel_wr),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I3(tmp_8_reg_1336),
        .I4(\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ),
        .O(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \outStream_V_data_V_1_payload_A[25]_i_10 
       (.I0(tmp8_reg_1401[23]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_11 
       (.I0(tmp8_reg_1401[23]),
        .I1(tmp6_reg_1396[23]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_12 
       (.I0(tmp6_reg_1396[22]),
        .I1(tmp8_reg_1401[22]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_13 
       (.I0(tmp6_reg_1396[21]),
        .I1(tmp8_reg_1401[21]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_14 
       (.I0(tmp6_reg_1396[20]),
        .I1(tmp8_reg_1401[20]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \outStream_V_data_V_1_payload_A[25]_i_2 
       (.I0(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_load_A));
  LUT1 #(
    .INIT(2'h1)) 
    \outStream_V_data_V_1_payload_A[25]_i_5 
       (.I0(tmp9_fu_1125_p2[24]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_6 
       (.I0(tmp9_fu_1125_p2[24]),
        .I1(\outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2 ),
        .O(\outStream_V_data_V_1_payload_A[25]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[25]_i_7 
       (.I0(tmp9_fu_1125_p2[24]),
        .I1(tmp5_reg_1391[24]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \outStream_V_data_V_1_payload_A[25]_i_9 
       (.I0(tmp8_reg_1401[23]),
        .I1(tmp8_reg_1401[24]),
        .O(\outStream_V_data_V_1_payload_A[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF11F100001101)) 
    \outStream_V_data_V_1_payload_A[31]_i_1 
       (.I0(\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ),
        .I1(tmp_8_reg_1336),
        .I2(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I3(outStream_V_data_V_1_ack_in),
        .I4(outStream_V_data_V_1_sel_wr),
        .I5(outStream_V_data_V_1_payload_A[31]),
        .O(\outStream_V_data_V_1_payload_A[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_10 
       (.I0(tmp6_reg_1396[0]),
        .I1(tmp8_reg_1401[0]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_2 
       (.I0(tmp5_reg_1391[3]),
        .I1(tmp9_fu_1125_p2[3]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_3 
       (.I0(tmp5_reg_1391[2]),
        .I1(tmp9_fu_1125_p2[2]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_4 
       (.I0(tmp5_reg_1391[1]),
        .I1(tmp9_fu_1125_p2[1]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_5 
       (.I0(tmp5_reg_1391[0]),
        .I1(tmp9_fu_1125_p2[0]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_7 
       (.I0(tmp6_reg_1396[3]),
        .I1(tmp8_reg_1401[3]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_8 
       (.I0(tmp6_reg_1396[2]),
        .I1(tmp8_reg_1401[2]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[3]_i_9 
       (.I0(tmp6_reg_1396[1]),
        .I1(tmp8_reg_1401[1]),
        .O(\outStream_V_data_V_1_payload_A[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_10 
       (.I0(tmp6_reg_1396[4]),
        .I1(tmp8_reg_1401[4]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_2 
       (.I0(tmp5_reg_1391[7]),
        .I1(tmp9_fu_1125_p2[7]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_3 
       (.I0(tmp5_reg_1391[6]),
        .I1(tmp9_fu_1125_p2[6]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_4 
       (.I0(tmp5_reg_1391[5]),
        .I1(tmp9_fu_1125_p2[5]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_5 
       (.I0(tmp5_reg_1391[4]),
        .I1(tmp9_fu_1125_p2[4]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_7 
       (.I0(tmp6_reg_1396[7]),
        .I1(tmp8_reg_1401[7]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_8 
       (.I0(tmp6_reg_1396[6]),
        .I1(tmp8_reg_1401[6]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \outStream_V_data_V_1_payload_A[7]_i_9 
       (.I0(tmp6_reg_1396[5]),
        .I1(tmp8_reg_1401[5]),
        .O(\outStream_V_data_V_1_payload_A[7]_i_9_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[0]),
        .Q(outStream_V_data_V_1_payload_A[0]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[10]),
        .Q(outStream_V_data_V_1_payload_A[10]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[11]),
        .Q(outStream_V_data_V_1_payload_A[11]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[11]_i_1 
       (.CI(\outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[11]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[11]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[11:8]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[11:8]),
        .S({\outStream_V_data_V_1_payload_A[11]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_5_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[11]_i_6 
       (.CI(\outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0 ,\outStream_V_data_V_1_payload_A_reg[11]_i_6_n_1 ,\outStream_V_data_V_1_payload_A_reg[11]_i_6_n_2 ,\outStream_V_data_V_1_payload_A_reg[11]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp6_reg_1396[11:8]),
        .O(tmp9_fu_1125_p2[11:8]),
        .S({\outStream_V_data_V_1_payload_A[11]_i_7_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_8_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_9_n_0 ,\outStream_V_data_V_1_payload_A[11]_i_10_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[12]),
        .Q(outStream_V_data_V_1_payload_A[12]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[13]),
        .Q(outStream_V_data_V_1_payload_A[13]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[14]),
        .Q(outStream_V_data_V_1_payload_A[14]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[15]),
        .Q(outStream_V_data_V_1_payload_A[15]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[15]_i_1 
       (.CI(\outStream_V_data_V_1_payload_A_reg[11]_i_1_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[15]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[15]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[15:12]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[15:12]),
        .S({\outStream_V_data_V_1_payload_A[15]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_5_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[15]_i_6 
       (.CI(\outStream_V_data_V_1_payload_A_reg[11]_i_6_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0 ,\outStream_V_data_V_1_payload_A_reg[15]_i_6_n_1 ,\outStream_V_data_V_1_payload_A_reg[15]_i_6_n_2 ,\outStream_V_data_V_1_payload_A_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp6_reg_1396[15:12]),
        .O(tmp9_fu_1125_p2[15:12]),
        .S({\outStream_V_data_V_1_payload_A[15]_i_7_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_8_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_9_n_0 ,\outStream_V_data_V_1_payload_A[15]_i_10_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[16]),
        .Q(outStream_V_data_V_1_payload_A[16]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[17]),
        .Q(outStream_V_data_V_1_payload_A[17]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[18]),
        .Q(outStream_V_data_V_1_payload_A[18]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[19]),
        .Q(outStream_V_data_V_1_payload_A[19]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[19]_i_1 
       (.CI(\outStream_V_data_V_1_payload_A_reg[15]_i_1_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[19]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[19]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[19:16]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[19:16]),
        .S({\outStream_V_data_V_1_payload_A[19]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_5_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[19]_i_6 
       (.CI(\outStream_V_data_V_1_payload_A_reg[15]_i_6_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0 ,\outStream_V_data_V_1_payload_A_reg[19]_i_6_n_1 ,\outStream_V_data_V_1_payload_A_reg[19]_i_6_n_2 ,\outStream_V_data_V_1_payload_A_reg[19]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp6_reg_1396[19:16]),
        .O(tmp9_fu_1125_p2[19:16]),
        .S({\outStream_V_data_V_1_payload_A[19]_i_7_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_8_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_9_n_0 ,\outStream_V_data_V_1_payload_A[19]_i_10_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[1]),
        .Q(outStream_V_data_V_1_payload_A[1]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[20]),
        .Q(outStream_V_data_V_1_payload_A[20]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[21]),
        .Q(outStream_V_data_V_1_payload_A[21]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[22]),
        .Q(outStream_V_data_V_1_payload_A[22]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[23]),
        .Q(outStream_V_data_V_1_payload_A[23]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[23]_i_1 
       (.CI(\outStream_V_data_V_1_payload_A_reg[19]_i_1_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[23]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[23]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[23:20]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[23:20]),
        .S({\outStream_V_data_V_1_payload_A[23]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[23]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[23]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[23]_i_5_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[24]),
        .Q(outStream_V_data_V_1_payload_A[24]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[25]),
        .Q(outStream_V_data_V_1_payload_A[25]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[25]_i_3 
       (.CI(\outStream_V_data_V_1_payload_A_reg[23]_i_1_n_0 ),
        .CO({\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED [3],\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ,\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_CO_UNCONNECTED [1],\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp9_fu_1125_p2[24],\outStream_V_data_V_1_payload_A[25]_i_5_n_0 }),
        .O({\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_3_O_UNCONNECTED [3:2],result_4_2_2_i_cast1_fu_1141_p1[25:24]}),
        .S({1'b0,1'b1,\outStream_V_data_V_1_payload_A[25]_i_6_n_0 ,\outStream_V_data_V_1_payload_A[25]_i_7_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[25]_i_4 
       (.CI(\outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0 ),
        .CO({\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED [3:2],\outStream_V_data_V_1_payload_A_reg[25]_i_4_n_2 ,\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp8_reg_1401[23]}),
        .O({\NLW_outStream_V_data_V_1_payload_A_reg[25]_i_4_O_UNCONNECTED [3:1],tmp9_fu_1125_p2[24]}),
        .S({1'b0,1'b0,1'b1,\outStream_V_data_V_1_payload_A[25]_i_9_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[25]_i_8 
       (.CI(\outStream_V_data_V_1_payload_A_reg[19]_i_6_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[25]_i_8_n_0 ,\outStream_V_data_V_1_payload_A_reg[25]_i_8_n_1 ,\outStream_V_data_V_1_payload_A_reg[25]_i_8_n_2 ,\outStream_V_data_V_1_payload_A_reg[25]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\outStream_V_data_V_1_payload_A[25]_i_10_n_0 ,tmp6_reg_1396[22:20]}),
        .O(tmp9_fu_1125_p2[23:20]),
        .S({\outStream_V_data_V_1_payload_A[25]_i_11_n_0 ,\outStream_V_data_V_1_payload_A[25]_i_12_n_0 ,\outStream_V_data_V_1_payload_A[25]_i_13_n_0 ,\outStream_V_data_V_1_payload_A[25]_i_14_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[2]),
        .Q(outStream_V_data_V_1_payload_A[2]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_data_V_1_payload_A[31]_i_1_n_0 ),
        .Q(outStream_V_data_V_1_payload_A[31]),
        .R(1'b0));
  FDRE \outStream_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[3]),
        .Q(outStream_V_data_V_1_payload_A[3]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[3]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[3]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[3:0]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[3:0]),
        .S({\outStream_V_data_V_1_payload_A[3]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_5_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0 ,\outStream_V_data_V_1_payload_A_reg[3]_i_6_n_1 ,\outStream_V_data_V_1_payload_A_reg[3]_i_6_n_2 ,\outStream_V_data_V_1_payload_A_reg[3]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp6_reg_1396[3:0]),
        .O(tmp9_fu_1125_p2[3:0]),
        .S({\outStream_V_data_V_1_payload_A[3]_i_7_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_8_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_9_n_0 ,\outStream_V_data_V_1_payload_A[3]_i_10_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[4]),
        .Q(outStream_V_data_V_1_payload_A[4]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[5]),
        .Q(outStream_V_data_V_1_payload_A[5]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[6]),
        .Q(outStream_V_data_V_1_payload_A[6]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[7]),
        .Q(outStream_V_data_V_1_payload_A[7]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[7]_i_1 
       (.CI(\outStream_V_data_V_1_payload_A_reg[3]_i_1_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[7]_i_1_n_0 ,\outStream_V_data_V_1_payload_A_reg[7]_i_1_n_1 ,\outStream_V_data_V_1_payload_A_reg[7]_i_1_n_2 ,\outStream_V_data_V_1_payload_A_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp5_reg_1391[7:4]),
        .O(result_4_2_2_i_cast1_fu_1141_p1[7:4]),
        .S({\outStream_V_data_V_1_payload_A[7]_i_2_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_3_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_4_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_5_n_0 }));
  CARRY4 \outStream_V_data_V_1_payload_A_reg[7]_i_6 
       (.CI(\outStream_V_data_V_1_payload_A_reg[3]_i_6_n_0 ),
        .CO({\outStream_V_data_V_1_payload_A_reg[7]_i_6_n_0 ,\outStream_V_data_V_1_payload_A_reg[7]_i_6_n_1 ,\outStream_V_data_V_1_payload_A_reg[7]_i_6_n_2 ,\outStream_V_data_V_1_payload_A_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp6_reg_1396[7:4]),
        .O(tmp9_fu_1125_p2[7:4]),
        .S({\outStream_V_data_V_1_payload_A[7]_i_7_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_8_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_9_n_0 ,\outStream_V_data_V_1_payload_A[7]_i_10_n_0 }));
  FDRE \outStream_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[8]),
        .Q(outStream_V_data_V_1_payload_A[8]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_A),
        .D(result_4_2_2_i_cast1_fu_1141_p1[9]),
        .Q(outStream_V_data_V_1_payload_A[9]),
        .R(\outStream_V_data_V_1_payload_A[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \outStream_V_data_V_1_payload_B[25]_i_1 
       (.I0(outStream_V_data_V_1_sel_wr),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I3(tmp_8_reg_1336),
        .I4(\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ),
        .O(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \outStream_V_data_V_1_payload_B[25]_i_2 
       (.I0(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_load_B));
  LUT6 #(
    .INIT(64'h11F1FFFF11010000)) 
    \outStream_V_data_V_1_payload_B[31]_i_1 
       (.I0(\outStream_V_data_V_1_payload_A_reg[25]_i_3_n_1 ),
        .I1(tmp_8_reg_1336),
        .I2(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I3(outStream_V_data_V_1_ack_in),
        .I4(outStream_V_data_V_1_sel_wr),
        .I5(outStream_V_data_V_1_payload_B[31]),
        .O(\outStream_V_data_V_1_payload_B[31]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[0]),
        .Q(outStream_V_data_V_1_payload_B[0]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[10]),
        .Q(outStream_V_data_V_1_payload_B[10]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[11]),
        .Q(outStream_V_data_V_1_payload_B[11]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[12]),
        .Q(outStream_V_data_V_1_payload_B[12]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[13]),
        .Q(outStream_V_data_V_1_payload_B[13]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[14]),
        .Q(outStream_V_data_V_1_payload_B[14]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[15]),
        .Q(outStream_V_data_V_1_payload_B[15]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[16]),
        .Q(outStream_V_data_V_1_payload_B[16]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[17]),
        .Q(outStream_V_data_V_1_payload_B[17]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[18]),
        .Q(outStream_V_data_V_1_payload_B[18]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[19]),
        .Q(outStream_V_data_V_1_payload_B[19]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[1]),
        .Q(outStream_V_data_V_1_payload_B[1]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[20]),
        .Q(outStream_V_data_V_1_payload_B[20]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[21]),
        .Q(outStream_V_data_V_1_payload_B[21]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[22]),
        .Q(outStream_V_data_V_1_payload_B[22]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[23]),
        .Q(outStream_V_data_V_1_payload_B[23]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[24]),
        .Q(outStream_V_data_V_1_payload_B[24]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[25]),
        .Q(outStream_V_data_V_1_payload_B[25]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[2]),
        .Q(outStream_V_data_V_1_payload_B[2]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_data_V_1_payload_B[31]_i_1_n_0 ),
        .Q(outStream_V_data_V_1_payload_B[31]),
        .R(1'b0));
  FDRE \outStream_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[3]),
        .Q(outStream_V_data_V_1_payload_B[3]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[4]),
        .Q(outStream_V_data_V_1_payload_B[4]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[5]),
        .Q(outStream_V_data_V_1_payload_B[5]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[6]),
        .Q(outStream_V_data_V_1_payload_B[6]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[7]),
        .Q(outStream_V_data_V_1_payload_B[7]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[8]),
        .Q(outStream_V_data_V_1_payload_B[8]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  FDRE \outStream_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(outStream_V_data_V_1_load_B),
        .D(result_4_2_2_i_cast1_fu_1141_p1[9]),
        .Q(outStream_V_data_V_1_payload_B[9]),
        .R(\outStream_V_data_V_1_payload_B[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_data_V_1_sel_rd_i_1
       (.I0(outStream_TREADY),
        .I1(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I2(outStream_V_data_V_1_sel),
        .O(outStream_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_data_V_1_sel_rd_i_1_n_0),
        .Q(outStream_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_data_V_1_sel_wr_i_1
       (.I0(p_135_in),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_V_data_V_1_sel_wr),
        .O(outStream_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_data_V_1_sel_wr_i_1_n_0),
        .Q(outStream_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_data_V_1_state[0]_i_1 
       (.I0(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_data_V_1_state[1]_i_1 
       (.I0(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_data_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_data_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_data_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_dest_V_1_state[0]_i_1 
       (.I0(outStream_TVALID),
        .I1(outStream_V_dest_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_dest_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_dest_V_1_state[1]_i_1 
       (.I0(outStream_TVALID),
        .I1(outStream_V_dest_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_dest_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(outStream_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_dest_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_dest_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_id_V_1_state[0]_i_1 
       (.I0(\outStream_V_id_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_id_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_id_V_1_state[1]_i_1 
       (.I0(\outStream_V_id_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_id_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_id_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_id_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_id_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_keep_V_1_state[0]_i_1 
       (.I0(\outStream_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_keep_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_keep_V_1_state[1]_i_1 
       (.I0(\outStream_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_keep_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_keep_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_keep_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_keep_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \outStream_V_last_V_1_payload_A[0]_i_1 
       (.I0(\outStream_V_last_V_1_payload_A[0]_i_2_n_0 ),
        .I1(\outStream_V_last_V_1_payload_A[0]_i_3_n_0 ),
        .I2(\outStream_V_last_V_1_payload_A[0]_i_4_n_0 ),
        .I3(\outStream_V_last_V_1_payload_A[0]_i_5_n_0 ),
        .I4(outStream_V_last_V_1_load_A),
        .I5(outStream_V_last_V_1_payload_A),
        .O(\outStream_V_last_V_1_payload_A[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \outStream_V_last_V_1_payload_A[0]_i_11 
       (.I0(writeCount_fu_1110_p2[7]),
        .I1(writeCount_fu_1110_p2[6]),
        .I2(writeCount_fu_1110_p2[5]),
        .I3(writeCount_fu_1110_p2[4]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outStream_V_last_V_1_payload_A[0]_i_14 
       (.I0(writeCount_fu_1110_p2[27]),
        .I1(writeCount_fu_1110_p2[26]),
        .I2(writeCount_fu_1110_p2[25]),
        .I3(writeCount_fu_1110_p2[24]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \outStream_V_last_V_1_payload_A[0]_i_16 
       (.I0(writeCount_fu_1110_p2[23]),
        .I1(writeCount_fu_1110_p2[22]),
        .I2(writeCount_fu_1110_p2[21]),
        .I3(writeCount_fu_1110_p2[20]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_18 
       (.I0(writeCount_1_fu_196_reg[12]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_19 
       (.I0(writeCount_1_fu_196_reg[11]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \outStream_V_last_V_1_payload_A[0]_i_2 
       (.I0(writeCount_fu_1110_p2[12]),
        .I1(writeCount_fu_1110_p2[13]),
        .I2(writeCount_fu_1110_p2[14]),
        .I3(writeCount_fu_1110_p2[15]),
        .I4(\outStream_V_last_V_1_payload_A[0]_i_9_n_0 ),
        .O(\outStream_V_last_V_1_payload_A[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_20 
       (.I0(writeCount_1_fu_196_reg[10]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_21 
       (.I0(writeCount_1_fu_196_reg[9]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_22 
       (.I0(writeCount_1_fu_196_reg[16]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_23 
       (.I0(writeCount_1_fu_196_reg[15]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_24 
       (.I0(writeCount_1_fu_196_reg[14]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_25 
       (.I0(writeCount_1_fu_196_reg[13]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_26 
       (.I0(writeCount_1_fu_196_reg[4]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_27 
       (.I0(writeCount_1_fu_196_reg[3]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_28 
       (.I0(writeCount_1_fu_196_reg[2]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_29 
       (.I0(writeCount_1_fu_196_reg[1]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \outStream_V_last_V_1_payload_A[0]_i_3 
       (.I0(writeCount_1_fu_196_reg[0]),
        .I1(writeCount_fu_1110_p2[2]),
        .I2(writeCount_fu_1110_p2[3]),
        .I3(writeCount_fu_1110_p2[1]),
        .I4(\outStream_V_last_V_1_payload_A[0]_i_11_n_0 ),
        .O(\outStream_V_last_V_1_payload_A[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_31 
       (.I0(writeCount_1_fu_196_reg[28]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_32 
       (.I0(writeCount_1_fu_196_reg[27]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_33 
       (.I0(writeCount_1_fu_196_reg[26]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_34 
       (.I0(writeCount_1_fu_196_reg[25]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_35 
       (.I0(writeCount_1_fu_196_reg[31]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_36 
       (.I0(writeCount_1_fu_196_reg[30]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_37 
       (.I0(writeCount_1_fu_196_reg[29]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_38 
       (.I0(writeCount_1_fu_196_reg[20]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_39 
       (.I0(writeCount_1_fu_196_reg[19]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \outStream_V_last_V_1_payload_A[0]_i_4 
       (.I0(writeCount_fu_1110_p2[28]),
        .I1(writeCount_fu_1110_p2[29]),
        .I2(writeCount_fu_1110_p2[30]),
        .I3(writeCount_fu_1110_p2[31]),
        .I4(\outStream_V_last_V_1_payload_A[0]_i_14_n_0 ),
        .O(\outStream_V_last_V_1_payload_A[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_40 
       (.I0(writeCount_1_fu_196_reg[18]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_41 
       (.I0(writeCount_1_fu_196_reg[17]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_42 
       (.I0(writeCount_1_fu_196_reg[8]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_43 
       (.I0(writeCount_1_fu_196_reg[7]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_44 
       (.I0(writeCount_1_fu_196_reg[6]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_45 
       (.I0(writeCount_1_fu_196_reg[5]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_46 
       (.I0(writeCount_1_fu_196_reg[24]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_47 
       (.I0(writeCount_1_fu_196_reg[23]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_48 
       (.I0(writeCount_1_fu_196_reg[22]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \outStream_V_last_V_1_payload_A[0]_i_49 
       (.I0(writeCount_1_fu_196_reg[21]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \outStream_V_last_V_1_payload_A[0]_i_5 
       (.I0(writeCount_fu_1110_p2[18]),
        .I1(writeCount_fu_1110_p2[19]),
        .I2(writeCount_fu_1110_p2[16]),
        .I3(writeCount_fu_1110_p2[17]),
        .I4(\outStream_V_last_V_1_payload_A[0]_i_16_n_0 ),
        .O(\outStream_V_last_V_1_payload_A[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \outStream_V_last_V_1_payload_A[0]_i_6 
       (.I0(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_last_V_1_ack_in),
        .I2(outStream_V_last_V_1_sel_wr),
        .O(outStream_V_last_V_1_load_A));
  LUT4 #(
    .INIT(16'h0100)) 
    \outStream_V_last_V_1_payload_A[0]_i_9 
       (.I0(writeCount_fu_1110_p2[11]),
        .I1(writeCount_fu_1110_p2[10]),
        .I2(writeCount_fu_1110_p2[8]),
        .I3(writeCount_fu_1110_p2[9]),
        .O(\outStream_V_last_V_1_payload_A[0]_i_9_n_0 ));
  FDRE \outStream_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(outStream_V_last_V_1_payload_A),
        .R(1'b0));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_10_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_10_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_10_n_3 }),
        .CYINIT(writeCount_1_fu_196_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[4:1]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_26_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_27_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_28_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_29_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_12 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_30_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_12_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_12_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[28:25]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_31_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_32_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_33_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_34_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_13 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_12_n_0 ),
        .CO({\NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_CO_UNCONNECTED [3:2],\outStream_V_last_V_1_payload_A_reg[0]_i_13_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_outStream_V_last_V_1_payload_A_reg[0]_i_13_O_UNCONNECTED [3],writeCount_fu_1110_p2[31:29]}),
        .S({1'b0,\outStream_V_last_V_1_payload_A[0]_i_35_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_36_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_37_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_15 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_15_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_15_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[20:17]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_38_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_39_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_40_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_41_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_17 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_10_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_17_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_17_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_17_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[8:5]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_42_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_43_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_44_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_45_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_30 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_15_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_30_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_30_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_30_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[24:21]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_46_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_47_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_48_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_49_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_7 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_17_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_7_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_7_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[12:9]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_18_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_19_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_20_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_21_n_0 }));
  CARRY4 \outStream_V_last_V_1_payload_A_reg[0]_i_8 
       (.CI(\outStream_V_last_V_1_payload_A_reg[0]_i_7_n_0 ),
        .CO({\outStream_V_last_V_1_payload_A_reg[0]_i_8_n_0 ,\outStream_V_last_V_1_payload_A_reg[0]_i_8_n_1 ,\outStream_V_last_V_1_payload_A_reg[0]_i_8_n_2 ,\outStream_V_last_V_1_payload_A_reg[0]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(writeCount_fu_1110_p2[16:13]),
        .S({\outStream_V_last_V_1_payload_A[0]_i_22_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_23_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_24_n_0 ,\outStream_V_last_V_1_payload_A[0]_i_25_n_0 }));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \outStream_V_last_V_1_payload_B[0]_i_1 
       (.I0(\outStream_V_last_V_1_payload_A[0]_i_2_n_0 ),
        .I1(\outStream_V_last_V_1_payload_A[0]_i_3_n_0 ),
        .I2(\outStream_V_last_V_1_payload_A[0]_i_4_n_0 ),
        .I3(\outStream_V_last_V_1_payload_A[0]_i_5_n_0 ),
        .I4(outStream_V_last_V_1_load_B),
        .I5(outStream_V_last_V_1_payload_B),
        .O(\outStream_V_last_V_1_payload_B[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \outStream_V_last_V_1_payload_B[0]_i_2 
       (.I0(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_last_V_1_ack_in),
        .I2(outStream_V_last_V_1_sel_wr),
        .O(outStream_V_last_V_1_load_B));
  FDRE \outStream_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(outStream_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_last_V_1_sel_rd_i_1
       (.I0(outStream_TREADY),
        .I1(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .I2(outStream_V_last_V_1_sel),
        .O(outStream_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_last_V_1_sel_rd_i_1_n_0),
        .Q(outStream_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h78)) 
    outStream_V_last_V_1_sel_wr_i_1
       (.I0(p_135_in),
        .I1(outStream_V_last_V_1_ack_in),
        .I2(outStream_V_last_V_1_sel_wr),
        .O(outStream_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    outStream_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(outStream_V_last_V_1_sel_wr_i_1_n_0),
        .Q(outStream_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_last_V_1_state[0]_i_1 
       (.I0(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_last_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_last_V_1_state[1]_i_1 
       (.I0(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_last_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_last_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_strb_V_1_state[0]_i_1 
       (.I0(\outStream_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_strb_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_strb_V_1_state[1]_i_1 
       (.I0(\outStream_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_strb_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_strb_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_strb_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_strb_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE2EA0000)) 
    \outStream_V_user_V_1_state[0]_i_1 
       (.I0(\outStream_V_user_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_user_V_1_ack_in),
        .I2(p_135_in),
        .I3(outStream_TREADY),
        .I4(ap_rst_n),
        .O(\outStream_V_user_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \outStream_V_user_V_1_state[1]_i_1 
       (.I0(\outStream_V_user_V_1_state_reg_n_0_[0] ),
        .I1(outStream_V_user_V_1_ack_in),
        .I2(outStream_TREADY),
        .I3(p_135_in),
        .O(\outStream_V_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\outStream_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \outStream_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\outStream_V_user_V_1_state[1]_i_1_n_0 ),
        .Q(outStream_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    \p_i_reg_1355[0]_i_1 
       (.I0(grp_fixed_point_mul_fu_588_n_25),
        .I1(exitcond_flatten8_fu_820_p2),
        .O(lineBuffer_0_addr_2_reg_13590));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \p_i_reg_1355[0]_i_2 
       (.I0(\p_i_reg_1355[0]_i_3_n_0 ),
        .I1(\p_i_reg_1355[0]_i_4_n_0 ),
        .I2(y_assign_reg_473_reg__0[4]),
        .I3(y_assign_reg_473_reg__0[3]),
        .O(p_i_fu_930_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888881)) 
    \p_i_reg_1355[0]_i_3 
       (.I0(x_assign_reg_484[3]),
        .I1(x_assign_reg_484[4]),
        .I2(x_assign_reg_484[1]),
        .I3(x_assign_reg_484[0]),
        .I4(x_assign_reg_484[2]),
        .I5(\p_i_reg_1355[0]_i_5_n_0 ),
        .O(\p_i_reg_1355[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \p_i_reg_1355[0]_i_4 
       (.I0(x_assign_reg_484[0]),
        .I1(x_assign_reg_484[1]),
        .I2(x_assign_reg_484[2]),
        .I3(x_assign_reg_484[4]),
        .I4(x_assign_reg_484[3]),
        .O(\p_i_reg_1355[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404001)) 
    \p_i_reg_1355[0]_i_5 
       (.I0(\p_i_reg_1355[0]_i_4_n_0 ),
        .I1(y_assign_reg_473_reg__0[4]),
        .I2(y_assign_reg_473_reg__0[3]),
        .I3(y_assign_reg_473_reg__0[2]),
        .I4(y_assign_reg_473_reg__0[1]),
        .I5(y_assign_reg_473_reg__0[0]),
        .O(\p_i_reg_1355[0]_i_5_n_0 ));
  FDRE \p_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(p_i_fu_930_p2),
        .Q(p_i_reg_1355),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \readCount_1_fu_200[0]_i_1 
       (.I0(tmp_5_fu_939_p2),
        .I1(\x_assign_reg_484[4]_i_4_n_0 ),
        .I2(ap_CS_fsm_state10),
        .O(readCount_1_fu_200));
  LUT2 #(
    .INIT(4'h2)) 
    \readCount_1_fu_200[0]_i_2 
       (.I0(tmp_5_fu_939_p2),
        .I1(\x_assign_reg_484[4]_i_4_n_0 ),
        .O(readCount_1_fu_2000));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[0]_i_4 
       (.I0(readCount_1_fu_200_reg[3]),
        .O(\readCount_1_fu_200[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[0]_i_5 
       (.I0(readCount_1_fu_200_reg[2]),
        .O(\readCount_1_fu_200[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[0]_i_6 
       (.I0(\readCount_1_fu_200_reg_n_0_[1] ),
        .O(\readCount_1_fu_200[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \readCount_1_fu_200[0]_i_7 
       (.I0(\readCount_1_fu_200_reg_n_0_[0] ),
        .O(\readCount_1_fu_200[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[12]_i_2 
       (.I0(readCount_1_fu_200_reg[15]),
        .O(\readCount_1_fu_200[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[12]_i_3 
       (.I0(readCount_1_fu_200_reg[14]),
        .O(\readCount_1_fu_200[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[12]_i_4 
       (.I0(readCount_1_fu_200_reg[13]),
        .O(\readCount_1_fu_200[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[12]_i_5 
       (.I0(readCount_1_fu_200_reg[12]),
        .O(\readCount_1_fu_200[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[16]_i_2 
       (.I0(readCount_1_fu_200_reg[19]),
        .O(\readCount_1_fu_200[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[16]_i_3 
       (.I0(readCount_1_fu_200_reg[18]),
        .O(\readCount_1_fu_200[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[16]_i_4 
       (.I0(readCount_1_fu_200_reg[17]),
        .O(\readCount_1_fu_200[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[16]_i_5 
       (.I0(readCount_1_fu_200_reg[16]),
        .O(\readCount_1_fu_200[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[20]_i_2 
       (.I0(readCount_1_fu_200_reg[23]),
        .O(\readCount_1_fu_200[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[20]_i_3 
       (.I0(readCount_1_fu_200_reg[22]),
        .O(\readCount_1_fu_200[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[20]_i_4 
       (.I0(readCount_1_fu_200_reg[21]),
        .O(\readCount_1_fu_200[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[20]_i_5 
       (.I0(readCount_1_fu_200_reg[20]),
        .O(\readCount_1_fu_200[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[24]_i_2 
       (.I0(readCount_1_fu_200_reg[27]),
        .O(\readCount_1_fu_200[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[24]_i_3 
       (.I0(readCount_1_fu_200_reg[26]),
        .O(\readCount_1_fu_200[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[24]_i_4 
       (.I0(readCount_1_fu_200_reg[25]),
        .O(\readCount_1_fu_200[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[24]_i_5 
       (.I0(readCount_1_fu_200_reg[24]),
        .O(\readCount_1_fu_200[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[28]_i_2 
       (.I0(readCount_1_fu_200_reg[31]),
        .O(\readCount_1_fu_200[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[28]_i_3 
       (.I0(readCount_1_fu_200_reg[30]),
        .O(\readCount_1_fu_200[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[28]_i_4 
       (.I0(readCount_1_fu_200_reg[29]),
        .O(\readCount_1_fu_200[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[28]_i_5 
       (.I0(readCount_1_fu_200_reg[28]),
        .O(\readCount_1_fu_200[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[4]_i_2 
       (.I0(readCount_1_fu_200_reg[7]),
        .O(\readCount_1_fu_200[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[4]_i_3 
       (.I0(readCount_1_fu_200_reg[6]),
        .O(\readCount_1_fu_200[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[4]_i_4 
       (.I0(readCount_1_fu_200_reg[5]),
        .O(\readCount_1_fu_200[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[4]_i_5 
       (.I0(readCount_1_fu_200_reg[4]),
        .O(\readCount_1_fu_200[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[8]_i_2 
       (.I0(readCount_1_fu_200_reg[11]),
        .O(\readCount_1_fu_200[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[8]_i_3 
       (.I0(readCount_1_fu_200_reg[10]),
        .O(\readCount_1_fu_200[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[8]_i_4 
       (.I0(readCount_1_fu_200_reg[9]),
        .O(\readCount_1_fu_200[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \readCount_1_fu_200[8]_i_5 
       (.I0(readCount_1_fu_200_reg[8]),
        .O(\readCount_1_fu_200[8]_i_5_n_0 ));
  FDRE \readCount_1_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[0]_i_3_n_7 ),
        .Q(\readCount_1_fu_200_reg_n_0_[0] ),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\readCount_1_fu_200_reg[0]_i_3_n_0 ,\readCount_1_fu_200_reg[0]_i_3_n_1 ,\readCount_1_fu_200_reg[0]_i_3_n_2 ,\readCount_1_fu_200_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\readCount_1_fu_200_reg[0]_i_3_n_4 ,\readCount_1_fu_200_reg[0]_i_3_n_5 ,\readCount_1_fu_200_reg[0]_i_3_n_6 ,\readCount_1_fu_200_reg[0]_i_3_n_7 }),
        .S({\readCount_1_fu_200[0]_i_4_n_0 ,\readCount_1_fu_200[0]_i_5_n_0 ,\readCount_1_fu_200[0]_i_6_n_0 ,\readCount_1_fu_200[0]_i_7_n_0 }));
  FDRE \readCount_1_fu_200_reg[10] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[8]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[10]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[11] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[8]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[11]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[12] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[12]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[12]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[12]_i_1 
       (.CI(\readCount_1_fu_200_reg[8]_i_1_n_0 ),
        .CO({\readCount_1_fu_200_reg[12]_i_1_n_0 ,\readCount_1_fu_200_reg[12]_i_1_n_1 ,\readCount_1_fu_200_reg[12]_i_1_n_2 ,\readCount_1_fu_200_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[12]_i_1_n_4 ,\readCount_1_fu_200_reg[12]_i_1_n_5 ,\readCount_1_fu_200_reg[12]_i_1_n_6 ,\readCount_1_fu_200_reg[12]_i_1_n_7 }),
        .S({\readCount_1_fu_200[12]_i_2_n_0 ,\readCount_1_fu_200[12]_i_3_n_0 ,\readCount_1_fu_200[12]_i_4_n_0 ,\readCount_1_fu_200[12]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[13] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[12]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[13]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[14] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[12]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[14]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[15] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[12]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[15]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[16] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[16]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[16]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[16]_i_1 
       (.CI(\readCount_1_fu_200_reg[12]_i_1_n_0 ),
        .CO({\readCount_1_fu_200_reg[16]_i_1_n_0 ,\readCount_1_fu_200_reg[16]_i_1_n_1 ,\readCount_1_fu_200_reg[16]_i_1_n_2 ,\readCount_1_fu_200_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[16]_i_1_n_4 ,\readCount_1_fu_200_reg[16]_i_1_n_5 ,\readCount_1_fu_200_reg[16]_i_1_n_6 ,\readCount_1_fu_200_reg[16]_i_1_n_7 }),
        .S({\readCount_1_fu_200[16]_i_2_n_0 ,\readCount_1_fu_200[16]_i_3_n_0 ,\readCount_1_fu_200[16]_i_4_n_0 ,\readCount_1_fu_200[16]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[17] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[16]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[17]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[18] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[16]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[18]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[19] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[16]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[19]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[0]_i_3_n_6 ),
        .Q(\readCount_1_fu_200_reg_n_0_[1] ),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[20] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[20]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[20]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[20]_i_1 
       (.CI(\readCount_1_fu_200_reg[16]_i_1_n_0 ),
        .CO({\readCount_1_fu_200_reg[20]_i_1_n_0 ,\readCount_1_fu_200_reg[20]_i_1_n_1 ,\readCount_1_fu_200_reg[20]_i_1_n_2 ,\readCount_1_fu_200_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[20]_i_1_n_4 ,\readCount_1_fu_200_reg[20]_i_1_n_5 ,\readCount_1_fu_200_reg[20]_i_1_n_6 ,\readCount_1_fu_200_reg[20]_i_1_n_7 }),
        .S({\readCount_1_fu_200[20]_i_2_n_0 ,\readCount_1_fu_200[20]_i_3_n_0 ,\readCount_1_fu_200[20]_i_4_n_0 ,\readCount_1_fu_200[20]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[21] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[20]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[21]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[22] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[20]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[22]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[23] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[20]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[23]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[24] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[24]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[24]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[24]_i_1 
       (.CI(\readCount_1_fu_200_reg[20]_i_1_n_0 ),
        .CO({\readCount_1_fu_200_reg[24]_i_1_n_0 ,\readCount_1_fu_200_reg[24]_i_1_n_1 ,\readCount_1_fu_200_reg[24]_i_1_n_2 ,\readCount_1_fu_200_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[24]_i_1_n_4 ,\readCount_1_fu_200_reg[24]_i_1_n_5 ,\readCount_1_fu_200_reg[24]_i_1_n_6 ,\readCount_1_fu_200_reg[24]_i_1_n_7 }),
        .S({\readCount_1_fu_200[24]_i_2_n_0 ,\readCount_1_fu_200[24]_i_3_n_0 ,\readCount_1_fu_200[24]_i_4_n_0 ,\readCount_1_fu_200[24]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[25] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[24]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[25]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[26] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[24]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[26]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[27] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[24]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[27]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[28] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[28]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[28]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[28]_i_1 
       (.CI(\readCount_1_fu_200_reg[24]_i_1_n_0 ),
        .CO({\NLW_readCount_1_fu_200_reg[28]_i_1_CO_UNCONNECTED [3],\readCount_1_fu_200_reg[28]_i_1_n_1 ,\readCount_1_fu_200_reg[28]_i_1_n_2 ,\readCount_1_fu_200_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[28]_i_1_n_4 ,\readCount_1_fu_200_reg[28]_i_1_n_5 ,\readCount_1_fu_200_reg[28]_i_1_n_6 ,\readCount_1_fu_200_reg[28]_i_1_n_7 }),
        .S({\readCount_1_fu_200[28]_i_2_n_0 ,\readCount_1_fu_200[28]_i_3_n_0 ,\readCount_1_fu_200[28]_i_4_n_0 ,\readCount_1_fu_200[28]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[29] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[28]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[29]),
        .R(readCount_1_fu_200));
  FDSE \readCount_1_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[0]_i_3_n_5 ),
        .Q(readCount_1_fu_200_reg[2]),
        .S(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[30] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[28]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[30]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[31] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[28]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[31]),
        .R(readCount_1_fu_200));
  FDSE \readCount_1_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[0]_i_3_n_4 ),
        .Q(readCount_1_fu_200_reg[3]),
        .S(readCount_1_fu_200));
  FDSE \readCount_1_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[4]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[4]),
        .S(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[4]_i_1 
       (.CI(\readCount_1_fu_200_reg[0]_i_3_n_0 ),
        .CO({\readCount_1_fu_200_reg[4]_i_1_n_0 ,\readCount_1_fu_200_reg[4]_i_1_n_1 ,\readCount_1_fu_200_reg[4]_i_1_n_2 ,\readCount_1_fu_200_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[4]_i_1_n_4 ,\readCount_1_fu_200_reg[4]_i_1_n_5 ,\readCount_1_fu_200_reg[4]_i_1_n_6 ,\readCount_1_fu_200_reg[4]_i_1_n_7 }),
        .S({\readCount_1_fu_200[4]_i_2_n_0 ,\readCount_1_fu_200[4]_i_3_n_0 ,\readCount_1_fu_200[4]_i_4_n_0 ,\readCount_1_fu_200[4]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[4]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[5]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[4]_i_1_n_5 ),
        .Q(readCount_1_fu_200_reg[6]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[4]_i_1_n_4 ),
        .Q(readCount_1_fu_200_reg[7]),
        .R(readCount_1_fu_200));
  FDRE \readCount_1_fu_200_reg[8] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[8]_i_1_n_7 ),
        .Q(readCount_1_fu_200_reg[8]),
        .R(readCount_1_fu_200));
  CARRY4 \readCount_1_fu_200_reg[8]_i_1 
       (.CI(\readCount_1_fu_200_reg[4]_i_1_n_0 ),
        .CO({\readCount_1_fu_200_reg[8]_i_1_n_0 ,\readCount_1_fu_200_reg[8]_i_1_n_1 ,\readCount_1_fu_200_reg[8]_i_1_n_2 ,\readCount_1_fu_200_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\readCount_1_fu_200_reg[8]_i_1_n_4 ,\readCount_1_fu_200_reg[8]_i_1_n_5 ,\readCount_1_fu_200_reg[8]_i_1_n_6 ,\readCount_1_fu_200_reg[8]_i_1_n_7 }),
        .S({\readCount_1_fu_200[8]_i_2_n_0 ,\readCount_1_fu_200[8]_i_3_n_0 ,\readCount_1_fu_200[8]_i_4_n_0 ,\readCount_1_fu_200[8]_i_5_n_0 }));
  FDRE \readCount_1_fu_200_reg[9] 
       (.C(ap_clk),
        .CE(readCount_1_fu_2000),
        .D(\readCount_1_fu_200_reg[8]_i_1_n_6 ),
        .Q(readCount_1_fu_200_reg[9]),
        .R(readCount_1_fu_200));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[11]_i_3 
       (.I0(tmp1_fu_1031_p2[11]),
        .I1(tmp4_fu_1049_p2[11]),
        .O(\tmp5_reg_1391[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[11]_i_4 
       (.I0(tmp1_fu_1031_p2[10]),
        .I1(tmp4_fu_1049_p2[10]),
        .O(\tmp5_reg_1391[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[11]_i_5 
       (.I0(tmp1_fu_1031_p2[9]),
        .I1(tmp4_fu_1049_p2[9]),
        .O(\tmp5_reg_1391[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[11]_i_6 
       (.I0(tmp1_fu_1031_p2[8]),
        .I1(tmp4_fu_1049_p2[8]),
        .O(\tmp5_reg_1391[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[15]_i_3 
       (.I0(tmp1_fu_1031_p2[15]),
        .I1(tmp4_fu_1049_p2[15]),
        .O(\tmp5_reg_1391[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[15]_i_4 
       (.I0(tmp1_fu_1031_p2[14]),
        .I1(tmp4_fu_1049_p2[14]),
        .O(\tmp5_reg_1391[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[15]_i_5 
       (.I0(tmp1_fu_1031_p2[13]),
        .I1(tmp4_fu_1049_p2[13]),
        .O(\tmp5_reg_1391[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[15]_i_6 
       (.I0(tmp1_fu_1031_p2[12]),
        .I1(tmp4_fu_1049_p2[12]),
        .O(\tmp5_reg_1391[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[19]_i_3 
       (.I0(tmp1_fu_1031_p2[19]),
        .I1(tmp4_fu_1049_p2[19]),
        .O(\tmp5_reg_1391[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[19]_i_4 
       (.I0(tmp1_fu_1031_p2[18]),
        .I1(tmp4_fu_1049_p2[18]),
        .O(\tmp5_reg_1391[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[19]_i_5 
       (.I0(tmp1_fu_1031_p2[17]),
        .I1(tmp4_fu_1049_p2[17]),
        .O(\tmp5_reg_1391[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[19]_i_6 
       (.I0(tmp1_fu_1031_p2[16]),
        .I1(tmp4_fu_1049_p2[16]),
        .O(\tmp5_reg_1391[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_4 
       (.I0(tmp1_fu_1031_p2[22]),
        .I1(tmp4_fu_1049_p2[22]),
        .O(\tmp5_reg_1391[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_5 
       (.I0(tmp1_fu_1031_p2[21]),
        .I1(tmp4_fu_1049_p2[21]),
        .O(\tmp5_reg_1391[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_6 
       (.I0(tmp1_fu_1031_p2[20]),
        .I1(tmp4_fu_1049_p2[20]),
        .O(\tmp5_reg_1391[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_3 
       (.I0(tmp1_fu_1031_p2[3]),
        .I1(tmp4_fu_1049_p2[3]),
        .O(\tmp5_reg_1391[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_4 
       (.I0(tmp1_fu_1031_p2[2]),
        .I1(tmp4_fu_1049_p2[2]),
        .O(\tmp5_reg_1391[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_5 
       (.I0(tmp1_fu_1031_p2[1]),
        .I1(tmp4_fu_1049_p2[1]),
        .O(\tmp5_reg_1391[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_6 
       (.I0(tmp1_fu_1031_p2[0]),
        .I1(tmp4_fu_1049_p2[0]),
        .O(\tmp5_reg_1391[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[7]_i_3 
       (.I0(tmp1_fu_1031_p2[7]),
        .I1(tmp4_fu_1049_p2[7]),
        .O(\tmp5_reg_1391[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[7]_i_4 
       (.I0(tmp1_fu_1031_p2[6]),
        .I1(tmp4_fu_1049_p2[6]),
        .O(\tmp5_reg_1391[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[7]_i_5 
       (.I0(tmp1_fu_1031_p2[5]),
        .I1(tmp4_fu_1049_p2[5]),
        .O(\tmp5_reg_1391[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[7]_i_6 
       (.I0(tmp1_fu_1031_p2[4]),
        .I1(tmp4_fu_1049_p2[4]),
        .O(\tmp5_reg_1391[7]_i_6_n_0 ));
  FDRE \tmp5_reg_1391_reg[0] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[0]),
        .Q(tmp5_reg_1391[0]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[10] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[10]),
        .Q(tmp5_reg_1391[10]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[11] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[11]),
        .Q(tmp5_reg_1391[11]),
        .R(1'b0));
  CARRY4 \tmp5_reg_1391_reg[11]_i_1 
       (.CI(\tmp5_reg_1391_reg[7]_i_1_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_1_n_0 ,\tmp5_reg_1391_reg[11]_i_1_n_1 ,\tmp5_reg_1391_reg[11]_i_1_n_2 ,\tmp5_reg_1391_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp1_fu_1031_p2[11:8]),
        .O(tmp5_fu_1059_p2[11:8]),
        .S({\tmp5_reg_1391[11]_i_3_n_0 ,\tmp5_reg_1391[11]_i_4_n_0 ,\tmp5_reg_1391[11]_i_5_n_0 ,\tmp5_reg_1391[11]_i_6_n_0 }));
  FDRE \tmp5_reg_1391_reg[12] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[12]),
        .Q(tmp5_reg_1391[12]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[13] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[13]),
        .Q(tmp5_reg_1391[13]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[14] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[14]),
        .Q(tmp5_reg_1391[14]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[15] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[15]),
        .Q(tmp5_reg_1391[15]),
        .R(1'b0));
  CARRY4 \tmp5_reg_1391_reg[15]_i_1 
       (.CI(\tmp5_reg_1391_reg[11]_i_1_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_1_n_0 ,\tmp5_reg_1391_reg[15]_i_1_n_1 ,\tmp5_reg_1391_reg[15]_i_1_n_2 ,\tmp5_reg_1391_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp1_fu_1031_p2[15:12]),
        .O(tmp5_fu_1059_p2[15:12]),
        .S({\tmp5_reg_1391[15]_i_3_n_0 ,\tmp5_reg_1391[15]_i_4_n_0 ,\tmp5_reg_1391[15]_i_5_n_0 ,\tmp5_reg_1391[15]_i_6_n_0 }));
  FDRE \tmp5_reg_1391_reg[16] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[16]),
        .Q(tmp5_reg_1391[16]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[17] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[17]),
        .Q(tmp5_reg_1391[17]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[18] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[18]),
        .Q(tmp5_reg_1391[18]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[19] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[19]),
        .Q(tmp5_reg_1391[19]),
        .R(1'b0));
  CARRY4 \tmp5_reg_1391_reg[19]_i_1 
       (.CI(\tmp5_reg_1391_reg[15]_i_1_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_1_n_0 ,\tmp5_reg_1391_reg[19]_i_1_n_1 ,\tmp5_reg_1391_reg[19]_i_1_n_2 ,\tmp5_reg_1391_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp1_fu_1031_p2[19:16]),
        .O(tmp5_fu_1059_p2[19:16]),
        .S({\tmp5_reg_1391[19]_i_3_n_0 ,\tmp5_reg_1391[19]_i_4_n_0 ,\tmp5_reg_1391[19]_i_5_n_0 ,\tmp5_reg_1391[19]_i_6_n_0 }));
  FDRE \tmp5_reg_1391_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[1]),
        .Q(tmp5_reg_1391[1]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[20] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[20]),
        .Q(tmp5_reg_1391[20]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[21] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[21]),
        .Q(tmp5_reg_1391[21]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[22] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[22]),
        .Q(tmp5_reg_1391[22]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[23] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[23]),
        .Q(tmp5_reg_1391[23]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[24] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[24]),
        .Q(tmp5_reg_1391[24]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[2]),
        .Q(tmp5_reg_1391[2]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[3]),
        .Q(tmp5_reg_1391[3]),
        .R(1'b0));
  CARRY4 \tmp5_reg_1391_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[3]_i_1_n_0 ,\tmp5_reg_1391_reg[3]_i_1_n_1 ,\tmp5_reg_1391_reg[3]_i_1_n_2 ,\tmp5_reg_1391_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp1_fu_1031_p2[3:0]),
        .O(tmp5_fu_1059_p2[3:0]),
        .S({\tmp5_reg_1391[3]_i_3_n_0 ,\tmp5_reg_1391[3]_i_4_n_0 ,\tmp5_reg_1391[3]_i_5_n_0 ,\tmp5_reg_1391[3]_i_6_n_0 }));
  FDRE \tmp5_reg_1391_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[4]),
        .Q(tmp5_reg_1391[4]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[5]),
        .Q(tmp5_reg_1391[5]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[6]),
        .Q(tmp5_reg_1391[6]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[7]),
        .Q(tmp5_reg_1391[7]),
        .R(1'b0));
  CARRY4 \tmp5_reg_1391_reg[7]_i_1 
       (.CI(\tmp5_reg_1391_reg[3]_i_1_n_0 ),
        .CO({\tmp5_reg_1391_reg[7]_i_1_n_0 ,\tmp5_reg_1391_reg[7]_i_1_n_1 ,\tmp5_reg_1391_reg[7]_i_1_n_2 ,\tmp5_reg_1391_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp1_fu_1031_p2[7:4]),
        .O(tmp5_fu_1059_p2[7:4]),
        .S({\tmp5_reg_1391[7]_i_3_n_0 ,\tmp5_reg_1391[7]_i_4_n_0 ,\tmp5_reg_1391[7]_i_5_n_0 ,\tmp5_reg_1391[7]_i_6_n_0 }));
  FDRE \tmp5_reg_1391_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[8]),
        .Q(tmp5_reg_1391[8]),
        .R(1'b0));
  FDRE \tmp5_reg_1391_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp5_fu_1059_p2[9]),
        .Q(tmp5_reg_1391[9]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[0] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[0]),
        .Q(tmp6_reg_1396[0]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[10] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[10]),
        .Q(tmp6_reg_1396[10]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[11] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[11]),
        .Q(tmp6_reg_1396[11]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[12] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[12]),
        .Q(tmp6_reg_1396[12]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[13] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[13]),
        .Q(tmp6_reg_1396[13]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[14] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[14]),
        .Q(tmp6_reg_1396[14]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[15] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[15]),
        .Q(tmp6_reg_1396[15]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[16] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[16]),
        .Q(tmp6_reg_1396[16]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[17] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[17]),
        .Q(tmp6_reg_1396[17]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[18] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[18]),
        .Q(tmp6_reg_1396[18]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[19] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[19]),
        .Q(tmp6_reg_1396[19]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[1]),
        .Q(tmp6_reg_1396[1]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[20] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[20]),
        .Q(tmp6_reg_1396[20]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[21] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[21]),
        .Q(tmp6_reg_1396[21]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[22] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[22]),
        .Q(tmp6_reg_1396[22]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[23] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[23]),
        .Q(tmp6_reg_1396[23]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[2]),
        .Q(tmp6_reg_1396[2]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[3]),
        .Q(tmp6_reg_1396[3]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[4]),
        .Q(tmp6_reg_1396[4]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[5]),
        .Q(tmp6_reg_1396[5]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[6]),
        .Q(tmp6_reg_1396[6]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[7]),
        .Q(tmp6_reg_1396[7]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[8]),
        .Q(tmp6_reg_1396[8]),
        .R(1'b0));
  FDRE \tmp6_reg_1396_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp6_fu_1073_p2[9]),
        .Q(tmp6_reg_1396[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_3 
       (.I0(tmp7_fu_1087_p2[22]),
        .O(\tmp8_reg_1401[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp8_reg_1401[24]_i_1 
       (.I0(ap_NS_fsm6),
        .I1(ap_pipeline_reg_pp3_iter7_p_i_reg_1355),
        .O(tmp5_reg_13910));
  FDRE \tmp8_reg_1401_reg[0] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[0]),
        .Q(tmp8_reg_1401[0]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[10] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[10]),
        .Q(tmp8_reg_1401[10]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[11] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[11]),
        .Q(tmp8_reg_1401[11]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[12] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[12]),
        .Q(tmp8_reg_1401[12]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[13] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[13]),
        .Q(tmp8_reg_1401[13]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[14] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[14]),
        .Q(tmp8_reg_1401[14]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[15] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[15]),
        .Q(tmp8_reg_1401[15]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[16] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[16]),
        .Q(tmp8_reg_1401[16]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[17] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[17]),
        .Q(tmp8_reg_1401[17]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[18] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[18]),
        .Q(tmp8_reg_1401[18]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[19] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[19]),
        .Q(tmp8_reg_1401[19]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[1] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[1]),
        .Q(tmp8_reg_1401[1]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[20] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[20]),
        .Q(tmp8_reg_1401[20]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[21] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[21]),
        .Q(tmp8_reg_1401[21]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[22] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[22]),
        .Q(tmp8_reg_1401[22]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[23] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[23]),
        .Q(tmp8_reg_1401[23]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[24] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[24]),
        .Q(tmp8_reg_1401[24]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[2] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[2]),
        .Q(tmp8_reg_1401[2]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[3] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[3]),
        .Q(tmp8_reg_1401[3]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[4] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[4]),
        .Q(tmp8_reg_1401[4]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[5] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[5]),
        .Q(tmp8_reg_1401[5]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[6] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[6]),
        .Q(tmp8_reg_1401[6]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[7] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[7]),
        .Q(tmp8_reg_1401[7]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[8] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[8]),
        .Q(tmp8_reg_1401[8]),
        .R(1'b0));
  FDRE \tmp8_reg_1401_reg[9] 
       (.C(ap_clk),
        .CE(tmp5_reg_13910),
        .D(tmp8_fu_1101_p2[9]),
        .Q(tmp8_reg_1401[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7778FFFF88780000)) 
    \tmp_2_mid2_v_reg_1227[0]_i_1 
       (.I0(x4_reg_451[0]),
        .I1(x4_reg_451[1]),
        .I2(y3_reg_404[0]),
        .I3(y3_phi_fu_408_p41),
        .I4(indvar_flatten_reg_3930),
        .I5(tmp_2_mid2_v_reg_1227[0]),
        .O(\tmp_2_mid2_v_reg_1227[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD2FFFF22D20000)) 
    \tmp_2_mid2_v_reg_1227[1]_i_1 
       (.I0(y3_phi_fu_408_p4),
        .I1(\tmp_2_mid2_v_reg_1227[1]_i_3_n_0 ),
        .I2(y3_reg_404[1]),
        .I3(y3_phi_fu_408_p41),
        .I4(indvar_flatten_reg_3930),
        .I5(tmp_2_mid2_v_reg_1227[1]),
        .O(\tmp_2_mid2_v_reg_1227[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_2_mid2_v_reg_1227[1]_i_2 
       (.I0(tmp_2_mid2_v_reg_1227[0]),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(exitcond_flatten_reg_1218),
        .I4(y3_reg_404[0]),
        .O(y3_phi_fu_408_p4));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp_2_mid2_v_reg_1227[1]_i_3 
       (.I0(x4_reg_451[1]),
        .I1(x4_reg_451[0]),
        .O(\tmp_2_mid2_v_reg_1227[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_2_mid2_v_reg_1227[1]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(exitcond_flatten_reg_1218),
        .O(y3_phi_fu_408_p41));
  FDRE \tmp_2_mid2_v_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_mid2_v_reg_1227[0]_i_1_n_0 ),
        .Q(tmp_2_mid2_v_reg_1227[0]),
        .R(1'b0));
  FDRE \tmp_2_mid2_v_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_mid2_v_reg_1227[1]_i_1_n_0 ),
        .Q(tmp_2_mid2_v_reg_1227[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_10 
       (.I0(readCount_1_fu_200_reg[19]),
        .I1(readCount_1_fu_200_reg[18]),
        .O(\tmp_5_reg_1371[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_12 
       (.I0(readCount_1_fu_200_reg[17]),
        .I1(readCount_1_fu_200_reg[16]),
        .O(\tmp_5_reg_1371[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_13 
       (.I0(readCount_1_fu_200_reg[15]),
        .I1(readCount_1_fu_200_reg[14]),
        .O(\tmp_5_reg_1371[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_14 
       (.I0(readCount_1_fu_200_reg[13]),
        .I1(readCount_1_fu_200_reg[12]),
        .O(\tmp_5_reg_1371[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_15 
       (.I0(readCount_1_fu_200_reg[11]),
        .I1(readCount_1_fu_200_reg[10]),
        .O(\tmp_5_reg_1371[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_1371[0]_i_16 
       (.I0(readCount_1_fu_200_reg[9]),
        .O(\tmp_5_reg_1371[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_1371[0]_i_17 
       (.I0(readCount_1_fu_200_reg[7]),
        .O(\tmp_5_reg_1371[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_5_reg_1371[0]_i_18 
       (.I0(readCount_1_fu_200_reg[5]),
        .O(\tmp_5_reg_1371[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_19 
       (.I0(readCount_1_fu_200_reg[3]),
        .I1(readCount_1_fu_200_reg[2]),
        .O(\tmp_5_reg_1371[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1371[0]_i_20 
       (.I0(readCount_1_fu_200_reg[9]),
        .I1(readCount_1_fu_200_reg[8]),
        .O(\tmp_5_reg_1371[0]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1371[0]_i_21 
       (.I0(readCount_1_fu_200_reg[7]),
        .I1(readCount_1_fu_200_reg[6]),
        .O(\tmp_5_reg_1371[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1371[0]_i_22 
       (.I0(readCount_1_fu_200_reg[5]),
        .I1(readCount_1_fu_200_reg[4]),
        .O(\tmp_5_reg_1371[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1371[0]_i_23 
       (.I0(readCount_1_fu_200_reg[2]),
        .I1(readCount_1_fu_200_reg[3]),
        .O(\tmp_5_reg_1371[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_3 
       (.I0(readCount_1_fu_200_reg[31]),
        .I1(readCount_1_fu_200_reg[30]),
        .O(\tmp_5_reg_1371[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_4 
       (.I0(readCount_1_fu_200_reg[29]),
        .I1(readCount_1_fu_200_reg[28]),
        .O(\tmp_5_reg_1371[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_5 
       (.I0(readCount_1_fu_200_reg[27]),
        .I1(readCount_1_fu_200_reg[26]),
        .O(\tmp_5_reg_1371[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_7 
       (.I0(readCount_1_fu_200_reg[25]),
        .I1(readCount_1_fu_200_reg[24]),
        .O(\tmp_5_reg_1371[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_8 
       (.I0(readCount_1_fu_200_reg[23]),
        .I1(readCount_1_fu_200_reg[22]),
        .O(\tmp_5_reg_1371[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1371[0]_i_9 
       (.I0(readCount_1_fu_200_reg[21]),
        .I1(readCount_1_fu_200_reg[20]),
        .O(\tmp_5_reg_1371[0]_i_9_n_0 ));
  FDRE \tmp_5_reg_1371_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_addr_2_reg_13590),
        .D(tmp_5_fu_939_p2),
        .Q(tmp_5_reg_1371),
        .R(1'b0));
  CARRY4 \tmp_5_reg_1371_reg[0]_i_1 
       (.CI(\tmp_5_reg_1371_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_5_reg_1371_reg[0]_i_1_CO_UNCONNECTED [3],tmp_5_fu_939_p2,\tmp_5_reg_1371_reg[0]_i_1_n_2 ,\tmp_5_reg_1371_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,readCount_1_fu_200_reg[31],1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1371_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_5_reg_1371[0]_i_3_n_0 ,\tmp_5_reg_1371[0]_i_4_n_0 ,\tmp_5_reg_1371[0]_i_5_n_0 }));
  CARRY4 \tmp_5_reg_1371_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\tmp_5_reg_1371_reg[0]_i_11_n_0 ,\tmp_5_reg_1371_reg[0]_i_11_n_1 ,\tmp_5_reg_1371_reg[0]_i_11_n_2 ,\tmp_5_reg_1371_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_5_reg_1371[0]_i_16_n_0 ,\tmp_5_reg_1371[0]_i_17_n_0 ,\tmp_5_reg_1371[0]_i_18_n_0 ,\tmp_5_reg_1371[0]_i_19_n_0 }),
        .O(\NLW_tmp_5_reg_1371_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1371[0]_i_20_n_0 ,\tmp_5_reg_1371[0]_i_21_n_0 ,\tmp_5_reg_1371[0]_i_22_n_0 ,\tmp_5_reg_1371[0]_i_23_n_0 }));
  CARRY4 \tmp_5_reg_1371_reg[0]_i_2 
       (.CI(\tmp_5_reg_1371_reg[0]_i_6_n_0 ),
        .CO({\tmp_5_reg_1371_reg[0]_i_2_n_0 ,\tmp_5_reg_1371_reg[0]_i_2_n_1 ,\tmp_5_reg_1371_reg[0]_i_2_n_2 ,\tmp_5_reg_1371_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1371_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1371[0]_i_7_n_0 ,\tmp_5_reg_1371[0]_i_8_n_0 ,\tmp_5_reg_1371[0]_i_9_n_0 ,\tmp_5_reg_1371[0]_i_10_n_0 }));
  CARRY4 \tmp_5_reg_1371_reg[0]_i_6 
       (.CI(\tmp_5_reg_1371_reg[0]_i_11_n_0 ),
        .CO({\tmp_5_reg_1371_reg[0]_i_6_n_0 ,\tmp_5_reg_1371_reg[0]_i_6_n_1 ,\tmp_5_reg_1371_reg[0]_i_6_n_2 ,\tmp_5_reg_1371_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_5_reg_1371_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1371[0]_i_12_n_0 ,\tmp_5_reg_1371[0]_i_13_n_0 ,\tmp_5_reg_1371[0]_i_14_n_0 ,\tmp_5_reg_1371[0]_i_15_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_8_reg_1336[0]_i_1 
       (.I0(ctrl_read_reg_1189),
        .I1(ap_CS_fsm_state10),
        .I2(tmp_8_reg_1336),
        .O(\tmp_8_reg_1336[0]_i_1_n_0 ));
  FDRE \tmp_8_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_8_reg_1336[0]_i_1_n_0 ),
        .Q(tmp_8_reg_1336),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA959FFFFA9590000)) 
    \tmp_9_reg_1232[0]_i_1 
       (.I0(\tmp_2_mid2_v_reg_1227[1]_i_3_n_0 ),
        .I1(y3_reg_404[0]),
        .I2(y3_phi_fu_408_p41),
        .I3(tmp_2_mid2_v_reg_1227[0]),
        .I4(ap_enable_reg_pp2_iter10),
        .I5(tmp_9_reg_1232),
        .O(\tmp_9_reg_1232[0]_i_1_n_0 ));
  FDRE \tmp_9_reg_1232_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_1232[0]_i_1_n_0 ),
        .Q(tmp_9_reg_1232),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[0]),
        .Q(windowRightCol_1_reg_1386[0]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[10] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[10]),
        .Q(windowRightCol_1_reg_1386[10]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[11] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[11]),
        .Q(windowRightCol_1_reg_1386[11]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[12] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[12]),
        .Q(windowRightCol_1_reg_1386[12]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[13] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[13]),
        .Q(windowRightCol_1_reg_1386[13]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[14] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[14]),
        .Q(windowRightCol_1_reg_1386[14]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[15] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[15]),
        .Q(windowRightCol_1_reg_1386[15]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[16] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[16]),
        .Q(windowRightCol_1_reg_1386[16]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[17] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[17]),
        .Q(windowRightCol_1_reg_1386[17]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[18] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[18]),
        .Q(windowRightCol_1_reg_1386[18]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[19] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[19]),
        .Q(windowRightCol_1_reg_1386[19]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[1]),
        .Q(windowRightCol_1_reg_1386[1]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[20] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[20]),
        .Q(windowRightCol_1_reg_1386[20]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[21] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[21]),
        .Q(windowRightCol_1_reg_1386[21]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[22] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[22]),
        .Q(windowRightCol_1_reg_1386[22]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[23] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[23]),
        .Q(windowRightCol_1_reg_1386[23]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[24] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[24]),
        .Q(windowRightCol_1_reg_1386[24]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[25] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[25]),
        .Q(windowRightCol_1_reg_1386[25]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[26] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[26]),
        .Q(windowRightCol_1_reg_1386[26]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[27] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[27]),
        .Q(windowRightCol_1_reg_1386[27]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[28] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[28]),
        .Q(windowRightCol_1_reg_1386[28]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[29] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[29]),
        .Q(windowRightCol_1_reg_1386[29]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[2]),
        .Q(windowRightCol_1_reg_1386[2]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[30] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[30]),
        .Q(windowRightCol_1_reg_1386[30]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[31] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[31]),
        .Q(windowRightCol_1_reg_1386[31]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[3]),
        .Q(windowRightCol_1_reg_1386[3]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[4]),
        .Q(windowRightCol_1_reg_1386[4]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[5]),
        .Q(windowRightCol_1_reg_1386[5]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[6]),
        .Q(windowRightCol_1_reg_1386[6]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[7]),
        .Q(windowRightCol_1_reg_1386[7]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[8]),
        .Q(windowRightCol_1_reg_1386[8]),
        .R(1'b0));
  FDRE \windowRightCol_1_reg_1386_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_1_q0[9]),
        .Q(windowRightCol_1_reg_1386[9]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[0]),
        .Q(window_0_0_fu_176[0]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[10] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[10]),
        .Q(window_0_0_fu_176[10]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[11] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[11]),
        .Q(window_0_0_fu_176[11]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[12] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[12]),
        .Q(window_0_0_fu_176[12]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[13] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[13]),
        .Q(window_0_0_fu_176[13]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[14] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[14]),
        .Q(window_0_0_fu_176[14]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[15] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[15]),
        .Q(window_0_0_fu_176[15]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[16] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[16]),
        .Q(window_0_0_fu_176[16]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[17] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[17]),
        .Q(window_0_0_fu_176[17]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[18] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[18]),
        .Q(window_0_0_fu_176[18]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[19] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[19]),
        .Q(window_0_0_fu_176[19]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[1]),
        .Q(window_0_0_fu_176[1]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[20] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[20]),
        .Q(window_0_0_fu_176[20]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[21] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[21]),
        .Q(window_0_0_fu_176[21]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[22] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[22]),
        .Q(window_0_0_fu_176[22]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[23] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[23]),
        .Q(window_0_0_fu_176[23]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[24] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[24]),
        .Q(window_0_0_fu_176[24]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[25] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[25]),
        .Q(window_0_0_fu_176[25]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[26] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[26]),
        .Q(window_0_0_fu_176[26]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[27] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[27]),
        .Q(window_0_0_fu_176[27]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[28] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[28]),
        .Q(window_0_0_fu_176[28]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[29] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[29]),
        .Q(window_0_0_fu_176[29]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[2]),
        .Q(window_0_0_fu_176[2]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[30] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[30]),
        .Q(window_0_0_fu_176[30]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[31] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[31]),
        .Q(window_0_0_fu_176[31]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[3]),
        .Q(window_0_0_fu_176[3]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[4]),
        .Q(window_0_0_fu_176[4]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[5]),
        .Q(window_0_0_fu_176[5]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[6]),
        .Q(window_0_0_fu_176[6]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[7]),
        .Q(window_0_0_fu_176[7]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[8] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[8]),
        .Q(window_0_0_fu_176[8]),
        .R(1'b0));
  FDRE \window_0_0_fu_176_reg[9] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_1_fu_180[9]),
        .Q(window_0_0_fu_176[9]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[0]),
        .Q(window_0_0_read_as_fu_172[0]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[10] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[10]),
        .Q(window_0_0_read_as_fu_172[10]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[11] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[11]),
        .Q(window_0_0_read_as_fu_172[11]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[12] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[12]),
        .Q(window_0_0_read_as_fu_172[12]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[13] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[13]),
        .Q(window_0_0_read_as_fu_172[13]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[14] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[14]),
        .Q(window_0_0_read_as_fu_172[14]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[15] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[15]),
        .Q(window_0_0_read_as_fu_172[15]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[16] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[16]),
        .Q(window_0_0_read_as_fu_172[16]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[17] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[17]),
        .Q(window_0_0_read_as_fu_172[17]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[18] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[18]),
        .Q(window_0_0_read_as_fu_172[18]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[19] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[19]),
        .Q(window_0_0_read_as_fu_172[19]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[1]),
        .Q(window_0_0_read_as_fu_172[1]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[20] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[20]),
        .Q(window_0_0_read_as_fu_172[20]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[21] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[21]),
        .Q(window_0_0_read_as_fu_172[21]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[22] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[22]),
        .Q(window_0_0_read_as_fu_172[22]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[23] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[23]),
        .Q(window_0_0_read_as_fu_172[23]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[24] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[24]),
        .Q(window_0_0_read_as_fu_172[24]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[25] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[25]),
        .Q(window_0_0_read_as_fu_172[25]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[26] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[26]),
        .Q(window_0_0_read_as_fu_172[26]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[27] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[27]),
        .Q(window_0_0_read_as_fu_172[27]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[28] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[28]),
        .Q(window_0_0_read_as_fu_172[28]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[29] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[29]),
        .Q(window_0_0_read_as_fu_172[29]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[2]),
        .Q(window_0_0_read_as_fu_172[2]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[30] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[30]),
        .Q(window_0_0_read_as_fu_172[30]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[31] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[31]),
        .Q(window_0_0_read_as_fu_172[31]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[3]),
        .Q(window_0_0_read_as_fu_172[3]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[4]),
        .Q(window_0_0_read_as_fu_172[4]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[5]),
        .Q(window_0_0_read_as_fu_172[5]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[6]),
        .Q(window_0_0_read_as_fu_172[6]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[7]),
        .Q(window_0_0_read_as_fu_172[7]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[8]),
        .Q(window_0_0_read_as_fu_172[8]),
        .R(1'b0));
  FDRE \window_0_0_read_as_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_0_0_fu_176[9]),
        .Q(window_0_0_read_as_fu_172[9]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[0]),
        .Q(window_0_1_fu_180[0]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[10] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[10]),
        .Q(window_0_1_fu_180[10]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[11] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[11]),
        .Q(window_0_1_fu_180[11]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[12] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[12]),
        .Q(window_0_1_fu_180[12]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[13] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[13]),
        .Q(window_0_1_fu_180[13]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[14] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[14]),
        .Q(window_0_1_fu_180[14]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[15] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[15]),
        .Q(window_0_1_fu_180[15]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[16] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[16]),
        .Q(window_0_1_fu_180[16]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[17] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[17]),
        .Q(window_0_1_fu_180[17]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[18] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[18]),
        .Q(window_0_1_fu_180[18]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[19] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[19]),
        .Q(window_0_1_fu_180[19]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[1]),
        .Q(window_0_1_fu_180[1]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[20] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[20]),
        .Q(window_0_1_fu_180[20]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[21] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[21]),
        .Q(window_0_1_fu_180[21]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[22] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[22]),
        .Q(window_0_1_fu_180[22]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[23] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[23]),
        .Q(window_0_1_fu_180[23]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[24] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[24]),
        .Q(window_0_1_fu_180[24]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[25] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[25]),
        .Q(window_0_1_fu_180[25]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[26] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[26]),
        .Q(window_0_1_fu_180[26]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[27] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[27]),
        .Q(window_0_1_fu_180[27]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[28] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[28]),
        .Q(window_0_1_fu_180[28]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[29] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[29]),
        .Q(window_0_1_fu_180[29]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[2]),
        .Q(window_0_1_fu_180[2]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[30] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[30]),
        .Q(window_0_1_fu_180[30]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[31] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[31]),
        .Q(window_0_1_fu_180[31]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[3]),
        .Q(window_0_1_fu_180[3]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[4]),
        .Q(window_0_1_fu_180[4]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[5]),
        .Q(window_0_1_fu_180[5]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[6]),
        .Q(window_0_1_fu_180[6]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[7]),
        .Q(window_0_1_fu_180[7]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[8] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[8]),
        .Q(window_0_1_fu_180[8]),
        .R(1'b0));
  FDRE \window_0_1_fu_180_reg[9] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we1),
        .D(lineBuffer_0_q0[9]),
        .Q(window_0_1_fu_180[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[0]_i_1 
       (.I0(window_1_1_reg_506[0]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[0]),
        .O(window_1_0_phi_fu_520_p4[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[10]_i_1 
       (.I0(window_1_1_reg_506[10]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[10]),
        .O(window_1_0_phi_fu_520_p4[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[11]_i_1 
       (.I0(window_1_1_reg_506[11]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[11]),
        .O(window_1_0_phi_fu_520_p4[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[12]_i_1 
       (.I0(window_1_1_reg_506[12]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[12]),
        .O(window_1_0_phi_fu_520_p4[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[13]_i_1 
       (.I0(window_1_1_reg_506[13]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[13]),
        .O(window_1_0_phi_fu_520_p4[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[14]_i_1 
       (.I0(window_1_1_reg_506[14]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[14]),
        .O(window_1_0_phi_fu_520_p4[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[15]_i_1 
       (.I0(window_1_1_reg_506[15]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[15]),
        .O(window_1_0_phi_fu_520_p4[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[16]_i_1 
       (.I0(window_1_1_reg_506[16]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[16]),
        .O(window_1_0_phi_fu_520_p4[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[17]_i_1 
       (.I0(window_1_1_reg_506[17]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[17]),
        .O(window_1_0_phi_fu_520_p4[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[18]_i_1 
       (.I0(window_1_1_reg_506[18]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[18]),
        .O(window_1_0_phi_fu_520_p4[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[19]_i_1 
       (.I0(window_1_1_reg_506[19]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[19]),
        .O(window_1_0_phi_fu_520_p4[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[1]_i_1 
       (.I0(window_1_1_reg_506[1]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[1]),
        .O(window_1_0_phi_fu_520_p4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[20]_i_1 
       (.I0(window_1_1_reg_506[20]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[20]),
        .O(window_1_0_phi_fu_520_p4[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[21]_i_1 
       (.I0(window_1_1_reg_506[21]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[21]),
        .O(window_1_0_phi_fu_520_p4[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[22]_i_1 
       (.I0(window_1_1_reg_506[22]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[22]),
        .O(window_1_0_phi_fu_520_p4[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[23]_i_1 
       (.I0(window_1_1_reg_506[23]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[23]),
        .O(window_1_0_phi_fu_520_p4[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[24]_i_1 
       (.I0(window_1_1_reg_506[24]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[24]),
        .O(window_1_0_phi_fu_520_p4[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[25]_i_1 
       (.I0(window_1_1_reg_506[25]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[25]),
        .O(window_1_0_phi_fu_520_p4[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[26]_i_1 
       (.I0(window_1_1_reg_506[26]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[26]),
        .O(window_1_0_phi_fu_520_p4[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[27]_i_1 
       (.I0(window_1_1_reg_506[27]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[27]),
        .O(window_1_0_phi_fu_520_p4[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[28]_i_1 
       (.I0(window_1_1_reg_506[28]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[28]),
        .O(window_1_0_phi_fu_520_p4[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[29]_i_1 
       (.I0(window_1_1_reg_506[29]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[29]),
        .O(window_1_0_phi_fu_520_p4[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[2]_i_1 
       (.I0(window_1_1_reg_506[2]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[2]),
        .O(window_1_0_phi_fu_520_p4[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[30]_i_1 
       (.I0(window_1_1_reg_506[30]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[30]),
        .O(window_1_0_phi_fu_520_p4[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[3]_i_1 
       (.I0(window_1_1_reg_506[3]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[3]),
        .O(window_1_0_phi_fu_520_p4[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[4]_i_1 
       (.I0(window_1_1_reg_506[4]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[4]),
        .O(window_1_0_phi_fu_520_p4[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[5]_i_1 
       (.I0(window_1_1_reg_506[5]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[5]),
        .O(window_1_0_phi_fu_520_p4[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[6]_i_1 
       (.I0(window_1_1_reg_506[6]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[6]),
        .O(window_1_0_phi_fu_520_p4[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[7]_i_1 
       (.I0(window_1_1_reg_506[7]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[7]),
        .O(window_1_0_phi_fu_520_p4[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[8]_i_1 
       (.I0(window_1_1_reg_506[8]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[8]),
        .O(window_1_0_phi_fu_520_p4[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[9]_i_1 
       (.I0(window_1_1_reg_506[9]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(window_1_0_reg_517[9]),
        .O(window_1_0_phi_fu_520_p4[9]));
  FDRE \window_1_0_read_as_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[0]),
        .Q(window_1_0_read_as_fu_184[0]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[10] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[10]),
        .Q(window_1_0_read_as_fu_184[10]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[11] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[11]),
        .Q(window_1_0_read_as_fu_184[11]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[12] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[12]),
        .Q(window_1_0_read_as_fu_184[12]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[13] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[13]),
        .Q(window_1_0_read_as_fu_184[13]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[14] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[14]),
        .Q(window_1_0_read_as_fu_184[14]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[15] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[15]),
        .Q(window_1_0_read_as_fu_184[15]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[16] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[16]),
        .Q(window_1_0_read_as_fu_184[16]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[17] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[17]),
        .Q(window_1_0_read_as_fu_184[17]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[18] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[18]),
        .Q(window_1_0_read_as_fu_184[18]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[19] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[19]),
        .Q(window_1_0_read_as_fu_184[19]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[1]),
        .Q(window_1_0_read_as_fu_184[1]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[20] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[20]),
        .Q(window_1_0_read_as_fu_184[20]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[21] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[21]),
        .Q(window_1_0_read_as_fu_184[21]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[22] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[22]),
        .Q(window_1_0_read_as_fu_184[22]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[23] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[23]),
        .Q(window_1_0_read_as_fu_184[23]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[24] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[24]),
        .Q(window_1_0_read_as_fu_184[24]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[25] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[25]),
        .Q(window_1_0_read_as_fu_184[25]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[26] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[26]),
        .Q(window_1_0_read_as_fu_184[26]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[27] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[27]),
        .Q(window_1_0_read_as_fu_184[27]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[28] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[28]),
        .Q(window_1_0_read_as_fu_184[28]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[29] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[29]),
        .Q(window_1_0_read_as_fu_184[29]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[2]),
        .Q(window_1_0_read_as_fu_184[2]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[30] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[30]),
        .Q(window_1_0_read_as_fu_184[30]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[31] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[31]),
        .Q(window_1_0_read_as_fu_184[31]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[3]),
        .Q(window_1_0_read_as_fu_184[3]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[4]),
        .Q(window_1_0_read_as_fu_184[4]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[5]),
        .Q(window_1_0_read_as_fu_184[5]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[6]),
        .Q(window_1_0_read_as_fu_184[6]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[7]),
        .Q(window_1_0_read_as_fu_184[7]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[8] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[8]),
        .Q(window_1_0_read_as_fu_184[8]),
        .R(1'b0));
  FDRE \window_1_0_read_as_fu_184_reg[9] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_1_0_phi_fu_520_p4[9]),
        .Q(window_1_0_read_as_fu_184[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[0]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[0]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[0] ),
        .O(\window_1_0_reg_517[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[10]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[10]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[10] ),
        .O(\window_1_0_reg_517[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[11]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[11]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[11] ),
        .O(\window_1_0_reg_517[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[12]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[12]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[12] ),
        .O(\window_1_0_reg_517[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[13]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[13]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[13] ),
        .O(\window_1_0_reg_517[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[14]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[14]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[14] ),
        .O(\window_1_0_reg_517[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[15]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[15]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[15] ),
        .O(\window_1_0_reg_517[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[16]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[16]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[16] ),
        .O(\window_1_0_reg_517[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[17]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[17]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[17] ),
        .O(\window_1_0_reg_517[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[18]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[18]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[18] ),
        .O(\window_1_0_reg_517[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[19]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[19]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[19] ),
        .O(\window_1_0_reg_517[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[1]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[1]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[1] ),
        .O(\window_1_0_reg_517[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[20]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[20]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[20] ),
        .O(\window_1_0_reg_517[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[21]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[21]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[21] ),
        .O(\window_1_0_reg_517[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[22]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[22]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[22] ),
        .O(\window_1_0_reg_517[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[23]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[23]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[23] ),
        .O(\window_1_0_reg_517[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[24]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[24]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[24] ),
        .O(\window_1_0_reg_517[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[25]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[25]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[25] ),
        .O(\window_1_0_reg_517[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[26]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[26]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[26] ),
        .O(\window_1_0_reg_517[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[27]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[27]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[27] ),
        .O(\window_1_0_reg_517[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[28]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[28]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[28] ),
        .O(\window_1_0_reg_517[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[29]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[29]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[29] ),
        .O(\window_1_0_reg_517[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[2]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[2]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[2] ),
        .O(\window_1_0_reg_517[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[30]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[30]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[30] ),
        .O(\window_1_0_reg_517[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[31]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[31]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[31] ),
        .O(\window_1_0_reg_517[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[3]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[3]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[3] ),
        .O(\window_1_0_reg_517[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[4]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[4]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[4] ),
        .O(\window_1_0_reg_517[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[5]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[5]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[5] ),
        .O(\window_1_0_reg_517[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[6]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[6]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[6] ),
        .O(\window_1_0_reg_517[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[7]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[7]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[7] ),
        .O(\window_1_0_reg_517[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[8]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[8]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[8] ),
        .O(\window_1_0_reg_517[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_0_reg_517[9]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_1_1_reg_506[9]),
        .I4(\window_1_1_1_reg_439_reg_n_0_[9] ),
        .O(\window_1_0_reg_517[9]_i_1_n_0 ));
  FDRE \window_1_0_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[0]_i_1_n_0 ),
        .Q(window_1_0_reg_517[0]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[10] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[10]_i_1_n_0 ),
        .Q(window_1_0_reg_517[10]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[11] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[11]_i_1_n_0 ),
        .Q(window_1_0_reg_517[11]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[12] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[12]_i_1_n_0 ),
        .Q(window_1_0_reg_517[12]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[13] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[13]_i_1_n_0 ),
        .Q(window_1_0_reg_517[13]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[14] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[14]_i_1_n_0 ),
        .Q(window_1_0_reg_517[14]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[15] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[15]_i_1_n_0 ),
        .Q(window_1_0_reg_517[15]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[16] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[16]_i_1_n_0 ),
        .Q(window_1_0_reg_517[16]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[17] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[17]_i_1_n_0 ),
        .Q(window_1_0_reg_517[17]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[18] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[18]_i_1_n_0 ),
        .Q(window_1_0_reg_517[18]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[19] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[19]_i_1_n_0 ),
        .Q(window_1_0_reg_517[19]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[1]_i_1_n_0 ),
        .Q(window_1_0_reg_517[1]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[20] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[20]_i_1_n_0 ),
        .Q(window_1_0_reg_517[20]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[21] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[21]_i_1_n_0 ),
        .Q(window_1_0_reg_517[21]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[22] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[22]_i_1_n_0 ),
        .Q(window_1_0_reg_517[22]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[23] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[23]_i_1_n_0 ),
        .Q(window_1_0_reg_517[23]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[24] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[24]_i_1_n_0 ),
        .Q(window_1_0_reg_517[24]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[25] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[25]_i_1_n_0 ),
        .Q(window_1_0_reg_517[25]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[26] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[26]_i_1_n_0 ),
        .Q(window_1_0_reg_517[26]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[27] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[27]_i_1_n_0 ),
        .Q(window_1_0_reg_517[27]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[28] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[28]_i_1_n_0 ),
        .Q(window_1_0_reg_517[28]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[29] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[29]_i_1_n_0 ),
        .Q(window_1_0_reg_517[29]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[2]_i_1_n_0 ),
        .Q(window_1_0_reg_517[2]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[30] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[30]_i_1_n_0 ),
        .Q(window_1_0_reg_517[30]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[31] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[31]_i_1_n_0 ),
        .Q(window_1_0_reg_517[31]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[3]_i_1_n_0 ),
        .Q(window_1_0_reg_517[3]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[4]_i_1_n_0 ),
        .Q(window_1_0_reg_517[4]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[5]_i_1_n_0 ),
        .Q(window_1_0_reg_517[5]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[6]_i_1_n_0 ),
        .Q(window_1_0_reg_517[6]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[7]_i_1_n_0 ),
        .Q(window_1_0_reg_517[7]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[8] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[8]_i_1_n_0 ),
        .Q(window_1_0_reg_517[8]),
        .R(1'b0));
  FDRE \window_1_0_reg_517_reg[9] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_0_reg_517[9]_i_1_n_0 ),
        .Q(window_1_0_reg_517[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08000000)) 
    \window_1_1_1_reg_439[31]_i_1 
       (.I0(\cond1_reg_1255_reg_n_0_[0] ),
        .I1(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .I2(exitcond_flatten_reg_1218),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(window_1_1_1_reg_439));
  FDRE \window_1_1_1_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[0]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[10] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[10]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[11] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[11]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[12] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[12]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[13] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[13]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[14] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[14]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[15] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[15]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[16] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[16]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[17] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[17]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[18] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[18]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[19] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[19]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[1] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[1]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[20] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[20]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[21] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[21]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[22] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[22]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[23] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[23]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[24] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[24]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[25] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[25]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[26] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[26]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[27] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[27]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[28] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[28]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[29] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[29]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[2] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[2]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[30] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[30]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[31] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[31]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[3] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[3]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[4] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[4]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[5] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[5]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[6] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[6]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[7] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[7]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[8] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[8]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \window_1_1_1_reg_439_reg[9] 
       (.C(ap_clk),
        .CE(window_1_1_1_reg_439),
        .D(window_1_1_2_fu_734_p3[9]),
        .Q(\window_1_1_1_reg_439_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[0]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[0]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[0] ),
        .O(\window_1_1_reg_506[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[10]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[10]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[10] ),
        .O(\window_1_1_reg_506[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[11]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[11]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[11] ),
        .O(\window_1_1_reg_506[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[12]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[12]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[12] ),
        .O(\window_1_1_reg_506[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[13]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[13]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[13] ),
        .O(\window_1_1_reg_506[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[14]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[14]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[14] ),
        .O(\window_1_1_reg_506[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[15]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[15]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[15] ),
        .O(\window_1_1_reg_506[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[16]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[16]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[16] ),
        .O(\window_1_1_reg_506[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[17]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[17]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[17] ),
        .O(\window_1_1_reg_506[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[18]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[18]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[18] ),
        .O(\window_1_1_reg_506[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[19]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[19]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[19] ),
        .O(\window_1_1_reg_506[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[1]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[1]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[1] ),
        .O(\window_1_1_reg_506[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[20]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[20]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[20] ),
        .O(\window_1_1_reg_506[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[21]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[21]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[21] ),
        .O(\window_1_1_reg_506[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[22]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[22]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[22] ),
        .O(\window_1_1_reg_506[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[23]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[23]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[23] ),
        .O(\window_1_1_reg_506[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[24]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[24]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[24] ),
        .O(\window_1_1_reg_506[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[25]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[25]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[25] ),
        .O(\window_1_1_reg_506[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[26]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[26]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[26] ),
        .O(\window_1_1_reg_506[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[27]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[27]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[27] ),
        .O(\window_1_1_reg_506[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[28]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[28]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[28] ),
        .O(\window_1_1_reg_506[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[29]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[29]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[29] ),
        .O(\window_1_1_reg_506[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[2]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[2]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[2] ),
        .O(\window_1_1_reg_506[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[30]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[30]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[30] ),
        .O(\window_1_1_reg_506[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF04)) 
    \window_1_1_reg_506[31]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(ap_CS_fsm_state10),
        .O(window_2_0_reg_495));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[31]_i_2 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2_reg_rep_n_0),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[31]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[31] ),
        .O(\window_1_1_reg_506[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[3]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[3]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[3] ),
        .O(\window_1_1_reg_506[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[4]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[4]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[4] ),
        .O(\window_1_1_reg_506[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[5]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[5]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[5] ),
        .O(\window_1_1_reg_506[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[6]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[6]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[6] ),
        .O(\window_1_1_reg_506[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[7]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[7]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[7] ),
        .O(\window_1_1_reg_506[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[8]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[8]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[8] ),
        .O(\window_1_1_reg_506[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_1_1_reg_506[9]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(windowRightCol_1_reg_1386[9]),
        .I4(\window_1_2_1_reg_427_reg_n_0_[9] ),
        .O(\window_1_1_reg_506[9]_i_1_n_0 ));
  FDRE \window_1_1_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[0]_i_1_n_0 ),
        .Q(window_1_1_reg_506[0]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[10] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[10]_i_1_n_0 ),
        .Q(window_1_1_reg_506[10]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[11] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[11]_i_1_n_0 ),
        .Q(window_1_1_reg_506[11]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[12] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[12]_i_1_n_0 ),
        .Q(window_1_1_reg_506[12]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[13] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[13]_i_1_n_0 ),
        .Q(window_1_1_reg_506[13]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[14] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[14]_i_1_n_0 ),
        .Q(window_1_1_reg_506[14]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[15] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[15]_i_1_n_0 ),
        .Q(window_1_1_reg_506[15]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[16] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[16]_i_1_n_0 ),
        .Q(window_1_1_reg_506[16]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[17] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[17]_i_1_n_0 ),
        .Q(window_1_1_reg_506[17]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[18] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[18]_i_1_n_0 ),
        .Q(window_1_1_reg_506[18]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[19] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[19]_i_1_n_0 ),
        .Q(window_1_1_reg_506[19]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[1] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[1]_i_1_n_0 ),
        .Q(window_1_1_reg_506[1]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[20] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[20]_i_1_n_0 ),
        .Q(window_1_1_reg_506[20]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[21] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[21]_i_1_n_0 ),
        .Q(window_1_1_reg_506[21]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[22] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[22]_i_1_n_0 ),
        .Q(window_1_1_reg_506[22]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[23] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[23]_i_1_n_0 ),
        .Q(window_1_1_reg_506[23]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[24] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[24]_i_1_n_0 ),
        .Q(window_1_1_reg_506[24]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[25] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[25]_i_1_n_0 ),
        .Q(window_1_1_reg_506[25]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[26] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[26]_i_1_n_0 ),
        .Q(window_1_1_reg_506[26]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[27] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[27]_i_1_n_0 ),
        .Q(window_1_1_reg_506[27]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[28] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[28]_i_1_n_0 ),
        .Q(window_1_1_reg_506[28]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[29] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[29]_i_1_n_0 ),
        .Q(window_1_1_reg_506[29]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[2] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[2]_i_1_n_0 ),
        .Q(window_1_1_reg_506[2]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[30] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[30]_i_1_n_0 ),
        .Q(window_1_1_reg_506[30]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[31] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[31]_i_2_n_0 ),
        .Q(window_1_1_reg_506[31]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[3] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[3]_i_1_n_0 ),
        .Q(window_1_1_reg_506[3]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[4] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[4]_i_1_n_0 ),
        .Q(window_1_1_reg_506[4]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[5] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[5]_i_1_n_0 ),
        .Q(window_1_1_reg_506[5]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[6] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[6]_i_1_n_0 ),
        .Q(window_1_1_reg_506[6]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[7] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[7]_i_1_n_0 ),
        .Q(window_1_1_reg_506[7]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[8] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[8]_i_1_n_0 ),
        .Q(window_1_1_reg_506[8]),
        .R(1'b0));
  FDRE \window_1_1_reg_506_reg[9] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_1_1_reg_506[9]_i_1_n_0 ),
        .Q(window_1_1_reg_506[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \window_1_2_1_reg_427[31]_i_1 
       (.I0(\cond1_reg_1255_reg_n_0_[0] ),
        .I1(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .I2(exitcond_flatten_reg_1218),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(window_1_2_1_reg_427));
  FDRE \window_1_2_1_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[0]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[10]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[11]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[12]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[13]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[14]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[15]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[16]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[17]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[18]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[19]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[1]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[20]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[21]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[22]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[23]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[24]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[25]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[26]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[27]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[28]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[29]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[2]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[30]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[31]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[3]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[4]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[5]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[6]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[7]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[8]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \window_1_2_1_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(window_1_2_1_reg_427),
        .D(window_1_1_2_fu_734_p3[9]),
        .Q(\window_1_2_1_reg_427_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[0]_i_1 
       (.I0(window_2_1_2_reg_1380[0]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[0] ),
        .O(window_2_0_phi_fu_498_p4[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[10]_i_1 
       (.I0(window_2_1_2_reg_1380[10]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[10] ),
        .O(window_2_0_phi_fu_498_p4[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[11]_i_1 
       (.I0(window_2_1_2_reg_1380[11]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[11] ),
        .O(window_2_0_phi_fu_498_p4[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[12]_i_1 
       (.I0(window_2_1_2_reg_1380[12]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[12] ),
        .O(window_2_0_phi_fu_498_p4[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[13]_i_1 
       (.I0(window_2_1_2_reg_1380[13]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[13] ),
        .O(window_2_0_phi_fu_498_p4[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[14]_i_1 
       (.I0(window_2_1_2_reg_1380[14]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[14] ),
        .O(window_2_0_phi_fu_498_p4[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[15]_i_1 
       (.I0(window_2_1_2_reg_1380[15]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[15] ),
        .O(window_2_0_phi_fu_498_p4[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[16]_i_1 
       (.I0(window_2_1_2_reg_1380[16]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[16] ),
        .O(window_2_0_phi_fu_498_p4[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[17]_i_1 
       (.I0(window_2_1_2_reg_1380[17]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[17] ),
        .O(window_2_0_phi_fu_498_p4[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[18]_i_1 
       (.I0(window_2_1_2_reg_1380[18]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[18] ),
        .O(window_2_0_phi_fu_498_p4[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[19]_i_1 
       (.I0(window_2_1_2_reg_1380[19]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[19] ),
        .O(window_2_0_phi_fu_498_p4[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[1]_i_1 
       (.I0(window_2_1_2_reg_1380[1]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[1] ),
        .O(window_2_0_phi_fu_498_p4[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[20]_i_1 
       (.I0(window_2_1_2_reg_1380[20]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[20] ),
        .O(window_2_0_phi_fu_498_p4[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[21]_i_1 
       (.I0(window_2_1_2_reg_1380[21]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[21] ),
        .O(window_2_0_phi_fu_498_p4[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[22]_i_1 
       (.I0(window_2_1_2_reg_1380[22]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[22] ),
        .O(window_2_0_phi_fu_498_p4[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[23]_i_1 
       (.I0(window_2_1_2_reg_1380[23]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[23] ),
        .O(window_2_0_phi_fu_498_p4[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[24]_i_1 
       (.I0(window_2_1_2_reg_1380[24]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[24] ),
        .O(window_2_0_phi_fu_498_p4[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[25]_i_1 
       (.I0(window_2_1_2_reg_1380[25]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[25] ),
        .O(window_2_0_phi_fu_498_p4[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[26]_i_1 
       (.I0(window_2_1_2_reg_1380[26]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[26] ),
        .O(window_2_0_phi_fu_498_p4[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[27]_i_1 
       (.I0(window_2_1_2_reg_1380[27]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[27] ),
        .O(window_2_0_phi_fu_498_p4[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[28]_i_1 
       (.I0(window_2_1_2_reg_1380[28]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[28] ),
        .O(window_2_0_phi_fu_498_p4[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[29]_i_1 
       (.I0(window_2_1_2_reg_1380[29]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[29] ),
        .O(window_2_0_phi_fu_498_p4[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[2]_i_1 
       (.I0(window_2_1_2_reg_1380[2]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[2] ),
        .O(window_2_0_phi_fu_498_p4[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[30]_i_1 
       (.I0(window_2_1_2_reg_1380[30]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[30] ),
        .O(window_2_0_phi_fu_498_p4[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[3]_i_1 
       (.I0(window_2_1_2_reg_1380[3]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[3] ),
        .O(window_2_0_phi_fu_498_p4[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[4]_i_1 
       (.I0(window_2_1_2_reg_1380[4]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[4] ),
        .O(window_2_0_phi_fu_498_p4[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[5]_i_1 
       (.I0(window_2_1_2_reg_1380[5]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[5] ),
        .O(window_2_0_phi_fu_498_p4[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[6]_i_1 
       (.I0(window_2_1_2_reg_1380[6]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[6] ),
        .O(window_2_0_phi_fu_498_p4[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[7]_i_1 
       (.I0(window_2_1_2_reg_1380[7]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[7] ),
        .O(window_2_0_phi_fu_498_p4[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[8]_i_1 
       (.I0(window_2_1_2_reg_1380[8]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[8] ),
        .O(window_2_0_phi_fu_498_p4[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[9]_i_1 
       (.I0(window_2_1_2_reg_1380[9]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep__0_n_0),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(\window_2_0_reg_495_reg_n_0_[9] ),
        .O(window_2_0_phi_fu_498_p4[9]));
  FDRE \window_2_0_read_as_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[0]),
        .Q(window_2_0_read_as_fu_188[0]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[10] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[10]),
        .Q(window_2_0_read_as_fu_188[10]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[11] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[11]),
        .Q(window_2_0_read_as_fu_188[11]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[12] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[12]),
        .Q(window_2_0_read_as_fu_188[12]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[13] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[13]),
        .Q(window_2_0_read_as_fu_188[13]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[14] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[14]),
        .Q(window_2_0_read_as_fu_188[14]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[15] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[15]),
        .Q(window_2_0_read_as_fu_188[15]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[16] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[16]),
        .Q(window_2_0_read_as_fu_188[16]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[17] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[17]),
        .Q(window_2_0_read_as_fu_188[17]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[18] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[18]),
        .Q(window_2_0_read_as_fu_188[18]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[19] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[19]),
        .Q(window_2_0_read_as_fu_188[19]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[1]),
        .Q(window_2_0_read_as_fu_188[1]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[20] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[20]),
        .Q(window_2_0_read_as_fu_188[20]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[21] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[21]),
        .Q(window_2_0_read_as_fu_188[21]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[22] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[22]),
        .Q(window_2_0_read_as_fu_188[22]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[23] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[23]),
        .Q(window_2_0_read_as_fu_188[23]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[24] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[24]),
        .Q(window_2_0_read_as_fu_188[24]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[25] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[25]),
        .Q(window_2_0_read_as_fu_188[25]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[26] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[26]),
        .Q(window_2_0_read_as_fu_188[26]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[27] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[27]),
        .Q(window_2_0_read_as_fu_188[27]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[28] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[28]),
        .Q(window_2_0_read_as_fu_188[28]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[29] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[29]),
        .Q(window_2_0_read_as_fu_188[29]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[2]),
        .Q(window_2_0_read_as_fu_188[2]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[30] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[30]),
        .Q(window_2_0_read_as_fu_188[30]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[31] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[31]),
        .Q(window_2_0_read_as_fu_188[31]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[3]),
        .Q(window_2_0_read_as_fu_188[3]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[4]),
        .Q(window_2_0_read_as_fu_188[4]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[5]),
        .Q(window_2_0_read_as_fu_188[5]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[6]),
        .Q(window_2_0_read_as_fu_188[6]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[7]),
        .Q(window_2_0_read_as_fu_188[7]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[8] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[8]),
        .Q(window_2_0_read_as_fu_188[8]),
        .R(1'b0));
  FDRE \window_2_0_read_as_fu_188_reg[9] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_0_phi_fu_498_p4[9]),
        .Q(window_2_0_read_as_fu_188[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[0]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[0]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[0] ),
        .O(\window_2_0_reg_495[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[10]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[10]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[10] ),
        .O(\window_2_0_reg_495[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[11]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[11]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[11] ),
        .O(\window_2_0_reg_495[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[12]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[12]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[12] ),
        .O(\window_2_0_reg_495[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[13]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[13]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[13] ),
        .O(\window_2_0_reg_495[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[14]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[14]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[14] ),
        .O(\window_2_0_reg_495[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[15]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[15]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[15] ),
        .O(\window_2_0_reg_495[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[16]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[16]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[16] ),
        .O(\window_2_0_reg_495[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[17]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[17]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[17] ),
        .O(\window_2_0_reg_495[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[18]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[18]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[18] ),
        .O(\window_2_0_reg_495[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[19]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[19]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[19] ),
        .O(\window_2_0_reg_495[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[1]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[1]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[1] ),
        .O(\window_2_0_reg_495[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[20]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[20]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[20] ),
        .O(\window_2_0_reg_495[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[21]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[21]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[21] ),
        .O(\window_2_0_reg_495[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[22]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[22]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[22] ),
        .O(\window_2_0_reg_495[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[23]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[23]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[23] ),
        .O(\window_2_0_reg_495[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[24]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[24]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[24] ),
        .O(\window_2_0_reg_495[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[25]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[25]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[25] ),
        .O(\window_2_0_reg_495[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[26]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[26]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[26] ),
        .O(\window_2_0_reg_495[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[27]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[27]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[27] ),
        .O(\window_2_0_reg_495[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[28]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[28]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[28] ),
        .O(\window_2_0_reg_495[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[29]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[29]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[29] ),
        .O(\window_2_0_reg_495[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[2]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[2]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[2] ),
        .O(\window_2_0_reg_495[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[30]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[30]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[30] ),
        .O(\window_2_0_reg_495[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[31]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[31]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[31] ),
        .O(\window_2_0_reg_495[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[3]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[3]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[3] ),
        .O(\window_2_0_reg_495[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[4]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[4]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[4] ),
        .O(\window_2_0_reg_495[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[5]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[5]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[5] ),
        .O(\window_2_0_reg_495[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[6]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[6]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[6] ),
        .O(\window_2_0_reg_495[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[7]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[7]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[7] ),
        .O(\window_2_0_reg_495[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[8]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[8]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[8] ),
        .O(\window_2_0_reg_495[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0400)) 
    \window_2_0_reg_495[9]_i_1 
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep_n_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .I3(window_2_1_2_reg_1380[9]),
        .I4(\window_2_1_1_reg_415_reg_n_0_[9] ),
        .O(\window_2_0_reg_495[9]_i_1_n_0 ));
  FDRE \window_2_0_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[0]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[10] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[10]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[11] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[11]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[12] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[12]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[13] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[13]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[14] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[14]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[15] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[15]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[16] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[16]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[17] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[17]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[18] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[18]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[19] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[19]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[1]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[20] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[20]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[21] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[21]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[22] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[22]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[23] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[23]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[24] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[24]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[25] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[25]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[26] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[26]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[27] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[27]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[28] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[28]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[29] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[29]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[2]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[30] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[30]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[31] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[31]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[3]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[4]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[5]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[6]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[7]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[8] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[8]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \window_2_0_reg_495_reg[9] 
       (.C(ap_clk),
        .CE(window_2_0_reg_495),
        .D(\window_2_0_reg_495[9]_i_1_n_0 ),
        .Q(\window_2_0_reg_495_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \window_2_1_1_reg_415[31]_i_1 
       (.I0(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .I1(\cond1_reg_1255_reg_n_0_[0] ),
        .I2(exitcond_flatten_reg_1218),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(window_2_1_1_reg_415));
  FDRE \window_2_1_1_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[0]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[10] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[10]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[11] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[11]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[12] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[12]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[13] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[13]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[14] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[14]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[15] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[15]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[16] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[16]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[17] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[17]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[18] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[18]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[19] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[19]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[1]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[20] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[20]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[21] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[21]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[22] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[22]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[23] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[23]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[24] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[24]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[25] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[25]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[26] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[26]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[27] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[27]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[28] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[28]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[29] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[29]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[2]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[30] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[30]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[31] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[31]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[3]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[4]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[5]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[6]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[7]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[8] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[8]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \window_2_1_1_reg_415_reg[9] 
       (.C(ap_clk),
        .CE(window_2_1_1_reg_415),
        .D(window_1_1_2_fu_734_p3[9]),
        .Q(\window_2_1_1_reg_415_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[0]),
        .Q(window_2_1_2_reg_1380[0]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[10] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[10]),
        .Q(window_2_1_2_reg_1380[10]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[11] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[11]),
        .Q(window_2_1_2_reg_1380[11]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[12] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[12]),
        .Q(window_2_1_2_reg_1380[12]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[13] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[13]),
        .Q(window_2_1_2_reg_1380[13]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[14] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[14]),
        .Q(window_2_1_2_reg_1380[14]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[15] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[15]),
        .Q(window_2_1_2_reg_1380[15]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[16] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[16]),
        .Q(window_2_1_2_reg_1380[16]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[17] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[17]),
        .Q(window_2_1_2_reg_1380[17]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[18] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[18]),
        .Q(window_2_1_2_reg_1380[18]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[19] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[19]),
        .Q(window_2_1_2_reg_1380[19]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[1] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[1]),
        .Q(window_2_1_2_reg_1380[1]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[20] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[20]),
        .Q(window_2_1_2_reg_1380[20]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[21] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[21]),
        .Q(window_2_1_2_reg_1380[21]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[22] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[22]),
        .Q(window_2_1_2_reg_1380[22]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[23] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[23]),
        .Q(window_2_1_2_reg_1380[23]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[24] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[24]),
        .Q(window_2_1_2_reg_1380[24]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[25] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[25]),
        .Q(window_2_1_2_reg_1380[25]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[26] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[26]),
        .Q(window_2_1_2_reg_1380[26]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[27] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[27]),
        .Q(window_2_1_2_reg_1380[27]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[28] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[28]),
        .Q(window_2_1_2_reg_1380[28]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[29] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[29]),
        .Q(window_2_1_2_reg_1380[29]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[2] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[2]),
        .Q(window_2_1_2_reg_1380[2]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[30] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[30]),
        .Q(window_2_1_2_reg_1380[30]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[31] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[31]),
        .Q(window_2_1_2_reg_1380[31]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[3] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[3]),
        .Q(window_2_1_2_reg_1380[3]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[4] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[4]),
        .Q(window_2_1_2_reg_1380[4]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[5] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[5]),
        .Q(window_2_1_2_reg_1380[5]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[6] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[6]),
        .Q(window_2_1_2_reg_1380[6]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[7] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[7]),
        .Q(window_2_1_2_reg_1380[7]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[8] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[8]),
        .Q(window_2_1_2_reg_1380[8]),
        .R(1'b0));
  FDRE \window_2_1_2_reg_1380_reg[9] 
       (.C(ap_clk),
        .CE(p_76_in),
        .D(window_2_1_fu_192[9]),
        .Q(window_2_1_2_reg_1380[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[0]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[0] ),
        .I1(inStream_V_data_V_0_payload_A[0]),
        .I2(inStream_V_data_V_0_payload_B[0]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[10]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[10] ),
        .I1(inStream_V_data_V_0_payload_A[10]),
        .I2(inStream_V_data_V_0_payload_B[10]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[11]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[11] ),
        .I1(inStream_V_data_V_0_payload_A[11]),
        .I2(inStream_V_data_V_0_payload_B[11]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[12]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[12] ),
        .I1(inStream_V_data_V_0_payload_A[12]),
        .I2(inStream_V_data_V_0_payload_B[12]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[13]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[13] ),
        .I1(inStream_V_data_V_0_payload_A[13]),
        .I2(inStream_V_data_V_0_payload_B[13]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[14]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[14] ),
        .I1(inStream_V_data_V_0_payload_A[14]),
        .I2(inStream_V_data_V_0_payload_B[14]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[15]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[15] ),
        .I1(inStream_V_data_V_0_payload_A[15]),
        .I2(inStream_V_data_V_0_payload_B[15]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[16]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[16] ),
        .I1(inStream_V_data_V_0_payload_A[16]),
        .I2(inStream_V_data_V_0_payload_B[16]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[17]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[17] ),
        .I1(inStream_V_data_V_0_payload_A[17]),
        .I2(inStream_V_data_V_0_payload_B[17]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[18]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[18] ),
        .I1(inStream_V_data_V_0_payload_A[18]),
        .I2(inStream_V_data_V_0_payload_B[18]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[19]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[19] ),
        .I1(inStream_V_data_V_0_payload_A[19]),
        .I2(inStream_V_data_V_0_payload_B[19]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[1]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[1] ),
        .I1(inStream_V_data_V_0_payload_A[1]),
        .I2(inStream_V_data_V_0_payload_B[1]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[20]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[20] ),
        .I1(inStream_V_data_V_0_payload_A[20]),
        .I2(inStream_V_data_V_0_payload_B[20]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[21]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[21] ),
        .I1(inStream_V_data_V_0_payload_A[21]),
        .I2(inStream_V_data_V_0_payload_B[21]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[22]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[22] ),
        .I1(inStream_V_data_V_0_payload_A[22]),
        .I2(inStream_V_data_V_0_payload_B[22]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[22]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[23]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[23] ),
        .I1(inStream_V_data_V_0_payload_A[23]),
        .I2(inStream_V_data_V_0_payload_B[23]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[24]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[24] ),
        .I1(inStream_V_data_V_0_payload_A[24]),
        .I2(inStream_V_data_V_0_payload_B[24]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[24]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[25]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[25] ),
        .I1(inStream_V_data_V_0_payload_A[25]),
        .I2(inStream_V_data_V_0_payload_B[25]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[25]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[26]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[26] ),
        .I1(inStream_V_data_V_0_payload_A[26]),
        .I2(inStream_V_data_V_0_payload_B[26]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[27]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[27] ),
        .I1(inStream_V_data_V_0_payload_A[27]),
        .I2(inStream_V_data_V_0_payload_B[27]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[27]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[28]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[28] ),
        .I1(inStream_V_data_V_0_payload_A[28]),
        .I2(inStream_V_data_V_0_payload_B[28]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[28]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[29]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[29] ),
        .I1(inStream_V_data_V_0_payload_A[29]),
        .I2(inStream_V_data_V_0_payload_B[29]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[29]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[2]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[2] ),
        .I1(inStream_V_data_V_0_payload_A[2]),
        .I2(inStream_V_data_V_0_payload_B[2]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[30]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[30] ),
        .I1(inStream_V_data_V_0_payload_A[30]),
        .I2(inStream_V_data_V_0_payload_B[30]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[30]));
  LUT4 #(
    .INIT(16'hFF08)) 
    \window_2_1_fu_192[31]_i_1 
       (.I0(p_76_in),
        .I1(tmp_5_reg_1371),
        .I2(\exitcond_flatten8_reg_1341_reg_n_0_[0] ),
        .I3(ap_CS_fsm_state10),
        .O(\window_2_1_fu_192[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[31]_i_2 
       (.I0(\window_2_2_fu_168_reg_n_0_[31] ),
        .I1(inStream_V_data_V_0_payload_A[31]),
        .I2(inStream_V_data_V_0_payload_B[31]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[31]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[3]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[3] ),
        .I1(inStream_V_data_V_0_payload_A[3]),
        .I2(inStream_V_data_V_0_payload_B[3]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[4]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[4] ),
        .I1(inStream_V_data_V_0_payload_A[4]),
        .I2(inStream_V_data_V_0_payload_B[4]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[5]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[5] ),
        .I1(inStream_V_data_V_0_payload_A[5]),
        .I2(inStream_V_data_V_0_payload_B[5]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[6]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[6] ),
        .I1(inStream_V_data_V_0_payload_A[6]),
        .I2(inStream_V_data_V_0_payload_B[6]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[7]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[7] ),
        .I1(inStream_V_data_V_0_payload_A[7]),
        .I2(inStream_V_data_V_0_payload_B[7]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[8]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[8] ),
        .I1(inStream_V_data_V_0_payload_A[8]),
        .I2(inStream_V_data_V_0_payload_B[8]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hF0CCAAAA)) 
    \window_2_1_fu_192[9]_i_1 
       (.I0(\window_2_2_fu_168_reg_n_0_[9] ),
        .I1(inStream_V_data_V_0_payload_A[9]),
        .I2(inStream_V_data_V_0_payload_B[9]),
        .I3(inStream_V_data_V_0_sel),
        .I4(inStream_V_data_V_0_sel2),
        .O(p_1_in[9]));
  FDRE \window_2_1_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(window_2_1_fu_192[0]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[10] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(window_2_1_fu_192[10]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[11] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(window_2_1_fu_192[11]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[12] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(window_2_1_fu_192[12]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[13] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(window_2_1_fu_192[13]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[14] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(window_2_1_fu_192[14]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[15] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(window_2_1_fu_192[15]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[16] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(window_2_1_fu_192[16]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[17] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(window_2_1_fu_192[17]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[18] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(window_2_1_fu_192[18]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[19] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(window_2_1_fu_192[19]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(window_2_1_fu_192[1]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[20] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(window_2_1_fu_192[20]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[21] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(window_2_1_fu_192[21]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[22] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(window_2_1_fu_192[22]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[23] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(window_2_1_fu_192[23]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[24] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[24]),
        .Q(window_2_1_fu_192[24]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[25] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[25]),
        .Q(window_2_1_fu_192[25]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[26] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[26]),
        .Q(window_2_1_fu_192[26]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[27] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[27]),
        .Q(window_2_1_fu_192[27]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[28] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[28]),
        .Q(window_2_1_fu_192[28]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[29] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[29]),
        .Q(window_2_1_fu_192[29]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(window_2_1_fu_192[2]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[30] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[30]),
        .Q(window_2_1_fu_192[30]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[31] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[31]),
        .Q(window_2_1_fu_192[31]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(window_2_1_fu_192[3]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(window_2_1_fu_192[4]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(window_2_1_fu_192[5]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(window_2_1_fu_192[6]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(window_2_1_fu_192[7]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[8] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(window_2_1_fu_192[8]),
        .R(1'b0));
  FDRE \window_2_1_fu_192_reg[9] 
       (.C(ap_clk),
        .CE(\window_2_1_fu_192[31]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(window_2_1_fu_192[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h01000000)) 
    \window_2_2_fu_168[31]_i_1 
       (.I0(\cond1_reg_1255_reg_n_0_[0] ),
        .I1(\cond_mid2_reg_1237_reg_n_0_[0] ),
        .I2(exitcond_flatten_reg_1218),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(window_2_2_fu_168));
  FDRE \window_2_2_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[0]),
        .Q(\window_2_2_fu_168_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[10] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[10]),
        .Q(\window_2_2_fu_168_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[11] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[11]),
        .Q(\window_2_2_fu_168_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[12] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[12]),
        .Q(\window_2_2_fu_168_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[13] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[13]),
        .Q(\window_2_2_fu_168_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[14] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[14]),
        .Q(\window_2_2_fu_168_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[15] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[15]),
        .Q(\window_2_2_fu_168_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[16] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[16]),
        .Q(\window_2_2_fu_168_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[17] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[17]),
        .Q(\window_2_2_fu_168_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[18] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[18]),
        .Q(\window_2_2_fu_168_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[19] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[19]),
        .Q(\window_2_2_fu_168_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[1]),
        .Q(\window_2_2_fu_168_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[20] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[20]),
        .Q(\window_2_2_fu_168_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[21] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[21]),
        .Q(\window_2_2_fu_168_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[22] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[22]),
        .Q(\window_2_2_fu_168_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[23] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[23]),
        .Q(\window_2_2_fu_168_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[24] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[24]),
        .Q(\window_2_2_fu_168_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[25] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[25]),
        .Q(\window_2_2_fu_168_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[26] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[26]),
        .Q(\window_2_2_fu_168_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[27] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[27]),
        .Q(\window_2_2_fu_168_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[28] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[28]),
        .Q(\window_2_2_fu_168_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[29] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[29]),
        .Q(\window_2_2_fu_168_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[2]),
        .Q(\window_2_2_fu_168_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[30] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[30]),
        .Q(\window_2_2_fu_168_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[31] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[31]),
        .Q(\window_2_2_fu_168_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[3]),
        .Q(\window_2_2_fu_168_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[4]),
        .Q(\window_2_2_fu_168_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[5]),
        .Q(\window_2_2_fu_168_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[6]),
        .Q(\window_2_2_fu_168_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[7]),
        .Q(\window_2_2_fu_168_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[8]),
        .Q(\window_2_2_fu_168_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \window_2_2_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(window_2_2_fu_168),
        .D(window_1_1_2_fu_734_p3[9]),
        .Q(\window_2_2_fu_168_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \writeCount_1_fu_196[0]_i_1 
       (.I0(ap_CS_fsm_state10),
        .I1(p_135_in),
        .O(writeCount_1_fu_196));
  LUT3 #(
    .INIT(8'h04)) 
    \writeCount_1_fu_196[0]_i_2 
       (.I0(\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp3_iter9),
        .I2(ap_NS_fsm6),
        .O(p_135_in));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[0]_i_4 
       (.I0(writeCount_1_fu_196_reg[3]),
        .O(\writeCount_1_fu_196[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[0]_i_5 
       (.I0(writeCount_1_fu_196_reg[2]),
        .O(\writeCount_1_fu_196[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[0]_i_6 
       (.I0(writeCount_1_fu_196_reg[1]),
        .O(\writeCount_1_fu_196[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \writeCount_1_fu_196[0]_i_7 
       (.I0(writeCount_1_fu_196_reg[0]),
        .O(\writeCount_1_fu_196[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[12]_i_2 
       (.I0(writeCount_1_fu_196_reg[15]),
        .O(\writeCount_1_fu_196[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[12]_i_3 
       (.I0(writeCount_1_fu_196_reg[14]),
        .O(\writeCount_1_fu_196[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[12]_i_4 
       (.I0(writeCount_1_fu_196_reg[13]),
        .O(\writeCount_1_fu_196[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[12]_i_5 
       (.I0(writeCount_1_fu_196_reg[12]),
        .O(\writeCount_1_fu_196[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[16]_i_2 
       (.I0(writeCount_1_fu_196_reg[19]),
        .O(\writeCount_1_fu_196[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[16]_i_3 
       (.I0(writeCount_1_fu_196_reg[18]),
        .O(\writeCount_1_fu_196[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[16]_i_4 
       (.I0(writeCount_1_fu_196_reg[17]),
        .O(\writeCount_1_fu_196[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[16]_i_5 
       (.I0(writeCount_1_fu_196_reg[16]),
        .O(\writeCount_1_fu_196[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[20]_i_2 
       (.I0(writeCount_1_fu_196_reg[23]),
        .O(\writeCount_1_fu_196[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[20]_i_3 
       (.I0(writeCount_1_fu_196_reg[22]),
        .O(\writeCount_1_fu_196[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[20]_i_4 
       (.I0(writeCount_1_fu_196_reg[21]),
        .O(\writeCount_1_fu_196[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[20]_i_5 
       (.I0(writeCount_1_fu_196_reg[20]),
        .O(\writeCount_1_fu_196[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[24]_i_2 
       (.I0(writeCount_1_fu_196_reg[27]),
        .O(\writeCount_1_fu_196[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[24]_i_3 
       (.I0(writeCount_1_fu_196_reg[26]),
        .O(\writeCount_1_fu_196[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[24]_i_4 
       (.I0(writeCount_1_fu_196_reg[25]),
        .O(\writeCount_1_fu_196[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[24]_i_5 
       (.I0(writeCount_1_fu_196_reg[24]),
        .O(\writeCount_1_fu_196[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[28]_i_2 
       (.I0(writeCount_1_fu_196_reg[31]),
        .O(\writeCount_1_fu_196[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[28]_i_3 
       (.I0(writeCount_1_fu_196_reg[30]),
        .O(\writeCount_1_fu_196[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[28]_i_4 
       (.I0(writeCount_1_fu_196_reg[29]),
        .O(\writeCount_1_fu_196[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[28]_i_5 
       (.I0(writeCount_1_fu_196_reg[28]),
        .O(\writeCount_1_fu_196[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[4]_i_2 
       (.I0(writeCount_1_fu_196_reg[7]),
        .O(\writeCount_1_fu_196[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[4]_i_3 
       (.I0(writeCount_1_fu_196_reg[6]),
        .O(\writeCount_1_fu_196[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[4]_i_4 
       (.I0(writeCount_1_fu_196_reg[5]),
        .O(\writeCount_1_fu_196[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[4]_i_5 
       (.I0(writeCount_1_fu_196_reg[4]),
        .O(\writeCount_1_fu_196[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[8]_i_2 
       (.I0(writeCount_1_fu_196_reg[11]),
        .O(\writeCount_1_fu_196[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[8]_i_3 
       (.I0(writeCount_1_fu_196_reg[10]),
        .O(\writeCount_1_fu_196[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[8]_i_4 
       (.I0(writeCount_1_fu_196_reg[9]),
        .O(\writeCount_1_fu_196[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \writeCount_1_fu_196[8]_i_5 
       (.I0(writeCount_1_fu_196_reg[8]),
        .O(\writeCount_1_fu_196[8]_i_5_n_0 ));
  FDRE \writeCount_1_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[0]_i_3_n_7 ),
        .Q(writeCount_1_fu_196_reg[0]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\writeCount_1_fu_196_reg[0]_i_3_n_0 ,\writeCount_1_fu_196_reg[0]_i_3_n_1 ,\writeCount_1_fu_196_reg[0]_i_3_n_2 ,\writeCount_1_fu_196_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\writeCount_1_fu_196_reg[0]_i_3_n_4 ,\writeCount_1_fu_196_reg[0]_i_3_n_5 ,\writeCount_1_fu_196_reg[0]_i_3_n_6 ,\writeCount_1_fu_196_reg[0]_i_3_n_7 }),
        .S({\writeCount_1_fu_196[0]_i_4_n_0 ,\writeCount_1_fu_196[0]_i_5_n_0 ,\writeCount_1_fu_196[0]_i_6_n_0 ,\writeCount_1_fu_196[0]_i_7_n_0 }));
  FDRE \writeCount_1_fu_196_reg[10] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[8]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[10]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[11] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[8]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[11]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[12] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[12]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[12]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[12]_i_1 
       (.CI(\writeCount_1_fu_196_reg[8]_i_1_n_0 ),
        .CO({\writeCount_1_fu_196_reg[12]_i_1_n_0 ,\writeCount_1_fu_196_reg[12]_i_1_n_1 ,\writeCount_1_fu_196_reg[12]_i_1_n_2 ,\writeCount_1_fu_196_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[12]_i_1_n_4 ,\writeCount_1_fu_196_reg[12]_i_1_n_5 ,\writeCount_1_fu_196_reg[12]_i_1_n_6 ,\writeCount_1_fu_196_reg[12]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[12]_i_2_n_0 ,\writeCount_1_fu_196[12]_i_3_n_0 ,\writeCount_1_fu_196[12]_i_4_n_0 ,\writeCount_1_fu_196[12]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[13] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[12]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[13]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[14] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[12]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[14]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[15] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[12]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[15]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[16] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[16]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[16]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[16]_i_1 
       (.CI(\writeCount_1_fu_196_reg[12]_i_1_n_0 ),
        .CO({\writeCount_1_fu_196_reg[16]_i_1_n_0 ,\writeCount_1_fu_196_reg[16]_i_1_n_1 ,\writeCount_1_fu_196_reg[16]_i_1_n_2 ,\writeCount_1_fu_196_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[16]_i_1_n_4 ,\writeCount_1_fu_196_reg[16]_i_1_n_5 ,\writeCount_1_fu_196_reg[16]_i_1_n_6 ,\writeCount_1_fu_196_reg[16]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[16]_i_2_n_0 ,\writeCount_1_fu_196[16]_i_3_n_0 ,\writeCount_1_fu_196[16]_i_4_n_0 ,\writeCount_1_fu_196[16]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[17] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[16]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[17]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[18] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[16]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[18]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[19] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[16]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[19]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[0]_i_3_n_6 ),
        .Q(writeCount_1_fu_196_reg[1]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[20] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[20]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[20]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[20]_i_1 
       (.CI(\writeCount_1_fu_196_reg[16]_i_1_n_0 ),
        .CO({\writeCount_1_fu_196_reg[20]_i_1_n_0 ,\writeCount_1_fu_196_reg[20]_i_1_n_1 ,\writeCount_1_fu_196_reg[20]_i_1_n_2 ,\writeCount_1_fu_196_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[20]_i_1_n_4 ,\writeCount_1_fu_196_reg[20]_i_1_n_5 ,\writeCount_1_fu_196_reg[20]_i_1_n_6 ,\writeCount_1_fu_196_reg[20]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[20]_i_2_n_0 ,\writeCount_1_fu_196[20]_i_3_n_0 ,\writeCount_1_fu_196[20]_i_4_n_0 ,\writeCount_1_fu_196[20]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[21] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[20]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[21]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[22] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[20]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[22]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[23] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[20]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[23]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[24] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[24]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[24]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[24]_i_1 
       (.CI(\writeCount_1_fu_196_reg[20]_i_1_n_0 ),
        .CO({\writeCount_1_fu_196_reg[24]_i_1_n_0 ,\writeCount_1_fu_196_reg[24]_i_1_n_1 ,\writeCount_1_fu_196_reg[24]_i_1_n_2 ,\writeCount_1_fu_196_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[24]_i_1_n_4 ,\writeCount_1_fu_196_reg[24]_i_1_n_5 ,\writeCount_1_fu_196_reg[24]_i_1_n_6 ,\writeCount_1_fu_196_reg[24]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[24]_i_2_n_0 ,\writeCount_1_fu_196[24]_i_3_n_0 ,\writeCount_1_fu_196[24]_i_4_n_0 ,\writeCount_1_fu_196[24]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[25] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[24]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[25]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[26] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[24]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[26]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[27] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[24]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[27]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[28] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[28]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[28]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[28]_i_1 
       (.CI(\writeCount_1_fu_196_reg[24]_i_1_n_0 ),
        .CO({\NLW_writeCount_1_fu_196_reg[28]_i_1_CO_UNCONNECTED [3],\writeCount_1_fu_196_reg[28]_i_1_n_1 ,\writeCount_1_fu_196_reg[28]_i_1_n_2 ,\writeCount_1_fu_196_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[28]_i_1_n_4 ,\writeCount_1_fu_196_reg[28]_i_1_n_5 ,\writeCount_1_fu_196_reg[28]_i_1_n_6 ,\writeCount_1_fu_196_reg[28]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[28]_i_2_n_0 ,\writeCount_1_fu_196[28]_i_3_n_0 ,\writeCount_1_fu_196[28]_i_4_n_0 ,\writeCount_1_fu_196[28]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[29] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[28]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[29]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[0]_i_3_n_5 ),
        .Q(writeCount_1_fu_196_reg[2]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[30] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[28]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[30]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[31] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[28]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[31]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[0]_i_3_n_4 ),
        .Q(writeCount_1_fu_196_reg[3]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[4]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[4]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[4]_i_1 
       (.CI(\writeCount_1_fu_196_reg[0]_i_3_n_0 ),
        .CO({\writeCount_1_fu_196_reg[4]_i_1_n_0 ,\writeCount_1_fu_196_reg[4]_i_1_n_1 ,\writeCount_1_fu_196_reg[4]_i_1_n_2 ,\writeCount_1_fu_196_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[4]_i_1_n_4 ,\writeCount_1_fu_196_reg[4]_i_1_n_5 ,\writeCount_1_fu_196_reg[4]_i_1_n_6 ,\writeCount_1_fu_196_reg[4]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[4]_i_2_n_0 ,\writeCount_1_fu_196[4]_i_3_n_0 ,\writeCount_1_fu_196[4]_i_4_n_0 ,\writeCount_1_fu_196[4]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[4]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[5]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[4]_i_1_n_5 ),
        .Q(writeCount_1_fu_196_reg[6]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[4]_i_1_n_4 ),
        .Q(writeCount_1_fu_196_reg[7]),
        .R(writeCount_1_fu_196));
  FDRE \writeCount_1_fu_196_reg[8] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[8]_i_1_n_7 ),
        .Q(writeCount_1_fu_196_reg[8]),
        .R(writeCount_1_fu_196));
  CARRY4 \writeCount_1_fu_196_reg[8]_i_1 
       (.CI(\writeCount_1_fu_196_reg[4]_i_1_n_0 ),
        .CO({\writeCount_1_fu_196_reg[8]_i_1_n_0 ,\writeCount_1_fu_196_reg[8]_i_1_n_1 ,\writeCount_1_fu_196_reg[8]_i_1_n_2 ,\writeCount_1_fu_196_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\writeCount_1_fu_196_reg[8]_i_1_n_4 ,\writeCount_1_fu_196_reg[8]_i_1_n_5 ,\writeCount_1_fu_196_reg[8]_i_1_n_6 ,\writeCount_1_fu_196_reg[8]_i_1_n_7 }),
        .S({\writeCount_1_fu_196[8]_i_2_n_0 ,\writeCount_1_fu_196[8]_i_3_n_0 ,\writeCount_1_fu_196[8]_i_4_n_0 ,\writeCount_1_fu_196[8]_i_5_n_0 }));
  FDRE \writeCount_1_fu_196_reg[9] 
       (.C(ap_clk),
        .CE(p_135_in),
        .D(\writeCount_1_fu_196_reg[8]_i_1_n_6 ),
        .Q(writeCount_1_fu_196_reg[9]),
        .R(writeCount_1_fu_196));
  FDRE \x1_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_1_we0),
        .D(x_2_reg_1207_reg__0[0]),
        .Q(x1_reg_381[0]),
        .R(ap_CS_fsm_state4));
  FDRE \x1_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_1_we0),
        .D(x_2_reg_1207_reg__0[1]),
        .Q(x1_reg_381[1]),
        .R(ap_CS_fsm_state4));
  FDRE \x1_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_1_we0),
        .D(x_2_reg_1207_reg__0[2]),
        .Q(x1_reg_381[2]),
        .R(ap_CS_fsm_state4));
  FDRE \x1_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_1_we0),
        .D(x_2_reg_1207_reg__0[3]),
        .Q(x1_reg_381[3]),
        .R(ap_CS_fsm_state4));
  FDRE \x1_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(lineBuffer_1_we0),
        .D(x_2_reg_1207_reg__0[4]),
        .Q(x1_reg_381[4]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \x4_reg_451[0]_i_1 
       (.I0(x4_reg_451[0]),
        .O(tmp_s_fu_710_p2));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \x4_reg_451[1]_i_1 
       (.I0(x4_reg_451[1]),
        .I1(x4_reg_451[0]),
        .O(x_3_fu_728_p2));
  FDSE \x4_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3930),
        .D(tmp_s_fu_710_p2),
        .Q(x4_reg_451[0]),
        .S(ap_CS_fsm_state7));
  FDRE \x4_reg_451_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_3930),
        .D(x_3_fu_728_p2),
        .Q(x4_reg_451[1]),
        .R(ap_CS_fsm_state7));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \x_1_reg_1198[0]_i_1 
       (.I0(\x_reg_369_reg_n_0_[0] ),
        .I1(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(x_1_reg_1198_reg__0[0]),
        .O(x_1_fu_610_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \x_1_reg_1198[1]_i_1 
       (.I0(\x_reg_369_reg_n_0_[0] ),
        .I1(x_1_reg_1198_reg__0[0]),
        .I2(\x_reg_369_reg_n_0_[1] ),
        .I3(x_phi_fu_373_p41),
        .I4(x_1_reg_1198_reg__0[1]),
        .O(x_1_fu_610_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \x_1_reg_1198[2]_i_1 
       (.I0(x_phi_fu_373_p4),
        .I1(x_1_reg_1198_reg__0[1]),
        .I2(\x_reg_369_reg_n_0_[1] ),
        .I3(\x_reg_369_reg_n_0_[2] ),
        .I4(x_phi_fu_373_p41),
        .I5(x_1_reg_1198_reg__0[2]),
        .O(x_1_fu_610_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_1_reg_1198[2]_i_2 
       (.I0(x_1_reg_1198_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I4(\x_reg_369_reg_n_0_[0] ),
        .O(x_phi_fu_373_p4));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    \x_1_reg_1198[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond1_reg_1194_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\ap_CS_fsm[2]_i_2_n_0 ),
        .O(x_1_reg_11980));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \x_1_reg_1198[3]_i_2 
       (.I0(x_1_reg_1198_reg__0[2]),
        .I1(\x_reg_369_reg_n_0_[2] ),
        .I2(\x_1_reg_1198[3]_i_3_n_0 ),
        .I3(\x_reg_369_reg_n_0_[3] ),
        .I4(x_phi_fu_373_p41),
        .I5(x_1_reg_1198_reg__0[3]),
        .O(x_1_fu_610_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \x_1_reg_1198[3]_i_3 
       (.I0(\x_reg_369_reg_n_0_[1] ),
        .I1(x_1_reg_1198_reg__0[1]),
        .I2(\x_reg_369_reg_n_0_[0] ),
        .I3(x_phi_fu_373_p41),
        .I4(x_1_reg_1198_reg__0[0]),
        .O(\x_1_reg_1198[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_1_reg_1198[3]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\exitcond1_reg_1194_reg_n_0_[0] ),
        .O(x_phi_fu_373_p41));
  FDRE \x_1_reg_1198_reg[0] 
       (.C(ap_clk),
        .CE(x_1_reg_11980),
        .D(x_1_fu_610_p2[0]),
        .Q(x_1_reg_1198_reg__0[0]),
        .R(1'b0));
  FDRE \x_1_reg_1198_reg[1] 
       (.C(ap_clk),
        .CE(x_1_reg_11980),
        .D(x_1_fu_610_p2[1]),
        .Q(x_1_reg_1198_reg__0[1]),
        .R(1'b0));
  FDRE \x_1_reg_1198_reg[2] 
       (.C(ap_clk),
        .CE(x_1_reg_11980),
        .D(x_1_fu_610_p2[2]),
        .Q(x_1_reg_1198_reg__0[2]),
        .R(1'b0));
  FDRE \x_1_reg_1198_reg[3] 
       (.C(ap_clk),
        .CE(x_1_reg_11980),
        .D(x_1_fu_610_p2[3]),
        .Q(x_1_reg_1198_reg__0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h45557555)) 
    \x_2_reg_1207[0]_i_1 
       (.I0(x1_reg_381[0]),
        .I1(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(x_2_reg_1207_reg__0[0]),
        .O(x_2_fu_631_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \x_2_reg_1207[1]_i_1 
       (.I0(x1_reg_381[0]),
        .I1(x_2_reg_1207_reg__0[0]),
        .I2(x1_reg_381[1]),
        .I3(x1_phi_fu_385_p41),
        .I4(x_2_reg_1207_reg__0[1]),
        .O(x_2_fu_631_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \x_2_reg_1207[2]_i_1 
       (.I0(x1_phi_fu_385_p4),
        .I1(x_2_reg_1207_reg__0[1]),
        .I2(x1_reg_381[1]),
        .I3(x1_reg_381[2]),
        .I4(x1_phi_fu_385_p41),
        .I5(x_2_reg_1207_reg__0[2]),
        .O(x_2_fu_631_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_2_reg_1207[2]_i_2 
       (.I0(x_2_reg_1207_reg__0[0]),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I4(x1_reg_381[0]),
        .O(x1_phi_fu_385_p4));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \x_2_reg_1207[3]_i_1 
       (.I0(x_2_reg_1207_reg__0[2]),
        .I1(x1_reg_381[2]),
        .I2(\x_2_reg_1207[3]_i_2_n_0 ),
        .I3(x1_reg_381[3]),
        .I4(x1_phi_fu_385_p41),
        .I5(x_2_reg_1207_reg__0[3]),
        .O(x_2_fu_631_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \x_2_reg_1207[3]_i_2 
       (.I0(x1_reg_381[1]),
        .I1(x_2_reg_1207_reg__0[1]),
        .I2(x1_reg_381[0]),
        .I3(x1_phi_fu_385_p41),
        .I4(x_2_reg_1207_reg__0[0]),
        .O(\x_2_reg_1207[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAA20000)) 
    \x_2_reg_1207[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond4_reg_1203_reg_n_0_[0] ),
        .I3(\inStream_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp1_iter0),
        .O(x_2_reg_12070));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \x_2_reg_1207[4]_i_2 
       (.I0(x_2_reg_1207_reg__0[3]),
        .I1(x1_reg_381[3]),
        .I2(\x_2_reg_1207[4]_i_3_n_0 ),
        .I3(x1_reg_381[4]),
        .I4(x1_phi_fu_385_p41),
        .I5(x_2_reg_1207_reg__0[4]),
        .O(x_2_fu_631_p2[4]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \x_2_reg_1207[4]_i_3 
       (.I0(x1_phi_fu_385_p4),
        .I1(x_2_reg_1207_reg__0[1]),
        .I2(x1_reg_381[1]),
        .I3(x1_reg_381[2]),
        .I4(x1_phi_fu_385_p41),
        .I5(x_2_reg_1207_reg__0[2]),
        .O(\x_2_reg_1207[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_2_reg_1207[4]_i_4 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\exitcond4_reg_1203_reg_n_0_[0] ),
        .O(x1_phi_fu_385_p41));
  FDRE \x_2_reg_1207_reg[0] 
       (.C(ap_clk),
        .CE(x_2_reg_12070),
        .D(x_2_fu_631_p2[0]),
        .Q(x_2_reg_1207_reg__0[0]),
        .R(1'b0));
  FDRE \x_2_reg_1207_reg[1] 
       (.C(ap_clk),
        .CE(x_2_reg_12070),
        .D(x_2_fu_631_p2[1]),
        .Q(x_2_reg_1207_reg__0[1]),
        .R(1'b0));
  FDRE \x_2_reg_1207_reg[2] 
       (.C(ap_clk),
        .CE(x_2_reg_12070),
        .D(x_2_fu_631_p2[2]),
        .Q(x_2_reg_1207_reg__0[2]),
        .R(1'b0));
  FDRE \x_2_reg_1207_reg[3] 
       (.C(ap_clk),
        .CE(x_2_reg_12070),
        .D(x_2_fu_631_p2[3]),
        .Q(x_2_reg_1207_reg__0[3]),
        .R(1'b0));
  FDRE \x_2_reg_1207_reg[4] 
       (.C(ap_clk),
        .CE(x_2_reg_12070),
        .D(x_2_fu_631_p2[4]),
        .Q(x_2_reg_1207_reg__0[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_assign_reg_484[0]_i_1 
       (.I0(x_assign_reg_484[0]),
        .O(x_4_fu_956_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h62666666)) 
    \x_assign_reg_484[1]_i_1 
       (.I0(x_assign_reg_484[0]),
        .I1(x_assign_reg_484[1]),
        .I2(x_assign_reg_484[2]),
        .I3(x_assign_reg_484[4]),
        .I4(x_assign_reg_484[3]),
        .O(x_4_fu_956_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_assign_reg_484[2]_i_1 
       (.I0(x_assign_reg_484[2]),
        .I1(x_assign_reg_484[0]),
        .I2(x_assign_reg_484[1]),
        .O(x_4_fu_956_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h7B7F8080)) 
    \x_assign_reg_484[3]_i_1 
       (.I0(x_assign_reg_484[0]),
        .I1(x_assign_reg_484[1]),
        .I2(x_assign_reg_484[2]),
        .I3(x_assign_reg_484[4]),
        .I4(x_assign_reg_484[3]),
        .O(x_4_fu_956_p2[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \x_assign_reg_484[4]_i_1 
       (.I0(\x_assign_reg_484[4]_i_4_n_0 ),
        .I1(ap_CS_fsm_state10),
        .O(indvar_flatten6_reg_462));
  LUT1 #(
    .INIT(2'h1)) 
    \x_assign_reg_484[4]_i_2 
       (.I0(\x_assign_reg_484[4]_i_4_n_0 ),
        .O(indvar_flatten6_reg_4620));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h7B80FF00)) 
    \x_assign_reg_484[4]_i_3 
       (.I0(x_assign_reg_484[0]),
        .I1(x_assign_reg_484[1]),
        .I2(x_assign_reg_484[2]),
        .I3(x_assign_reg_484[4]),
        .I4(x_assign_reg_484[3]),
        .O(x_4_fu_956_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \x_assign_reg_484[4]_i_4 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(grp_fixed_point_mul_fu_588_n_25),
        .I2(exitcond_flatten8_fu_820_p2),
        .O(\x_assign_reg_484[4]_i_4_n_0 ));
  FDRE \x_assign_reg_484_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(x_4_fu_956_p2[0]),
        .Q(x_assign_reg_484[0]),
        .R(indvar_flatten6_reg_462));
  FDRE \x_assign_reg_484_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(x_4_fu_956_p2[1]),
        .Q(x_assign_reg_484[1]),
        .R(indvar_flatten6_reg_462));
  FDRE \x_assign_reg_484_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(x_4_fu_956_p2[2]),
        .Q(x_assign_reg_484[2]),
        .R(indvar_flatten6_reg_462));
  FDRE \x_assign_reg_484_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(x_4_fu_956_p2[3]),
        .Q(x_assign_reg_484[3]),
        .R(indvar_flatten6_reg_462));
  FDRE \x_assign_reg_484_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten6_reg_4620),
        .D(x_4_fu_956_p2[4]),
        .Q(x_assign_reg_484[4]),
        .R(indvar_flatten6_reg_462));
  FDRE \x_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we0),
        .D(x_1_reg_1198_reg__0[0]),
        .Q(\x_reg_369_reg_n_0_[0] ),
        .R(x_reg_369));
  FDRE \x_reg_369_reg[1] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we0),
        .D(x_1_reg_1198_reg__0[1]),
        .Q(\x_reg_369_reg_n_0_[1] ),
        .R(x_reg_369));
  FDRE \x_reg_369_reg[2] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we0),
        .D(x_1_reg_1198_reg__0[2]),
        .Q(\x_reg_369_reg_n_0_[2] ),
        .R(x_reg_369));
  FDSE \x_reg_369_reg[3] 
       (.C(ap_clk),
        .CE(lineBuffer_0_we0),
        .D(x_1_reg_1198_reg__0[3]),
        .Q(\x_reg_369_reg_n_0_[3] ),
        .S(x_reg_369));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAA8AAA)) 
    \y3_reg_404[0]_i_1 
       (.I0(y3_reg_404[0]),
        .I1(exitcond_flatten_reg_1218),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(tmp_2_mid2_v_reg_1227[0]),
        .I5(ap_CS_fsm_state7),
        .O(\y3_reg_404[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BAAA8AAA)) 
    \y3_reg_404[1]_i_1 
       (.I0(y3_reg_404[1]),
        .I1(exitcond_flatten_reg_1218),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(tmp_2_mid2_v_reg_1227[1]),
        .I5(ap_CS_fsm_state7),
        .O(\y3_reg_404[1]_i_1_n_0 ));
  FDRE \y3_reg_404_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y3_reg_404[0]_i_1_n_0 ),
        .Q(y3_reg_404[0]),
        .R(1'b0));
  FDRE \y3_reg_404_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\y3_reg_404[1]_i_1_n_0 ),
        .Q(y3_reg_404[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_assign_reg_473[0]_i_1 
       (.I0(y_assign_reg_473_reg__0[0]),
        .O(y_s_fu_846_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_assign_reg_473[1]_i_1 
       (.I0(y_assign_reg_473_reg__0[0]),
        .I1(y_assign_reg_473_reg__0[1]),
        .O(y_s_fu_846_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_assign_reg_473[2]_i_1 
       (.I0(y_assign_reg_473_reg__0[0]),
        .I1(y_assign_reg_473_reg__0[1]),
        .I2(y_assign_reg_473_reg__0[2]),
        .O(y_s_fu_846_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_assign_reg_473[3]_i_1 
       (.I0(y_assign_reg_473_reg__0[2]),
        .I1(y_assign_reg_473_reg__0[1]),
        .I2(y_assign_reg_473_reg__0[0]),
        .I3(y_assign_reg_473_reg__0[3]),
        .O(y_s_fu_846_p2[3]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \y_assign_reg_473[4]_i_1 
       (.I0(x_assign_reg_484[3]),
        .I1(x_assign_reg_484[4]),
        .I2(x_assign_reg_484[2]),
        .I3(x_assign_reg_484[1]),
        .I4(x_assign_reg_484[0]),
        .I5(\x_assign_reg_484[4]_i_4_n_0 ),
        .O(y_assign_reg_473));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_assign_reg_473[4]_i_2 
       (.I0(y_assign_reg_473_reg__0[3]),
        .I1(y_assign_reg_473_reg__0[0]),
        .I2(y_assign_reg_473_reg__0[1]),
        .I3(y_assign_reg_473_reg__0[2]),
        .I4(y_assign_reg_473_reg__0[4]),
        .O(y_s_fu_846_p2[4]));
  FDRE \y_assign_reg_473_reg[0] 
       (.C(ap_clk),
        .CE(y_assign_reg_473),
        .D(y_s_fu_846_p2[0]),
        .Q(y_assign_reg_473_reg__0[0]),
        .R(indvar_flatten6_reg_462));
  FDRE \y_assign_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(y_assign_reg_473),
        .D(y_s_fu_846_p2[1]),
        .Q(y_assign_reg_473_reg__0[1]),
        .R(indvar_flatten6_reg_462));
  FDRE \y_assign_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(y_assign_reg_473),
        .D(y_s_fu_846_p2[2]),
        .Q(y_assign_reg_473_reg__0[2]),
        .R(indvar_flatten6_reg_462));
  FDRE \y_assign_reg_473_reg[3] 
       (.C(ap_clk),
        .CE(y_assign_reg_473),
        .D(y_s_fu_846_p2[3]),
        .Q(y_assign_reg_473_reg__0[3]),
        .R(indvar_flatten6_reg_462));
  FDRE \y_assign_reg_473_reg[4] 
       (.C(ap_clk),
        .CE(y_assign_reg_473),
        .D(y_s_fu_846_p2[4]),
        .Q(y_assign_reg_473_reg__0[4]),
        .R(indvar_flatten6_reg_462));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_k3x3_CTRL_s_axi" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_k3x3_CTRL_s_axi
   (D,
    SR,
    \int_kernel_8_reg[0]_0 ,
    \ap_CS_fsm_reg[0] ,
    \int_kernel_0_reg[31]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    \ctrl_read_reg_1189_reg[0] ,
    \b_assign_reg_132_reg[31] ,
    \b_assign_reg_132_reg[31]_0 ,
    \int_kernel_1_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_1 ,
    \int_kernel_2_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_2 ,
    \int_kernel_3_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_3 ,
    \int_kernel_4_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_4 ,
    \int_kernel_5_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_5 ,
    \int_kernel_6_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_6 ,
    \int_kernel_7_reg[31]_0 ,
    \b_assign_reg_132_reg[31]_7 ,
    \int_kernel_8_reg[31]_0 ,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WREADY,
    interrupt,
    s_axi_CTRL_BVALID,
    Q,
    ap_NS_fsm3,
    ap_enable_reg_pp0_iter0,
    \x_1_reg_1198_reg[0] ,
    \exitcond1_reg_1194_reg[0] ,
    \inStream_V_data_V_0_state_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    \outStream_V_data_V_1_state_reg[1] ,
    \outStream_V_keep_V_1_state_reg[1] ,
    \outStream_V_dest_V_1_state_reg[1] ,
    \outStream_V_last_V_1_state_reg[1] ,
    \outStream_V_id_V_1_state_reg[1] ,
    \outStream_V_strb_V_1_state_reg[1] ,
    \outStream_V_user_V_1_state_reg[1] ,
    s_axi_CTRL_ARADDR,
    p_71_in,
    ctrl_read_reg_1189,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WSTRB);
  output [1:0]D;
  output [0:0]SR;
  output [0:0]\int_kernel_8_reg[0]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output [1:0]\int_kernel_0_reg[31]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output \ctrl_read_reg_1189_reg[0] ;
  output [30:0]\b_assign_reg_132_reg[31] ;
  output [31:0]\b_assign_reg_132_reg[31]_0 ;
  output [0:0]\int_kernel_1_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_1 ;
  output [0:0]\int_kernel_2_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_2 ;
  output [0:0]\int_kernel_3_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_3 ;
  output [0:0]\int_kernel_4_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_4 ;
  output [0:0]\int_kernel_5_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_5 ;
  output [0:0]\int_kernel_6_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_6 ;
  output [0:0]\int_kernel_7_reg[31]_0 ;
  output [31:0]\b_assign_reg_132_reg[31]_7 ;
  output [0:0]\int_kernel_8_reg[31]_0 ;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_RVALID;
  output [31:0]s_axi_CTRL_RDATA;
  output s_axi_CTRL_AWREADY;
  output s_axi_CTRL_WREADY;
  output interrupt;
  output s_axi_CTRL_BVALID;
  input [2:0]Q;
  input ap_NS_fsm3;
  input ap_enable_reg_pp0_iter0;
  input \x_1_reg_1198_reg[0] ;
  input \exitcond1_reg_1194_reg[0] ;
  input \inStream_V_data_V_0_state_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]\outStream_V_data_V_1_state_reg[1] ;
  input [0:0]\outStream_V_keep_V_1_state_reg[1] ;
  input [0:0]\outStream_V_dest_V_1_state_reg[1] ;
  input [0:0]\outStream_V_last_V_1_state_reg[1] ;
  input [0:0]\outStream_V_id_V_1_state_reg[1] ;
  input [0:0]\outStream_V_strb_V_1_state_reg[1] ;
  input [0:0]\outStream_V_user_V_1_state_reg[1] ;
  input [6:0]s_axi_CTRL_ARADDR;
  input p_71_in;
  input ctrl_read_reg_1189;
  input ap_clk;
  input [6:0]s_axi_CTRL_AWADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [3:0]s_axi_CTRL_WSTRB;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_NS_fsm3;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire \b_assign_reg_132[12]_i_3__0_n_0 ;
  wire \b_assign_reg_132[12]_i_3__1_n_0 ;
  wire \b_assign_reg_132[12]_i_3__2_n_0 ;
  wire \b_assign_reg_132[12]_i_3__3_n_0 ;
  wire \b_assign_reg_132[12]_i_3__4_n_0 ;
  wire \b_assign_reg_132[12]_i_3__5_n_0 ;
  wire \b_assign_reg_132[12]_i_3__6_n_0 ;
  wire \b_assign_reg_132[12]_i_3__7_n_0 ;
  wire \b_assign_reg_132[12]_i_3_n_0 ;
  wire \b_assign_reg_132[12]_i_4__0_n_0 ;
  wire \b_assign_reg_132[12]_i_4__1_n_0 ;
  wire \b_assign_reg_132[12]_i_4__2_n_0 ;
  wire \b_assign_reg_132[12]_i_4__3_n_0 ;
  wire \b_assign_reg_132[12]_i_4__4_n_0 ;
  wire \b_assign_reg_132[12]_i_4__5_n_0 ;
  wire \b_assign_reg_132[12]_i_4__6_n_0 ;
  wire \b_assign_reg_132[12]_i_4__7_n_0 ;
  wire \b_assign_reg_132[12]_i_4_n_0 ;
  wire \b_assign_reg_132[12]_i_5__0_n_0 ;
  wire \b_assign_reg_132[12]_i_5__1_n_0 ;
  wire \b_assign_reg_132[12]_i_5__2_n_0 ;
  wire \b_assign_reg_132[12]_i_5__3_n_0 ;
  wire \b_assign_reg_132[12]_i_5__4_n_0 ;
  wire \b_assign_reg_132[12]_i_5__5_n_0 ;
  wire \b_assign_reg_132[12]_i_5__6_n_0 ;
  wire \b_assign_reg_132[12]_i_5__7_n_0 ;
  wire \b_assign_reg_132[12]_i_5_n_0 ;
  wire \b_assign_reg_132[12]_i_6__0_n_0 ;
  wire \b_assign_reg_132[12]_i_6__1_n_0 ;
  wire \b_assign_reg_132[12]_i_6__2_n_0 ;
  wire \b_assign_reg_132[12]_i_6__3_n_0 ;
  wire \b_assign_reg_132[12]_i_6__4_n_0 ;
  wire \b_assign_reg_132[12]_i_6__5_n_0 ;
  wire \b_assign_reg_132[12]_i_6__6_n_0 ;
  wire \b_assign_reg_132[12]_i_6__7_n_0 ;
  wire \b_assign_reg_132[12]_i_6_n_0 ;
  wire \b_assign_reg_132[16]_i_3__0_n_0 ;
  wire \b_assign_reg_132[16]_i_3__1_n_0 ;
  wire \b_assign_reg_132[16]_i_3__2_n_0 ;
  wire \b_assign_reg_132[16]_i_3__3_n_0 ;
  wire \b_assign_reg_132[16]_i_3__4_n_0 ;
  wire \b_assign_reg_132[16]_i_3__5_n_0 ;
  wire \b_assign_reg_132[16]_i_3__6_n_0 ;
  wire \b_assign_reg_132[16]_i_3__7_n_0 ;
  wire \b_assign_reg_132[16]_i_3_n_0 ;
  wire \b_assign_reg_132[16]_i_4__0_n_0 ;
  wire \b_assign_reg_132[16]_i_4__1_n_0 ;
  wire \b_assign_reg_132[16]_i_4__2_n_0 ;
  wire \b_assign_reg_132[16]_i_4__3_n_0 ;
  wire \b_assign_reg_132[16]_i_4__4_n_0 ;
  wire \b_assign_reg_132[16]_i_4__5_n_0 ;
  wire \b_assign_reg_132[16]_i_4__6_n_0 ;
  wire \b_assign_reg_132[16]_i_4__7_n_0 ;
  wire \b_assign_reg_132[16]_i_4_n_0 ;
  wire \b_assign_reg_132[16]_i_5__0_n_0 ;
  wire \b_assign_reg_132[16]_i_5__1_n_0 ;
  wire \b_assign_reg_132[16]_i_5__2_n_0 ;
  wire \b_assign_reg_132[16]_i_5__3_n_0 ;
  wire \b_assign_reg_132[16]_i_5__4_n_0 ;
  wire \b_assign_reg_132[16]_i_5__5_n_0 ;
  wire \b_assign_reg_132[16]_i_5__6_n_0 ;
  wire \b_assign_reg_132[16]_i_5__7_n_0 ;
  wire \b_assign_reg_132[16]_i_5_n_0 ;
  wire \b_assign_reg_132[16]_i_6__0_n_0 ;
  wire \b_assign_reg_132[16]_i_6__1_n_0 ;
  wire \b_assign_reg_132[16]_i_6__2_n_0 ;
  wire \b_assign_reg_132[16]_i_6__3_n_0 ;
  wire \b_assign_reg_132[16]_i_6__4_n_0 ;
  wire \b_assign_reg_132[16]_i_6__5_n_0 ;
  wire \b_assign_reg_132[16]_i_6__6_n_0 ;
  wire \b_assign_reg_132[16]_i_6__7_n_0 ;
  wire \b_assign_reg_132[16]_i_6_n_0 ;
  wire \b_assign_reg_132[20]_i_3__0_n_0 ;
  wire \b_assign_reg_132[20]_i_3__1_n_0 ;
  wire \b_assign_reg_132[20]_i_3__2_n_0 ;
  wire \b_assign_reg_132[20]_i_3__3_n_0 ;
  wire \b_assign_reg_132[20]_i_3__4_n_0 ;
  wire \b_assign_reg_132[20]_i_3__5_n_0 ;
  wire \b_assign_reg_132[20]_i_3__6_n_0 ;
  wire \b_assign_reg_132[20]_i_3__7_n_0 ;
  wire \b_assign_reg_132[20]_i_3_n_0 ;
  wire \b_assign_reg_132[20]_i_4__0_n_0 ;
  wire \b_assign_reg_132[20]_i_4__1_n_0 ;
  wire \b_assign_reg_132[20]_i_4__2_n_0 ;
  wire \b_assign_reg_132[20]_i_4__3_n_0 ;
  wire \b_assign_reg_132[20]_i_4__4_n_0 ;
  wire \b_assign_reg_132[20]_i_4__5_n_0 ;
  wire \b_assign_reg_132[20]_i_4__6_n_0 ;
  wire \b_assign_reg_132[20]_i_4__7_n_0 ;
  wire \b_assign_reg_132[20]_i_4_n_0 ;
  wire \b_assign_reg_132[20]_i_5__0_n_0 ;
  wire \b_assign_reg_132[20]_i_5__1_n_0 ;
  wire \b_assign_reg_132[20]_i_5__2_n_0 ;
  wire \b_assign_reg_132[20]_i_5__3_n_0 ;
  wire \b_assign_reg_132[20]_i_5__4_n_0 ;
  wire \b_assign_reg_132[20]_i_5__5_n_0 ;
  wire \b_assign_reg_132[20]_i_5__6_n_0 ;
  wire \b_assign_reg_132[20]_i_5__7_n_0 ;
  wire \b_assign_reg_132[20]_i_5_n_0 ;
  wire \b_assign_reg_132[20]_i_6__0_n_0 ;
  wire \b_assign_reg_132[20]_i_6__1_n_0 ;
  wire \b_assign_reg_132[20]_i_6__2_n_0 ;
  wire \b_assign_reg_132[20]_i_6__3_n_0 ;
  wire \b_assign_reg_132[20]_i_6__4_n_0 ;
  wire \b_assign_reg_132[20]_i_6__5_n_0 ;
  wire \b_assign_reg_132[20]_i_6__6_n_0 ;
  wire \b_assign_reg_132[20]_i_6__7_n_0 ;
  wire \b_assign_reg_132[20]_i_6_n_0 ;
  wire \b_assign_reg_132[24]_i_3__0_n_0 ;
  wire \b_assign_reg_132[24]_i_3__1_n_0 ;
  wire \b_assign_reg_132[24]_i_3__2_n_0 ;
  wire \b_assign_reg_132[24]_i_3__3_n_0 ;
  wire \b_assign_reg_132[24]_i_3__4_n_0 ;
  wire \b_assign_reg_132[24]_i_3__5_n_0 ;
  wire \b_assign_reg_132[24]_i_3__6_n_0 ;
  wire \b_assign_reg_132[24]_i_3__7_n_0 ;
  wire \b_assign_reg_132[24]_i_3_n_0 ;
  wire \b_assign_reg_132[24]_i_4__0_n_0 ;
  wire \b_assign_reg_132[24]_i_4__1_n_0 ;
  wire \b_assign_reg_132[24]_i_4__2_n_0 ;
  wire \b_assign_reg_132[24]_i_4__3_n_0 ;
  wire \b_assign_reg_132[24]_i_4__4_n_0 ;
  wire \b_assign_reg_132[24]_i_4__5_n_0 ;
  wire \b_assign_reg_132[24]_i_4__6_n_0 ;
  wire \b_assign_reg_132[24]_i_4__7_n_0 ;
  wire \b_assign_reg_132[24]_i_4_n_0 ;
  wire \b_assign_reg_132[24]_i_5__0_n_0 ;
  wire \b_assign_reg_132[24]_i_5__1_n_0 ;
  wire \b_assign_reg_132[24]_i_5__2_n_0 ;
  wire \b_assign_reg_132[24]_i_5__3_n_0 ;
  wire \b_assign_reg_132[24]_i_5__4_n_0 ;
  wire \b_assign_reg_132[24]_i_5__5_n_0 ;
  wire \b_assign_reg_132[24]_i_5__6_n_0 ;
  wire \b_assign_reg_132[24]_i_5__7_n_0 ;
  wire \b_assign_reg_132[24]_i_5_n_0 ;
  wire \b_assign_reg_132[24]_i_6__0_n_0 ;
  wire \b_assign_reg_132[24]_i_6__1_n_0 ;
  wire \b_assign_reg_132[24]_i_6__2_n_0 ;
  wire \b_assign_reg_132[24]_i_6__3_n_0 ;
  wire \b_assign_reg_132[24]_i_6__4_n_0 ;
  wire \b_assign_reg_132[24]_i_6__5_n_0 ;
  wire \b_assign_reg_132[24]_i_6__6_n_0 ;
  wire \b_assign_reg_132[24]_i_6__7_n_0 ;
  wire \b_assign_reg_132[24]_i_6_n_0 ;
  wire \b_assign_reg_132[28]_i_3__0_n_0 ;
  wire \b_assign_reg_132[28]_i_3__1_n_0 ;
  wire \b_assign_reg_132[28]_i_3__2_n_0 ;
  wire \b_assign_reg_132[28]_i_3__3_n_0 ;
  wire \b_assign_reg_132[28]_i_3__4_n_0 ;
  wire \b_assign_reg_132[28]_i_3__5_n_0 ;
  wire \b_assign_reg_132[28]_i_3__6_n_0 ;
  wire \b_assign_reg_132[28]_i_3__7_n_0 ;
  wire \b_assign_reg_132[28]_i_3_n_0 ;
  wire \b_assign_reg_132[28]_i_4__0_n_0 ;
  wire \b_assign_reg_132[28]_i_4__1_n_0 ;
  wire \b_assign_reg_132[28]_i_4__2_n_0 ;
  wire \b_assign_reg_132[28]_i_4__3_n_0 ;
  wire \b_assign_reg_132[28]_i_4__4_n_0 ;
  wire \b_assign_reg_132[28]_i_4__5_n_0 ;
  wire \b_assign_reg_132[28]_i_4__6_n_0 ;
  wire \b_assign_reg_132[28]_i_4__7_n_0 ;
  wire \b_assign_reg_132[28]_i_4_n_0 ;
  wire \b_assign_reg_132[28]_i_5__0_n_0 ;
  wire \b_assign_reg_132[28]_i_5__1_n_0 ;
  wire \b_assign_reg_132[28]_i_5__2_n_0 ;
  wire \b_assign_reg_132[28]_i_5__3_n_0 ;
  wire \b_assign_reg_132[28]_i_5__4_n_0 ;
  wire \b_assign_reg_132[28]_i_5__5_n_0 ;
  wire \b_assign_reg_132[28]_i_5__6_n_0 ;
  wire \b_assign_reg_132[28]_i_5__7_n_0 ;
  wire \b_assign_reg_132[28]_i_5_n_0 ;
  wire \b_assign_reg_132[28]_i_6__0_n_0 ;
  wire \b_assign_reg_132[28]_i_6__1_n_0 ;
  wire \b_assign_reg_132[28]_i_6__2_n_0 ;
  wire \b_assign_reg_132[28]_i_6__3_n_0 ;
  wire \b_assign_reg_132[28]_i_6__4_n_0 ;
  wire \b_assign_reg_132[28]_i_6__5_n_0 ;
  wire \b_assign_reg_132[28]_i_6__6_n_0 ;
  wire \b_assign_reg_132[28]_i_6__7_n_0 ;
  wire \b_assign_reg_132[28]_i_6_n_0 ;
  wire \b_assign_reg_132[31]_i_3__0_n_0 ;
  wire \b_assign_reg_132[31]_i_3__1_n_0 ;
  wire \b_assign_reg_132[31]_i_3__2_n_0 ;
  wire \b_assign_reg_132[31]_i_3__3_n_0 ;
  wire \b_assign_reg_132[31]_i_3__4_n_0 ;
  wire \b_assign_reg_132[31]_i_3__5_n_0 ;
  wire \b_assign_reg_132[31]_i_3__6_n_0 ;
  wire \b_assign_reg_132[31]_i_3__7_n_0 ;
  wire \b_assign_reg_132[31]_i_3_n_0 ;
  wire \b_assign_reg_132[31]_i_4__0_n_0 ;
  wire \b_assign_reg_132[31]_i_4__1_n_0 ;
  wire \b_assign_reg_132[31]_i_4__2_n_0 ;
  wire \b_assign_reg_132[31]_i_4__3_n_0 ;
  wire \b_assign_reg_132[31]_i_4__4_n_0 ;
  wire \b_assign_reg_132[31]_i_4__5_n_0 ;
  wire \b_assign_reg_132[31]_i_4__6_n_0 ;
  wire \b_assign_reg_132[31]_i_4__7_n_0 ;
  wire \b_assign_reg_132[31]_i_4_n_0 ;
  wire \b_assign_reg_132[31]_i_5__0_n_0 ;
  wire \b_assign_reg_132[31]_i_5__1_n_0 ;
  wire \b_assign_reg_132[31]_i_5__2_n_0 ;
  wire \b_assign_reg_132[31]_i_5__3_n_0 ;
  wire \b_assign_reg_132[31]_i_5__4_n_0 ;
  wire \b_assign_reg_132[31]_i_5__5_n_0 ;
  wire \b_assign_reg_132[31]_i_5__6_n_0 ;
  wire \b_assign_reg_132[31]_i_5__7_n_0 ;
  wire \b_assign_reg_132[31]_i_5_n_0 ;
  wire \b_assign_reg_132[4]_i_3__0_n_0 ;
  wire \b_assign_reg_132[4]_i_3__1_n_0 ;
  wire \b_assign_reg_132[4]_i_3__2_n_0 ;
  wire \b_assign_reg_132[4]_i_3__3_n_0 ;
  wire \b_assign_reg_132[4]_i_3__4_n_0 ;
  wire \b_assign_reg_132[4]_i_3__5_n_0 ;
  wire \b_assign_reg_132[4]_i_3__6_n_0 ;
  wire \b_assign_reg_132[4]_i_3__7_n_0 ;
  wire \b_assign_reg_132[4]_i_3_n_0 ;
  wire \b_assign_reg_132[4]_i_4__0_n_0 ;
  wire \b_assign_reg_132[4]_i_4__1_n_0 ;
  wire \b_assign_reg_132[4]_i_4__2_n_0 ;
  wire \b_assign_reg_132[4]_i_4__3_n_0 ;
  wire \b_assign_reg_132[4]_i_4__4_n_0 ;
  wire \b_assign_reg_132[4]_i_4__5_n_0 ;
  wire \b_assign_reg_132[4]_i_4__6_n_0 ;
  wire \b_assign_reg_132[4]_i_4__7_n_0 ;
  wire \b_assign_reg_132[4]_i_4_n_0 ;
  wire \b_assign_reg_132[4]_i_5__0_n_0 ;
  wire \b_assign_reg_132[4]_i_5__1_n_0 ;
  wire \b_assign_reg_132[4]_i_5__2_n_0 ;
  wire \b_assign_reg_132[4]_i_5__3_n_0 ;
  wire \b_assign_reg_132[4]_i_5__4_n_0 ;
  wire \b_assign_reg_132[4]_i_5__5_n_0 ;
  wire \b_assign_reg_132[4]_i_5__6_n_0 ;
  wire \b_assign_reg_132[4]_i_5__7_n_0 ;
  wire \b_assign_reg_132[4]_i_5_n_0 ;
  wire \b_assign_reg_132[4]_i_6__0_n_0 ;
  wire \b_assign_reg_132[4]_i_6__1_n_0 ;
  wire \b_assign_reg_132[4]_i_6__2_n_0 ;
  wire \b_assign_reg_132[4]_i_6__3_n_0 ;
  wire \b_assign_reg_132[4]_i_6__4_n_0 ;
  wire \b_assign_reg_132[4]_i_6__5_n_0 ;
  wire \b_assign_reg_132[4]_i_6__6_n_0 ;
  wire \b_assign_reg_132[4]_i_6__7_n_0 ;
  wire \b_assign_reg_132[4]_i_6_n_0 ;
  wire \b_assign_reg_132[4]_i_7__0_n_0 ;
  wire \b_assign_reg_132[4]_i_7__1_n_0 ;
  wire \b_assign_reg_132[4]_i_7__2_n_0 ;
  wire \b_assign_reg_132[4]_i_7__3_n_0 ;
  wire \b_assign_reg_132[4]_i_7__4_n_0 ;
  wire \b_assign_reg_132[4]_i_7__5_n_0 ;
  wire \b_assign_reg_132[4]_i_7__6_n_0 ;
  wire \b_assign_reg_132[4]_i_7__7_n_0 ;
  wire \b_assign_reg_132[4]_i_7_n_0 ;
  wire \b_assign_reg_132[8]_i_3__0_n_0 ;
  wire \b_assign_reg_132[8]_i_3__1_n_0 ;
  wire \b_assign_reg_132[8]_i_3__2_n_0 ;
  wire \b_assign_reg_132[8]_i_3__3_n_0 ;
  wire \b_assign_reg_132[8]_i_3__4_n_0 ;
  wire \b_assign_reg_132[8]_i_3__5_n_0 ;
  wire \b_assign_reg_132[8]_i_3__6_n_0 ;
  wire \b_assign_reg_132[8]_i_3__7_n_0 ;
  wire \b_assign_reg_132[8]_i_3_n_0 ;
  wire \b_assign_reg_132[8]_i_4__0_n_0 ;
  wire \b_assign_reg_132[8]_i_4__1_n_0 ;
  wire \b_assign_reg_132[8]_i_4__2_n_0 ;
  wire \b_assign_reg_132[8]_i_4__3_n_0 ;
  wire \b_assign_reg_132[8]_i_4__4_n_0 ;
  wire \b_assign_reg_132[8]_i_4__5_n_0 ;
  wire \b_assign_reg_132[8]_i_4__6_n_0 ;
  wire \b_assign_reg_132[8]_i_4__7_n_0 ;
  wire \b_assign_reg_132[8]_i_4_n_0 ;
  wire \b_assign_reg_132[8]_i_5__0_n_0 ;
  wire \b_assign_reg_132[8]_i_5__1_n_0 ;
  wire \b_assign_reg_132[8]_i_5__2_n_0 ;
  wire \b_assign_reg_132[8]_i_5__3_n_0 ;
  wire \b_assign_reg_132[8]_i_5__4_n_0 ;
  wire \b_assign_reg_132[8]_i_5__5_n_0 ;
  wire \b_assign_reg_132[8]_i_5__6_n_0 ;
  wire \b_assign_reg_132[8]_i_5__7_n_0 ;
  wire \b_assign_reg_132[8]_i_5_n_0 ;
  wire \b_assign_reg_132[8]_i_6__0_n_0 ;
  wire \b_assign_reg_132[8]_i_6__1_n_0 ;
  wire \b_assign_reg_132[8]_i_6__2_n_0 ;
  wire \b_assign_reg_132[8]_i_6__3_n_0 ;
  wire \b_assign_reg_132[8]_i_6__4_n_0 ;
  wire \b_assign_reg_132[8]_i_6__5_n_0 ;
  wire \b_assign_reg_132[8]_i_6__6_n_0 ;
  wire \b_assign_reg_132[8]_i_6__7_n_0 ;
  wire \b_assign_reg_132[8]_i_6_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[12]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[16]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[20]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[24]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[28]_i_2_n_3 ;
  wire [30:0]\b_assign_reg_132_reg[31] ;
  wire [31:0]\b_assign_reg_132_reg[31]_0 ;
  wire [31:0]\b_assign_reg_132_reg[31]_1 ;
  wire [31:0]\b_assign_reg_132_reg[31]_2 ;
  wire [31:0]\b_assign_reg_132_reg[31]_3 ;
  wire [31:0]\b_assign_reg_132_reg[31]_4 ;
  wire [31:0]\b_assign_reg_132_reg[31]_5 ;
  wire [31:0]\b_assign_reg_132_reg[31]_6 ;
  wire [31:0]\b_assign_reg_132_reg[31]_7 ;
  wire \b_assign_reg_132_reg[31]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[31]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[31]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[4]_i_2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__0_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__1_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__2_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__3_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__4_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__5_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__6_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2__7_n_3 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_0 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_1 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_2 ;
  wire \b_assign_reg_132_reg[8]_i_2_n_3 ;
  wire [0:0]ctrl;
  wire ctrl_read_reg_1189;
  wire \ctrl_read_reg_1189_reg[0] ;
  wire \exitcond1_reg_1194_reg[0] ;
  wire [31:1]\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 ;
  wire [31:1]\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 ;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_done_i_3_n_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_reg_n_0;
  wire [31:0]int_ctrl0;
  wire \int_ctrl[31]_i_1_n_0 ;
  wire \int_ctrl[31]_i_3_n_0 ;
  wire \int_ctrl_reg_n_0_[10] ;
  wire \int_ctrl_reg_n_0_[11] ;
  wire \int_ctrl_reg_n_0_[12] ;
  wire \int_ctrl_reg_n_0_[13] ;
  wire \int_ctrl_reg_n_0_[14] ;
  wire \int_ctrl_reg_n_0_[15] ;
  wire \int_ctrl_reg_n_0_[16] ;
  wire \int_ctrl_reg_n_0_[17] ;
  wire \int_ctrl_reg_n_0_[18] ;
  wire \int_ctrl_reg_n_0_[19] ;
  wire \int_ctrl_reg_n_0_[1] ;
  wire \int_ctrl_reg_n_0_[20] ;
  wire \int_ctrl_reg_n_0_[21] ;
  wire \int_ctrl_reg_n_0_[22] ;
  wire \int_ctrl_reg_n_0_[23] ;
  wire \int_ctrl_reg_n_0_[24] ;
  wire \int_ctrl_reg_n_0_[25] ;
  wire \int_ctrl_reg_n_0_[26] ;
  wire \int_ctrl_reg_n_0_[27] ;
  wire \int_ctrl_reg_n_0_[28] ;
  wire \int_ctrl_reg_n_0_[29] ;
  wire \int_ctrl_reg_n_0_[2] ;
  wire \int_ctrl_reg_n_0_[30] ;
  wire \int_ctrl_reg_n_0_[31] ;
  wire \int_ctrl_reg_n_0_[3] ;
  wire \int_ctrl_reg_n_0_[4] ;
  wire \int_ctrl_reg_n_0_[5] ;
  wire \int_ctrl_reg_n_0_[6] ;
  wire \int_ctrl_reg_n_0_[7] ;
  wire \int_ctrl_reg_n_0_[8] ;
  wire \int_ctrl_reg_n_0_[9] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_kernel_00;
  wire \int_kernel_0[31]_i_1_n_0 ;
  wire [1:0]\int_kernel_0_reg[31]_0 ;
  wire [31:0]int_kernel_10;
  wire \int_kernel_1[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_1_reg[31]_0 ;
  wire [31:0]int_kernel_20;
  wire \int_kernel_2[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_2_reg[31]_0 ;
  wire [31:0]int_kernel_30;
  wire \int_kernel_3[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_3_reg[31]_0 ;
  wire [31:0]int_kernel_40;
  wire \int_kernel_4[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_4_reg[31]_0 ;
  wire [31:0]int_kernel_50;
  wire \int_kernel_5[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_5_reg[31]_0 ;
  wire [31:0]int_kernel_60;
  wire \int_kernel_6[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_6_reg[31]_0 ;
  wire [31:0]int_kernel_70;
  wire \int_kernel_7[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_7_reg[31]_0 ;
  wire [31:0]int_kernel_80;
  wire \int_kernel_8[31]_i_1_n_0 ;
  wire [0:0]\int_kernel_8_reg[0]_0 ;
  wire [0:0]\int_kernel_8_reg[31]_0 ;
  wire interrupt;
  wire [30:1]kernel_0;
  wire [30:1]kernel_1;
  wire [30:1]kernel_2;
  wire [30:1]kernel_3;
  wire [30:1]kernel_4;
  wire [30:1]kernel_5;
  wire [30:1]kernel_6;
  wire [30:1]kernel_7;
  wire [30:1]kernel_8;
  wire [0:0]\outStream_V_data_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_dest_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_id_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_keep_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_last_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_strb_V_1_state_reg[1] ;
  wire [0:0]\outStream_V_user_V_1_state_reg[1] ;
  wire p_0_in;
  wire p_1_in;
  wire p_71_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_4_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata_reg[0]_i_4_n_0 ;
  wire \rdata_reg[1]_i_5_n_0 ;
  wire \rstate[0]_i_1_n_0 ;
  wire [6:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [6:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire \x_1_reg_1198_reg[0] ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__1_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__2_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__3_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__4_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__5_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__6_O_UNCONNECTED ;
  wire [3:2]\NLW_b_assign_reg_132_reg[31]_i_2__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_b_assign_reg_132_reg[31]_i_2__7_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_done),
        .I1(ap_start),
        .I2(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_NS_fsm3),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\x_1_reg_1198_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_rst_n),
        .I4(p_71_in),
        .I5(\x_1_reg_1198_reg[0] ),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'h553F5500)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(\x_1_reg_1198_reg[0] ),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(p_71_in),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [10]),
        .I1(kernel_0[10]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [10]),
        .I1(kernel_1[10]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [10]),
        .I1(kernel_2[10]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [10]),
        .I1(kernel_3[10]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [10]),
        .I1(kernel_4[10]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [10]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [10]),
        .I1(kernel_5[10]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [10]),
        .I1(kernel_6[10]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [10]),
        .I1(kernel_7[10]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [10]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[10]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [10]),
        .I1(kernel_8[10]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [11]),
        .I1(kernel_0[11]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [11]),
        .I1(kernel_1[11]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [11]),
        .I1(kernel_2[11]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [11]),
        .I1(kernel_3[11]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [11]),
        .I1(kernel_4[11]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [11]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [11]),
        .I1(kernel_5[11]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [11]),
        .I1(kernel_6[11]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [11]),
        .I1(kernel_7[11]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[11]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [11]),
        .I1(kernel_8[11]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [12]),
        .I1(kernel_0[12]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [12]),
        .I1(kernel_1[12]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [12]),
        .I1(kernel_2[12]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [12]),
        .I1(kernel_3[12]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [12]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [12]),
        .I1(kernel_4[12]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [12]),
        .I1(kernel_5[12]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [12]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [12]),
        .I1(kernel_6[12]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [12]),
        .I1(kernel_7[12]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [12]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[12]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [12]),
        .I1(kernel_8[12]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [12]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3 
       (.I0(kernel_0[12]),
        .O(\b_assign_reg_132[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__0 
       (.I0(kernel_1[12]),
        .O(\b_assign_reg_132[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__1 
       (.I0(kernel_2[12]),
        .O(\b_assign_reg_132[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__2 
       (.I0(kernel_3[12]),
        .O(\b_assign_reg_132[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__3 
       (.I0(kernel_4[12]),
        .O(\b_assign_reg_132[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__4 
       (.I0(kernel_5[12]),
        .O(\b_assign_reg_132[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__5 
       (.I0(kernel_6[12]),
        .O(\b_assign_reg_132[12]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__6 
       (.I0(kernel_7[12]),
        .O(\b_assign_reg_132[12]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_3__7 
       (.I0(kernel_8[12]),
        .O(\b_assign_reg_132[12]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4 
       (.I0(kernel_0[11]),
        .O(\b_assign_reg_132[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__0 
       (.I0(kernel_1[11]),
        .O(\b_assign_reg_132[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__1 
       (.I0(kernel_2[11]),
        .O(\b_assign_reg_132[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__2 
       (.I0(kernel_3[11]),
        .O(\b_assign_reg_132[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__3 
       (.I0(kernel_4[11]),
        .O(\b_assign_reg_132[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__4 
       (.I0(kernel_5[11]),
        .O(\b_assign_reg_132[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__5 
       (.I0(kernel_6[11]),
        .O(\b_assign_reg_132[12]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__6 
       (.I0(kernel_7[11]),
        .O(\b_assign_reg_132[12]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_4__7 
       (.I0(kernel_8[11]),
        .O(\b_assign_reg_132[12]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5 
       (.I0(kernel_0[10]),
        .O(\b_assign_reg_132[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__0 
       (.I0(kernel_1[10]),
        .O(\b_assign_reg_132[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__1 
       (.I0(kernel_2[10]),
        .O(\b_assign_reg_132[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__2 
       (.I0(kernel_3[10]),
        .O(\b_assign_reg_132[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__3 
       (.I0(kernel_4[10]),
        .O(\b_assign_reg_132[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__4 
       (.I0(kernel_5[10]),
        .O(\b_assign_reg_132[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__5 
       (.I0(kernel_6[10]),
        .O(\b_assign_reg_132[12]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__6 
       (.I0(kernel_7[10]),
        .O(\b_assign_reg_132[12]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_5__7 
       (.I0(kernel_8[10]),
        .O(\b_assign_reg_132[12]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6 
       (.I0(kernel_0[9]),
        .O(\b_assign_reg_132[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__0 
       (.I0(kernel_1[9]),
        .O(\b_assign_reg_132[12]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__1 
       (.I0(kernel_2[9]),
        .O(\b_assign_reg_132[12]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__2 
       (.I0(kernel_3[9]),
        .O(\b_assign_reg_132[12]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__3 
       (.I0(kernel_4[9]),
        .O(\b_assign_reg_132[12]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__4 
       (.I0(kernel_5[9]),
        .O(\b_assign_reg_132[12]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__5 
       (.I0(kernel_6[9]),
        .O(\b_assign_reg_132[12]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__6 
       (.I0(kernel_7[9]),
        .O(\b_assign_reg_132[12]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[12]_i_6__7 
       (.I0(kernel_8[9]),
        .O(\b_assign_reg_132[12]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [13]),
        .I1(kernel_0[13]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [13]),
        .I1(kernel_1[13]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [13]),
        .I1(kernel_2[13]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [13]),
        .I1(kernel_3[13]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [13]),
        .I1(kernel_4[13]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [13]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [13]),
        .I1(kernel_5[13]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [13]),
        .I1(kernel_6[13]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [13]),
        .I1(kernel_7[13]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[13]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [13]),
        .I1(kernel_8[13]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [14]),
        .I1(kernel_0[14]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [14]),
        .I1(kernel_1[14]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [14]),
        .I1(kernel_2[14]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [14]),
        .I1(kernel_3[14]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [14]),
        .I1(kernel_4[14]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [14]),
        .I1(kernel_5[14]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [14]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [14]),
        .I1(kernel_6[14]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [14]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [14]),
        .I1(kernel_7[14]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [14]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[14]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [14]),
        .I1(kernel_8[14]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [15]),
        .I1(kernel_0[15]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [15]),
        .I1(kernel_1[15]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [15]),
        .I1(kernel_2[15]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [15]),
        .I1(kernel_3[15]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [15]),
        .I1(kernel_4[15]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [15]),
        .I1(kernel_5[15]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [15]),
        .I1(kernel_6[15]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [15]),
        .I1(kernel_7[15]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[15]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [15]),
        .I1(kernel_8[15]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [16]),
        .I1(kernel_0[16]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [16]),
        .I1(kernel_1[16]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [16]),
        .I1(kernel_2[16]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [16]),
        .I1(kernel_3[16]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [16]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [16]),
        .I1(kernel_4[16]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [16]),
        .I1(kernel_5[16]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [16]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [16]),
        .I1(kernel_6[16]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [16]),
        .I1(kernel_7[16]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [16]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[16]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [16]),
        .I1(kernel_8[16]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [16]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3 
       (.I0(kernel_0[16]),
        .O(\b_assign_reg_132[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__0 
       (.I0(kernel_1[16]),
        .O(\b_assign_reg_132[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__1 
       (.I0(kernel_2[16]),
        .O(\b_assign_reg_132[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__2 
       (.I0(kernel_3[16]),
        .O(\b_assign_reg_132[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__3 
       (.I0(kernel_4[16]),
        .O(\b_assign_reg_132[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__4 
       (.I0(kernel_5[16]),
        .O(\b_assign_reg_132[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__5 
       (.I0(kernel_6[16]),
        .O(\b_assign_reg_132[16]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__6 
       (.I0(kernel_7[16]),
        .O(\b_assign_reg_132[16]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_3__7 
       (.I0(kernel_8[16]),
        .O(\b_assign_reg_132[16]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4 
       (.I0(kernel_0[15]),
        .O(\b_assign_reg_132[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__0 
       (.I0(kernel_1[15]),
        .O(\b_assign_reg_132[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__1 
       (.I0(kernel_2[15]),
        .O(\b_assign_reg_132[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__2 
       (.I0(kernel_3[15]),
        .O(\b_assign_reg_132[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__3 
       (.I0(kernel_4[15]),
        .O(\b_assign_reg_132[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__4 
       (.I0(kernel_5[15]),
        .O(\b_assign_reg_132[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__5 
       (.I0(kernel_6[15]),
        .O(\b_assign_reg_132[16]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__6 
       (.I0(kernel_7[15]),
        .O(\b_assign_reg_132[16]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_4__7 
       (.I0(kernel_8[15]),
        .O(\b_assign_reg_132[16]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5 
       (.I0(kernel_0[14]),
        .O(\b_assign_reg_132[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__0 
       (.I0(kernel_1[14]),
        .O(\b_assign_reg_132[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__1 
       (.I0(kernel_2[14]),
        .O(\b_assign_reg_132[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__2 
       (.I0(kernel_3[14]),
        .O(\b_assign_reg_132[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__3 
       (.I0(kernel_4[14]),
        .O(\b_assign_reg_132[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__4 
       (.I0(kernel_5[14]),
        .O(\b_assign_reg_132[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__5 
       (.I0(kernel_6[14]),
        .O(\b_assign_reg_132[16]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__6 
       (.I0(kernel_7[14]),
        .O(\b_assign_reg_132[16]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_5__7 
       (.I0(kernel_8[14]),
        .O(\b_assign_reg_132[16]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6 
       (.I0(kernel_0[13]),
        .O(\b_assign_reg_132[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__0 
       (.I0(kernel_1[13]),
        .O(\b_assign_reg_132[16]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__1 
       (.I0(kernel_2[13]),
        .O(\b_assign_reg_132[16]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__2 
       (.I0(kernel_3[13]),
        .O(\b_assign_reg_132[16]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__3 
       (.I0(kernel_4[13]),
        .O(\b_assign_reg_132[16]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__4 
       (.I0(kernel_5[13]),
        .O(\b_assign_reg_132[16]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__5 
       (.I0(kernel_6[13]),
        .O(\b_assign_reg_132[16]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__6 
       (.I0(kernel_7[13]),
        .O(\b_assign_reg_132[16]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[16]_i_6__7 
       (.I0(kernel_8[13]),
        .O(\b_assign_reg_132[16]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [17]),
        .I1(kernel_0[17]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [17]),
        .I1(kernel_1[17]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [17]),
        .I1(kernel_2[17]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [17]),
        .I1(kernel_3[17]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [17]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [17]),
        .I1(kernel_4[17]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [17]),
        .I1(kernel_5[17]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [17]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [17]),
        .I1(kernel_6[17]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [17]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [17]),
        .I1(kernel_7[17]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [17]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[17]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [17]),
        .I1(kernel_8[17]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [18]),
        .I1(kernel_0[18]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [18]),
        .I1(kernel_1[18]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [18]),
        .I1(kernel_2[18]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [18]),
        .I1(kernel_3[18]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [18]),
        .I1(kernel_4[18]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [18]),
        .I1(kernel_5[18]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [18]),
        .I1(kernel_6[18]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [18]),
        .I1(kernel_7[18]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [18]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[18]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [18]),
        .I1(kernel_8[18]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [19]),
        .I1(kernel_0[19]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [19]),
        .I1(kernel_1[19]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [19]),
        .I1(kernel_2[19]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [19]),
        .I1(kernel_3[19]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [19]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [19]),
        .I1(kernel_4[19]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [19]),
        .I1(kernel_5[19]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [19]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [19]),
        .I1(kernel_6[19]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [19]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [19]),
        .I1(kernel_7[19]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [19]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[19]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [19]),
        .I1(kernel_8[19]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [1]),
        .I1(kernel_0[1]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [1]),
        .I1(kernel_1[1]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [1]),
        .I1(kernel_2[1]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [1]),
        .I1(kernel_3[1]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [1]),
        .I1(kernel_4[1]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [1]),
        .I1(kernel_5[1]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [1]),
        .I1(kernel_6[1]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [1]),
        .I1(kernel_7[1]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[1]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [1]),
        .I1(kernel_8[1]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [20]),
        .I1(kernel_0[20]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [20]),
        .I1(kernel_1[20]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [20]),
        .I1(kernel_2[20]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [20]),
        .I1(kernel_3[20]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [20]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [20]),
        .I1(kernel_4[20]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [20]),
        .I1(kernel_5[20]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [20]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [20]),
        .I1(kernel_6[20]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [20]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [20]),
        .I1(kernel_7[20]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[20]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [20]),
        .I1(kernel_8[20]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [20]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3 
       (.I0(kernel_0[20]),
        .O(\b_assign_reg_132[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__0 
       (.I0(kernel_1[20]),
        .O(\b_assign_reg_132[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__1 
       (.I0(kernel_2[20]),
        .O(\b_assign_reg_132[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__2 
       (.I0(kernel_3[20]),
        .O(\b_assign_reg_132[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__3 
       (.I0(kernel_4[20]),
        .O(\b_assign_reg_132[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__4 
       (.I0(kernel_5[20]),
        .O(\b_assign_reg_132[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__5 
       (.I0(kernel_6[20]),
        .O(\b_assign_reg_132[20]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__6 
       (.I0(kernel_7[20]),
        .O(\b_assign_reg_132[20]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_3__7 
       (.I0(kernel_8[20]),
        .O(\b_assign_reg_132[20]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4 
       (.I0(kernel_0[19]),
        .O(\b_assign_reg_132[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__0 
       (.I0(kernel_1[19]),
        .O(\b_assign_reg_132[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__1 
       (.I0(kernel_2[19]),
        .O(\b_assign_reg_132[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__2 
       (.I0(kernel_3[19]),
        .O(\b_assign_reg_132[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__3 
       (.I0(kernel_4[19]),
        .O(\b_assign_reg_132[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__4 
       (.I0(kernel_5[19]),
        .O(\b_assign_reg_132[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__5 
       (.I0(kernel_6[19]),
        .O(\b_assign_reg_132[20]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__6 
       (.I0(kernel_7[19]),
        .O(\b_assign_reg_132[20]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_4__7 
       (.I0(kernel_8[19]),
        .O(\b_assign_reg_132[20]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5 
       (.I0(kernel_0[18]),
        .O(\b_assign_reg_132[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__0 
       (.I0(kernel_1[18]),
        .O(\b_assign_reg_132[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__1 
       (.I0(kernel_2[18]),
        .O(\b_assign_reg_132[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__2 
       (.I0(kernel_3[18]),
        .O(\b_assign_reg_132[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__3 
       (.I0(kernel_4[18]),
        .O(\b_assign_reg_132[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__4 
       (.I0(kernel_5[18]),
        .O(\b_assign_reg_132[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__5 
       (.I0(kernel_6[18]),
        .O(\b_assign_reg_132[20]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__6 
       (.I0(kernel_7[18]),
        .O(\b_assign_reg_132[20]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_5__7 
       (.I0(kernel_8[18]),
        .O(\b_assign_reg_132[20]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6 
       (.I0(kernel_0[17]),
        .O(\b_assign_reg_132[20]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__0 
       (.I0(kernel_1[17]),
        .O(\b_assign_reg_132[20]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__1 
       (.I0(kernel_2[17]),
        .O(\b_assign_reg_132[20]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__2 
       (.I0(kernel_3[17]),
        .O(\b_assign_reg_132[20]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__3 
       (.I0(kernel_4[17]),
        .O(\b_assign_reg_132[20]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__4 
       (.I0(kernel_5[17]),
        .O(\b_assign_reg_132[20]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__5 
       (.I0(kernel_6[17]),
        .O(\b_assign_reg_132[20]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__6 
       (.I0(kernel_7[17]),
        .O(\b_assign_reg_132[20]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[20]_i_6__7 
       (.I0(kernel_8[17]),
        .O(\b_assign_reg_132[20]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [21]),
        .I1(kernel_0[21]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [21]),
        .I1(kernel_1[21]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [21]),
        .I1(kernel_2[21]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [21]),
        .I1(kernel_3[21]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [21]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [21]),
        .I1(kernel_4[21]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [21]),
        .I1(kernel_5[21]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [21]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [21]),
        .I1(kernel_6[21]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [21]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [21]),
        .I1(kernel_7[21]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[21]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [21]),
        .I1(kernel_8[21]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [22]),
        .I1(kernel_0[22]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [22]),
        .I1(kernel_1[22]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [22]),
        .I1(kernel_2[22]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [22]),
        .I1(kernel_3[22]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [22]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [22]),
        .I1(kernel_4[22]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [22]),
        .I1(kernel_5[22]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [22]),
        .I1(kernel_6[22]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [22]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [22]),
        .I1(kernel_7[22]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[22]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [22]),
        .I1(kernel_8[22]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [23]),
        .I1(kernel_0[23]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [23]),
        .I1(kernel_1[23]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [23]),
        .I1(kernel_2[23]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [23]),
        .I1(kernel_3[23]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [23]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [23]),
        .I1(kernel_4[23]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [23]),
        .I1(kernel_5[23]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [23]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [23]),
        .I1(kernel_6[23]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [23]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [23]),
        .I1(kernel_7[23]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [23]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[23]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [23]),
        .I1(kernel_8[23]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [24]),
        .I1(kernel_0[24]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [24]),
        .I1(kernel_1[24]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [24]),
        .I1(kernel_2[24]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [24]),
        .I1(kernel_3[24]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [24]),
        .I1(kernel_4[24]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [24]),
        .I1(kernel_5[24]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [24]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [24]),
        .I1(kernel_6[24]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [24]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [24]),
        .I1(kernel_7[24]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [24]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[24]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [24]),
        .I1(kernel_8[24]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [24]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3 
       (.I0(kernel_0[24]),
        .O(\b_assign_reg_132[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__0 
       (.I0(kernel_1[24]),
        .O(\b_assign_reg_132[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__1 
       (.I0(kernel_2[24]),
        .O(\b_assign_reg_132[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__2 
       (.I0(kernel_3[24]),
        .O(\b_assign_reg_132[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__3 
       (.I0(kernel_4[24]),
        .O(\b_assign_reg_132[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__4 
       (.I0(kernel_5[24]),
        .O(\b_assign_reg_132[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__5 
       (.I0(kernel_6[24]),
        .O(\b_assign_reg_132[24]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__6 
       (.I0(kernel_7[24]),
        .O(\b_assign_reg_132[24]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_3__7 
       (.I0(kernel_8[24]),
        .O(\b_assign_reg_132[24]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4 
       (.I0(kernel_0[23]),
        .O(\b_assign_reg_132[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__0 
       (.I0(kernel_1[23]),
        .O(\b_assign_reg_132[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__1 
       (.I0(kernel_2[23]),
        .O(\b_assign_reg_132[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__2 
       (.I0(kernel_3[23]),
        .O(\b_assign_reg_132[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__3 
       (.I0(kernel_4[23]),
        .O(\b_assign_reg_132[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__4 
       (.I0(kernel_5[23]),
        .O(\b_assign_reg_132[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__5 
       (.I0(kernel_6[23]),
        .O(\b_assign_reg_132[24]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__6 
       (.I0(kernel_7[23]),
        .O(\b_assign_reg_132[24]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_4__7 
       (.I0(kernel_8[23]),
        .O(\b_assign_reg_132[24]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5 
       (.I0(kernel_0[22]),
        .O(\b_assign_reg_132[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__0 
       (.I0(kernel_1[22]),
        .O(\b_assign_reg_132[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__1 
       (.I0(kernel_2[22]),
        .O(\b_assign_reg_132[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__2 
       (.I0(kernel_3[22]),
        .O(\b_assign_reg_132[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__3 
       (.I0(kernel_4[22]),
        .O(\b_assign_reg_132[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__4 
       (.I0(kernel_5[22]),
        .O(\b_assign_reg_132[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__5 
       (.I0(kernel_6[22]),
        .O(\b_assign_reg_132[24]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__6 
       (.I0(kernel_7[22]),
        .O(\b_assign_reg_132[24]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_5__7 
       (.I0(kernel_8[22]),
        .O(\b_assign_reg_132[24]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6 
       (.I0(kernel_0[21]),
        .O(\b_assign_reg_132[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__0 
       (.I0(kernel_1[21]),
        .O(\b_assign_reg_132[24]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__1 
       (.I0(kernel_2[21]),
        .O(\b_assign_reg_132[24]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__2 
       (.I0(kernel_3[21]),
        .O(\b_assign_reg_132[24]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__3 
       (.I0(kernel_4[21]),
        .O(\b_assign_reg_132[24]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__4 
       (.I0(kernel_5[21]),
        .O(\b_assign_reg_132[24]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__5 
       (.I0(kernel_6[21]),
        .O(\b_assign_reg_132[24]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__6 
       (.I0(kernel_7[21]),
        .O(\b_assign_reg_132[24]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[24]_i_6__7 
       (.I0(kernel_8[21]),
        .O(\b_assign_reg_132[24]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [25]),
        .I1(kernel_0[25]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [25]),
        .I1(kernel_1[25]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [25]),
        .I1(kernel_2[25]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [25]),
        .I1(kernel_3[25]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [25]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [25]),
        .I1(kernel_4[25]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [25]),
        .I1(kernel_5[25]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [25]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [25]),
        .I1(kernel_6[25]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [25]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [25]),
        .I1(kernel_7[25]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [25]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[25]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [25]),
        .I1(kernel_8[25]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [26]),
        .I1(kernel_0[26]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [26]),
        .I1(kernel_1[26]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [26]),
        .I1(kernel_2[26]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [26]),
        .I1(kernel_3[26]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [26]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [26]),
        .I1(kernel_4[26]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [26]),
        .I1(kernel_5[26]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [26]),
        .I1(kernel_6[26]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [26]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [26]),
        .I1(kernel_7[26]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [26]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[26]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [26]),
        .I1(kernel_8[26]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [27]),
        .I1(kernel_0[27]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [27]),
        .I1(kernel_1[27]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [27]),
        .I1(kernel_2[27]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [27]),
        .I1(kernel_3[27]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [27]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [27]),
        .I1(kernel_4[27]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [27]),
        .I1(kernel_5[27]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [27]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [27]),
        .I1(kernel_6[27]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [27]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [27]),
        .I1(kernel_7[27]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [27]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[27]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [27]),
        .I1(kernel_8[27]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [27]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [28]),
        .I1(kernel_0[28]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [28]),
        .I1(kernel_1[28]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [28]),
        .I1(kernel_2[28]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [28]),
        .I1(kernel_3[28]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [28]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [28]),
        .I1(kernel_4[28]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [28]),
        .I1(kernel_5[28]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [28]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [28]),
        .I1(kernel_6[28]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [28]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [28]),
        .I1(kernel_7[28]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[28]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [28]),
        .I1(kernel_8[28]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [28]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3 
       (.I0(kernel_0[28]),
        .O(\b_assign_reg_132[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__0 
       (.I0(kernel_1[28]),
        .O(\b_assign_reg_132[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__1 
       (.I0(kernel_2[28]),
        .O(\b_assign_reg_132[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__2 
       (.I0(kernel_3[28]),
        .O(\b_assign_reg_132[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__3 
       (.I0(kernel_4[28]),
        .O(\b_assign_reg_132[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__4 
       (.I0(kernel_5[28]),
        .O(\b_assign_reg_132[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__5 
       (.I0(kernel_6[28]),
        .O(\b_assign_reg_132[28]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__6 
       (.I0(kernel_7[28]),
        .O(\b_assign_reg_132[28]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_3__7 
       (.I0(kernel_8[28]),
        .O(\b_assign_reg_132[28]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4 
       (.I0(kernel_0[27]),
        .O(\b_assign_reg_132[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__0 
       (.I0(kernel_1[27]),
        .O(\b_assign_reg_132[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__1 
       (.I0(kernel_2[27]),
        .O(\b_assign_reg_132[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__2 
       (.I0(kernel_3[27]),
        .O(\b_assign_reg_132[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__3 
       (.I0(kernel_4[27]),
        .O(\b_assign_reg_132[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__4 
       (.I0(kernel_5[27]),
        .O(\b_assign_reg_132[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__5 
       (.I0(kernel_6[27]),
        .O(\b_assign_reg_132[28]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__6 
       (.I0(kernel_7[27]),
        .O(\b_assign_reg_132[28]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_4__7 
       (.I0(kernel_8[27]),
        .O(\b_assign_reg_132[28]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5 
       (.I0(kernel_0[26]),
        .O(\b_assign_reg_132[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__0 
       (.I0(kernel_1[26]),
        .O(\b_assign_reg_132[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__1 
       (.I0(kernel_2[26]),
        .O(\b_assign_reg_132[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__2 
       (.I0(kernel_3[26]),
        .O(\b_assign_reg_132[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__3 
       (.I0(kernel_4[26]),
        .O(\b_assign_reg_132[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__4 
       (.I0(kernel_5[26]),
        .O(\b_assign_reg_132[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__5 
       (.I0(kernel_6[26]),
        .O(\b_assign_reg_132[28]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__6 
       (.I0(kernel_7[26]),
        .O(\b_assign_reg_132[28]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_5__7 
       (.I0(kernel_8[26]),
        .O(\b_assign_reg_132[28]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6 
       (.I0(kernel_0[25]),
        .O(\b_assign_reg_132[28]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__0 
       (.I0(kernel_1[25]),
        .O(\b_assign_reg_132[28]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__1 
       (.I0(kernel_2[25]),
        .O(\b_assign_reg_132[28]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__2 
       (.I0(kernel_3[25]),
        .O(\b_assign_reg_132[28]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__3 
       (.I0(kernel_4[25]),
        .O(\b_assign_reg_132[28]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__4 
       (.I0(kernel_5[25]),
        .O(\b_assign_reg_132[28]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__5 
       (.I0(kernel_6[25]),
        .O(\b_assign_reg_132[28]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__6 
       (.I0(kernel_7[25]),
        .O(\b_assign_reg_132[28]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[28]_i_6__7 
       (.I0(kernel_8[25]),
        .O(\b_assign_reg_132[28]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [29]),
        .I1(kernel_0[29]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [29]),
        .I1(kernel_1[29]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [29]),
        .I1(kernel_2[29]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [29]),
        .I1(kernel_3[29]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [29]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [29]),
        .I1(kernel_4[29]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [29]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [29]),
        .I1(kernel_5[29]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [29]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [29]),
        .I1(kernel_6[29]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [29]),
        .I1(kernel_7[29]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [29]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[29]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [29]),
        .I1(kernel_8[29]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [29]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [2]),
        .I1(kernel_0[2]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [2]),
        .I1(kernel_1[2]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [2]),
        .I1(kernel_2[2]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [2]),
        .I1(kernel_3[2]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [2]),
        .I1(kernel_4[2]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [2]),
        .I1(kernel_5[2]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [2]),
        .I1(kernel_6[2]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [2]),
        .I1(kernel_7[2]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[2]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [2]),
        .I1(kernel_8[2]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [30]),
        .I1(kernel_0[30]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [30]),
        .I1(kernel_1[30]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [30]),
        .I1(kernel_2[30]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [30]),
        .I1(kernel_3[30]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [30]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [30]),
        .I1(kernel_4[30]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [30]),
        .I1(kernel_5[30]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [30]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [30]),
        .I1(kernel_6[30]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [30]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [30]),
        .I1(kernel_7[30]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [30]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[30]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [30]),
        .I1(kernel_8[30]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [30]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1 
       (.I0(\int_kernel_0_reg[31]_0 [1]),
        .I1(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__0 
       (.I0(\int_kernel_1_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__1 
       (.I0(\int_kernel_2_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__2 
       (.I0(\int_kernel_3_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_2 [31]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__3 
       (.I0(\int_kernel_4_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__4 
       (.I0(\int_kernel_5_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_4 [31]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__5 
       (.I0(\int_kernel_6_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_5 [31]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__6 
       (.I0(\int_kernel_7_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_6 [31]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \b_assign_reg_132[31]_i_1__7 
       (.I0(\int_kernel_8_reg[31]_0 ),
        .I1(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [31]),
        .O(\b_assign_reg_132_reg[31]_7 [31]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3 
       (.I0(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__0 
       (.I0(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__1 
       (.I0(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__2 
       (.I0(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__3 
       (.I0(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__4 
       (.I0(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__5 
       (.I0(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__6 
       (.I0(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_3__7 
       (.I0(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132[31]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4 
       (.I0(kernel_0[30]),
        .O(\b_assign_reg_132[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__0 
       (.I0(kernel_1[30]),
        .O(\b_assign_reg_132[31]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__1 
       (.I0(kernel_2[30]),
        .O(\b_assign_reg_132[31]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__2 
       (.I0(kernel_3[30]),
        .O(\b_assign_reg_132[31]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__3 
       (.I0(kernel_4[30]),
        .O(\b_assign_reg_132[31]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__4 
       (.I0(kernel_5[30]),
        .O(\b_assign_reg_132[31]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__5 
       (.I0(kernel_6[30]),
        .O(\b_assign_reg_132[31]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__6 
       (.I0(kernel_7[30]),
        .O(\b_assign_reg_132[31]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_4__7 
       (.I0(kernel_8[30]),
        .O(\b_assign_reg_132[31]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5 
       (.I0(kernel_0[29]),
        .O(\b_assign_reg_132[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__0 
       (.I0(kernel_1[29]),
        .O(\b_assign_reg_132[31]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__1 
       (.I0(kernel_2[29]),
        .O(\b_assign_reg_132[31]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__2 
       (.I0(kernel_3[29]),
        .O(\b_assign_reg_132[31]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__3 
       (.I0(kernel_4[29]),
        .O(\b_assign_reg_132[31]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__4 
       (.I0(kernel_5[29]),
        .O(\b_assign_reg_132[31]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__5 
       (.I0(kernel_6[29]),
        .O(\b_assign_reg_132[31]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__6 
       (.I0(kernel_7[29]),
        .O(\b_assign_reg_132[31]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[31]_i_5__7 
       (.I0(kernel_8[29]),
        .O(\b_assign_reg_132[31]_i_5__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [3]),
        .I1(kernel_0[3]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [3]),
        .I1(kernel_1[3]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [3]),
        .I1(kernel_2[3]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [3]),
        .I1(kernel_3[3]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [3]),
        .I1(kernel_4[3]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [3]),
        .I1(kernel_5[3]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [3]),
        .I1(kernel_6[3]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [3]),
        .I1(kernel_7[3]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[3]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [3]),
        .I1(kernel_8[3]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [4]),
        .I1(kernel_0[4]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [4]),
        .I1(kernel_1[4]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [4]),
        .I1(kernel_2[4]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [4]),
        .I1(kernel_3[4]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [4]),
        .I1(kernel_4[4]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [4]),
        .I1(kernel_5[4]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [4]),
        .I1(kernel_6[4]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [4]),
        .I1(kernel_7[4]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[4]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [4]),
        .I1(kernel_8[4]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3 
       (.I0(\int_kernel_0_reg[31]_0 [0]),
        .O(\b_assign_reg_132[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__0 
       (.I0(\b_assign_reg_132_reg[31]_0 [0]),
        .O(\b_assign_reg_132[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__1 
       (.I0(\b_assign_reg_132_reg[31]_1 [0]),
        .O(\b_assign_reg_132[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__2 
       (.I0(\b_assign_reg_132_reg[31]_2 [0]),
        .O(\b_assign_reg_132[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__3 
       (.I0(\b_assign_reg_132_reg[31]_3 [0]),
        .O(\b_assign_reg_132[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__4 
       (.I0(\b_assign_reg_132_reg[31]_4 [0]),
        .O(\b_assign_reg_132[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__5 
       (.I0(\b_assign_reg_132_reg[31]_5 [0]),
        .O(\b_assign_reg_132[4]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__6 
       (.I0(\b_assign_reg_132_reg[31]_6 [0]),
        .O(\b_assign_reg_132[4]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_3__7 
       (.I0(\b_assign_reg_132_reg[31]_7 [0]),
        .O(\b_assign_reg_132[4]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4 
       (.I0(kernel_0[4]),
        .O(\b_assign_reg_132[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__0 
       (.I0(kernel_1[4]),
        .O(\b_assign_reg_132[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__1 
       (.I0(kernel_2[4]),
        .O(\b_assign_reg_132[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__2 
       (.I0(kernel_3[4]),
        .O(\b_assign_reg_132[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__3 
       (.I0(kernel_4[4]),
        .O(\b_assign_reg_132[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__4 
       (.I0(kernel_5[4]),
        .O(\b_assign_reg_132[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__5 
       (.I0(kernel_6[4]),
        .O(\b_assign_reg_132[4]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__6 
       (.I0(kernel_7[4]),
        .O(\b_assign_reg_132[4]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_4__7 
       (.I0(kernel_8[4]),
        .O(\b_assign_reg_132[4]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5 
       (.I0(kernel_0[3]),
        .O(\b_assign_reg_132[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__0 
       (.I0(kernel_1[3]),
        .O(\b_assign_reg_132[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__1 
       (.I0(kernel_2[3]),
        .O(\b_assign_reg_132[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__2 
       (.I0(kernel_3[3]),
        .O(\b_assign_reg_132[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__3 
       (.I0(kernel_4[3]),
        .O(\b_assign_reg_132[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__4 
       (.I0(kernel_5[3]),
        .O(\b_assign_reg_132[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__5 
       (.I0(kernel_6[3]),
        .O(\b_assign_reg_132[4]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__6 
       (.I0(kernel_7[3]),
        .O(\b_assign_reg_132[4]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_5__7 
       (.I0(kernel_8[3]),
        .O(\b_assign_reg_132[4]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6 
       (.I0(kernel_0[2]),
        .O(\b_assign_reg_132[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__0 
       (.I0(kernel_1[2]),
        .O(\b_assign_reg_132[4]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__1 
       (.I0(kernel_2[2]),
        .O(\b_assign_reg_132[4]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__2 
       (.I0(kernel_3[2]),
        .O(\b_assign_reg_132[4]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__3 
       (.I0(kernel_4[2]),
        .O(\b_assign_reg_132[4]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__4 
       (.I0(kernel_5[2]),
        .O(\b_assign_reg_132[4]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__5 
       (.I0(kernel_6[2]),
        .O(\b_assign_reg_132[4]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__6 
       (.I0(kernel_7[2]),
        .O(\b_assign_reg_132[4]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_6__7 
       (.I0(kernel_8[2]),
        .O(\b_assign_reg_132[4]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7 
       (.I0(kernel_0[1]),
        .O(\b_assign_reg_132[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__0 
       (.I0(kernel_1[1]),
        .O(\b_assign_reg_132[4]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__1 
       (.I0(kernel_2[1]),
        .O(\b_assign_reg_132[4]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__2 
       (.I0(kernel_3[1]),
        .O(\b_assign_reg_132[4]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__3 
       (.I0(kernel_4[1]),
        .O(\b_assign_reg_132[4]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__4 
       (.I0(kernel_5[1]),
        .O(\b_assign_reg_132[4]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__5 
       (.I0(kernel_6[1]),
        .O(\b_assign_reg_132[4]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__6 
       (.I0(kernel_7[1]),
        .O(\b_assign_reg_132[4]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[4]_i_7__7 
       (.I0(kernel_8[1]),
        .O(\b_assign_reg_132[4]_i_7__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [5]),
        .I1(kernel_0[5]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [5]),
        .I1(kernel_1[5]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [5]),
        .I1(kernel_2[5]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [5]),
        .I1(kernel_3[5]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [5]),
        .I1(kernel_4[5]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [5]),
        .I1(kernel_5[5]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [5]),
        .I1(kernel_6[5]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [5]),
        .I1(kernel_7[5]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[5]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [5]),
        .I1(kernel_8[5]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [6]),
        .I1(kernel_0[6]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [6]),
        .I1(kernel_1[6]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [6]),
        .I1(kernel_2[6]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [6]),
        .I1(kernel_3[6]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [6]),
        .I1(kernel_4[6]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [6]),
        .I1(kernel_5[6]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [6]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [6]),
        .I1(kernel_6[6]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [6]),
        .I1(kernel_7[6]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[6]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [6]),
        .I1(kernel_8[6]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [7]),
        .I1(kernel_0[7]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [7]),
        .I1(kernel_1[7]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [7]),
        .I1(kernel_2[7]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [7]),
        .I1(kernel_3[7]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [7]),
        .I1(kernel_4[7]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [7]),
        .I1(kernel_5[7]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [7]),
        .I1(kernel_6[7]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [7]),
        .I1(kernel_7[7]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[7]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [7]),
        .I1(kernel_8[7]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [8]),
        .I1(kernel_0[8]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [8]),
        .I1(kernel_1[8]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [8]),
        .I1(kernel_2[8]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [8]),
        .I1(kernel_3[8]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [8]),
        .I1(kernel_4[8]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [8]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [8]),
        .I1(kernel_5[8]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [8]),
        .I1(kernel_6[8]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [8]),
        .I1(kernel_7[8]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[8]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [8]),
        .I1(kernel_8[8]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [8]));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3 
       (.I0(kernel_0[8]),
        .O(\b_assign_reg_132[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__0 
       (.I0(kernel_1[8]),
        .O(\b_assign_reg_132[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__1 
       (.I0(kernel_2[8]),
        .O(\b_assign_reg_132[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__2 
       (.I0(kernel_3[8]),
        .O(\b_assign_reg_132[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__3 
       (.I0(kernel_4[8]),
        .O(\b_assign_reg_132[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__4 
       (.I0(kernel_5[8]),
        .O(\b_assign_reg_132[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__5 
       (.I0(kernel_6[8]),
        .O(\b_assign_reg_132[8]_i_3__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__6 
       (.I0(kernel_7[8]),
        .O(\b_assign_reg_132[8]_i_3__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_3__7 
       (.I0(kernel_8[8]),
        .O(\b_assign_reg_132[8]_i_3__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4 
       (.I0(kernel_0[7]),
        .O(\b_assign_reg_132[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__0 
       (.I0(kernel_1[7]),
        .O(\b_assign_reg_132[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__1 
       (.I0(kernel_2[7]),
        .O(\b_assign_reg_132[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__2 
       (.I0(kernel_3[7]),
        .O(\b_assign_reg_132[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__3 
       (.I0(kernel_4[7]),
        .O(\b_assign_reg_132[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__4 
       (.I0(kernel_5[7]),
        .O(\b_assign_reg_132[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__5 
       (.I0(kernel_6[7]),
        .O(\b_assign_reg_132[8]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__6 
       (.I0(kernel_7[7]),
        .O(\b_assign_reg_132[8]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_4__7 
       (.I0(kernel_8[7]),
        .O(\b_assign_reg_132[8]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5 
       (.I0(kernel_0[6]),
        .O(\b_assign_reg_132[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__0 
       (.I0(kernel_1[6]),
        .O(\b_assign_reg_132[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__1 
       (.I0(kernel_2[6]),
        .O(\b_assign_reg_132[8]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__2 
       (.I0(kernel_3[6]),
        .O(\b_assign_reg_132[8]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__3 
       (.I0(kernel_4[6]),
        .O(\b_assign_reg_132[8]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__4 
       (.I0(kernel_5[6]),
        .O(\b_assign_reg_132[8]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__5 
       (.I0(kernel_6[6]),
        .O(\b_assign_reg_132[8]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__6 
       (.I0(kernel_7[6]),
        .O(\b_assign_reg_132[8]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_5__7 
       (.I0(kernel_8[6]),
        .O(\b_assign_reg_132[8]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6 
       (.I0(kernel_0[5]),
        .O(\b_assign_reg_132[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__0 
       (.I0(kernel_1[5]),
        .O(\b_assign_reg_132[8]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__1 
       (.I0(kernel_2[5]),
        .O(\b_assign_reg_132[8]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__2 
       (.I0(kernel_3[5]),
        .O(\b_assign_reg_132[8]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__3 
       (.I0(kernel_4[5]),
        .O(\b_assign_reg_132[8]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__4 
       (.I0(kernel_5[5]),
        .O(\b_assign_reg_132[8]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__5 
       (.I0(kernel_6[5]),
        .O(\b_assign_reg_132[8]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__6 
       (.I0(kernel_7[5]),
        .O(\b_assign_reg_132[8]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_assign_reg_132[8]_i_6__7 
       (.I0(kernel_8[5]),
        .O(\b_assign_reg_132[8]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1 
       (.I0(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [9]),
        .I1(kernel_0[9]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(\b_assign_reg_132_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__0 
       (.I0(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [9]),
        .I1(kernel_1[9]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__1 
       (.I0(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [9]),
        .I1(kernel_2[9]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__2 
       (.I0(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [9]),
        .I1(kernel_3[9]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_2 [9]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__3 
       (.I0(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [9]),
        .I1(kernel_4[9]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__4 
       (.I0(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [9]),
        .I1(kernel_5[9]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_4 [9]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__5 
       (.I0(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [9]),
        .I1(kernel_6[9]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_5 [9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__6 
       (.I0(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [9]),
        .I1(kernel_7[9]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_6 [9]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_assign_reg_132[9]_i_1__7 
       (.I0(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [9]),
        .I1(kernel_8[9]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(\b_assign_reg_132_reg[31]_7 [9]));
  CARRY4 \b_assign_reg_132_reg[12]_i_2 
       (.CI(\b_assign_reg_132_reg[8]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2_n_0 ,\b_assign_reg_132_reg[12]_i_2_n_1 ,\b_assign_reg_132_reg[12]_i_2_n_2 ,\b_assign_reg_132_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3_n_0 ,\b_assign_reg_132[12]_i_4_n_0 ,\b_assign_reg_132[12]_i_5_n_0 ,\b_assign_reg_132[12]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__0 
       (.CI(\b_assign_reg_132_reg[8]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__0_n_0 ,\b_assign_reg_132_reg[12]_i_2__0_n_1 ,\b_assign_reg_132_reg[12]_i_2__0_n_2 ,\b_assign_reg_132_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__0_n_0 ,\b_assign_reg_132[12]_i_4__0_n_0 ,\b_assign_reg_132[12]_i_5__0_n_0 ,\b_assign_reg_132[12]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__1 
       (.CI(\b_assign_reg_132_reg[8]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__1_n_0 ,\b_assign_reg_132_reg[12]_i_2__1_n_1 ,\b_assign_reg_132_reg[12]_i_2__1_n_2 ,\b_assign_reg_132_reg[12]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__1_n_0 ,\b_assign_reg_132[12]_i_4__1_n_0 ,\b_assign_reg_132[12]_i_5__1_n_0 ,\b_assign_reg_132[12]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__2 
       (.CI(\b_assign_reg_132_reg[8]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__2_n_0 ,\b_assign_reg_132_reg[12]_i_2__2_n_1 ,\b_assign_reg_132_reg[12]_i_2__2_n_2 ,\b_assign_reg_132_reg[12]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__2_n_0 ,\b_assign_reg_132[12]_i_4__2_n_0 ,\b_assign_reg_132[12]_i_5__2_n_0 ,\b_assign_reg_132[12]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__3 
       (.CI(\b_assign_reg_132_reg[8]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__3_n_0 ,\b_assign_reg_132_reg[12]_i_2__3_n_1 ,\b_assign_reg_132_reg[12]_i_2__3_n_2 ,\b_assign_reg_132_reg[12]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__3_n_0 ,\b_assign_reg_132[12]_i_4__3_n_0 ,\b_assign_reg_132[12]_i_5__3_n_0 ,\b_assign_reg_132[12]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__4 
       (.CI(\b_assign_reg_132_reg[8]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__4_n_0 ,\b_assign_reg_132_reg[12]_i_2__4_n_1 ,\b_assign_reg_132_reg[12]_i_2__4_n_2 ,\b_assign_reg_132_reg[12]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__4_n_0 ,\b_assign_reg_132[12]_i_4__4_n_0 ,\b_assign_reg_132[12]_i_5__4_n_0 ,\b_assign_reg_132[12]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__5 
       (.CI(\b_assign_reg_132_reg[8]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__5_n_0 ,\b_assign_reg_132_reg[12]_i_2__5_n_1 ,\b_assign_reg_132_reg[12]_i_2__5_n_2 ,\b_assign_reg_132_reg[12]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__5_n_0 ,\b_assign_reg_132[12]_i_4__5_n_0 ,\b_assign_reg_132[12]_i_5__5_n_0 ,\b_assign_reg_132[12]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__6 
       (.CI(\b_assign_reg_132_reg[8]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__6_n_0 ,\b_assign_reg_132_reg[12]_i_2__6_n_1 ,\b_assign_reg_132_reg[12]_i_2__6_n_2 ,\b_assign_reg_132_reg[12]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__6_n_0 ,\b_assign_reg_132[12]_i_4__6_n_0 ,\b_assign_reg_132[12]_i_5__6_n_0 ,\b_assign_reg_132[12]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[12]_i_2__7 
       (.CI(\b_assign_reg_132_reg[8]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[12]_i_2__7_n_0 ,\b_assign_reg_132_reg[12]_i_2__7_n_1 ,\b_assign_reg_132_reg[12]_i_2__7_n_2 ,\b_assign_reg_132_reg[12]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [12:9]),
        .S({\b_assign_reg_132[12]_i_3__7_n_0 ,\b_assign_reg_132[12]_i_4__7_n_0 ,\b_assign_reg_132[12]_i_5__7_n_0 ,\b_assign_reg_132[12]_i_6__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2 
       (.CI(\b_assign_reg_132_reg[12]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2_n_0 ,\b_assign_reg_132_reg[16]_i_2_n_1 ,\b_assign_reg_132_reg[16]_i_2_n_2 ,\b_assign_reg_132_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3_n_0 ,\b_assign_reg_132[16]_i_4_n_0 ,\b_assign_reg_132[16]_i_5_n_0 ,\b_assign_reg_132[16]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__0 
       (.CI(\b_assign_reg_132_reg[12]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__0_n_0 ,\b_assign_reg_132_reg[16]_i_2__0_n_1 ,\b_assign_reg_132_reg[16]_i_2__0_n_2 ,\b_assign_reg_132_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__0_n_0 ,\b_assign_reg_132[16]_i_4__0_n_0 ,\b_assign_reg_132[16]_i_5__0_n_0 ,\b_assign_reg_132[16]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__1 
       (.CI(\b_assign_reg_132_reg[12]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__1_n_0 ,\b_assign_reg_132_reg[16]_i_2__1_n_1 ,\b_assign_reg_132_reg[16]_i_2__1_n_2 ,\b_assign_reg_132_reg[16]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__1_n_0 ,\b_assign_reg_132[16]_i_4__1_n_0 ,\b_assign_reg_132[16]_i_5__1_n_0 ,\b_assign_reg_132[16]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__2 
       (.CI(\b_assign_reg_132_reg[12]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__2_n_0 ,\b_assign_reg_132_reg[16]_i_2__2_n_1 ,\b_assign_reg_132_reg[16]_i_2__2_n_2 ,\b_assign_reg_132_reg[16]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__2_n_0 ,\b_assign_reg_132[16]_i_4__2_n_0 ,\b_assign_reg_132[16]_i_5__2_n_0 ,\b_assign_reg_132[16]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__3 
       (.CI(\b_assign_reg_132_reg[12]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__3_n_0 ,\b_assign_reg_132_reg[16]_i_2__3_n_1 ,\b_assign_reg_132_reg[16]_i_2__3_n_2 ,\b_assign_reg_132_reg[16]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__3_n_0 ,\b_assign_reg_132[16]_i_4__3_n_0 ,\b_assign_reg_132[16]_i_5__3_n_0 ,\b_assign_reg_132[16]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__4 
       (.CI(\b_assign_reg_132_reg[12]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__4_n_0 ,\b_assign_reg_132_reg[16]_i_2__4_n_1 ,\b_assign_reg_132_reg[16]_i_2__4_n_2 ,\b_assign_reg_132_reg[16]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__4_n_0 ,\b_assign_reg_132[16]_i_4__4_n_0 ,\b_assign_reg_132[16]_i_5__4_n_0 ,\b_assign_reg_132[16]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__5 
       (.CI(\b_assign_reg_132_reg[12]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__5_n_0 ,\b_assign_reg_132_reg[16]_i_2__5_n_1 ,\b_assign_reg_132_reg[16]_i_2__5_n_2 ,\b_assign_reg_132_reg[16]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__5_n_0 ,\b_assign_reg_132[16]_i_4__5_n_0 ,\b_assign_reg_132[16]_i_5__5_n_0 ,\b_assign_reg_132[16]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__6 
       (.CI(\b_assign_reg_132_reg[12]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__6_n_0 ,\b_assign_reg_132_reg[16]_i_2__6_n_1 ,\b_assign_reg_132_reg[16]_i_2__6_n_2 ,\b_assign_reg_132_reg[16]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__6_n_0 ,\b_assign_reg_132[16]_i_4__6_n_0 ,\b_assign_reg_132[16]_i_5__6_n_0 ,\b_assign_reg_132[16]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[16]_i_2__7 
       (.CI(\b_assign_reg_132_reg[12]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[16]_i_2__7_n_0 ,\b_assign_reg_132_reg[16]_i_2__7_n_1 ,\b_assign_reg_132_reg[16]_i_2__7_n_2 ,\b_assign_reg_132_reg[16]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [16:13]),
        .S({\b_assign_reg_132[16]_i_3__7_n_0 ,\b_assign_reg_132[16]_i_4__7_n_0 ,\b_assign_reg_132[16]_i_5__7_n_0 ,\b_assign_reg_132[16]_i_6__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2 
       (.CI(\b_assign_reg_132_reg[16]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2_n_0 ,\b_assign_reg_132_reg[20]_i_2_n_1 ,\b_assign_reg_132_reg[20]_i_2_n_2 ,\b_assign_reg_132_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3_n_0 ,\b_assign_reg_132[20]_i_4_n_0 ,\b_assign_reg_132[20]_i_5_n_0 ,\b_assign_reg_132[20]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__0 
       (.CI(\b_assign_reg_132_reg[16]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__0_n_0 ,\b_assign_reg_132_reg[20]_i_2__0_n_1 ,\b_assign_reg_132_reg[20]_i_2__0_n_2 ,\b_assign_reg_132_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__0_n_0 ,\b_assign_reg_132[20]_i_4__0_n_0 ,\b_assign_reg_132[20]_i_5__0_n_0 ,\b_assign_reg_132[20]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__1 
       (.CI(\b_assign_reg_132_reg[16]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__1_n_0 ,\b_assign_reg_132_reg[20]_i_2__1_n_1 ,\b_assign_reg_132_reg[20]_i_2__1_n_2 ,\b_assign_reg_132_reg[20]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__1_n_0 ,\b_assign_reg_132[20]_i_4__1_n_0 ,\b_assign_reg_132[20]_i_5__1_n_0 ,\b_assign_reg_132[20]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__2 
       (.CI(\b_assign_reg_132_reg[16]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__2_n_0 ,\b_assign_reg_132_reg[20]_i_2__2_n_1 ,\b_assign_reg_132_reg[20]_i_2__2_n_2 ,\b_assign_reg_132_reg[20]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__2_n_0 ,\b_assign_reg_132[20]_i_4__2_n_0 ,\b_assign_reg_132[20]_i_5__2_n_0 ,\b_assign_reg_132[20]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__3 
       (.CI(\b_assign_reg_132_reg[16]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__3_n_0 ,\b_assign_reg_132_reg[20]_i_2__3_n_1 ,\b_assign_reg_132_reg[20]_i_2__3_n_2 ,\b_assign_reg_132_reg[20]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__3_n_0 ,\b_assign_reg_132[20]_i_4__3_n_0 ,\b_assign_reg_132[20]_i_5__3_n_0 ,\b_assign_reg_132[20]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__4 
       (.CI(\b_assign_reg_132_reg[16]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__4_n_0 ,\b_assign_reg_132_reg[20]_i_2__4_n_1 ,\b_assign_reg_132_reg[20]_i_2__4_n_2 ,\b_assign_reg_132_reg[20]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__4_n_0 ,\b_assign_reg_132[20]_i_4__4_n_0 ,\b_assign_reg_132[20]_i_5__4_n_0 ,\b_assign_reg_132[20]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__5 
       (.CI(\b_assign_reg_132_reg[16]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__5_n_0 ,\b_assign_reg_132_reg[20]_i_2__5_n_1 ,\b_assign_reg_132_reg[20]_i_2__5_n_2 ,\b_assign_reg_132_reg[20]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__5_n_0 ,\b_assign_reg_132[20]_i_4__5_n_0 ,\b_assign_reg_132[20]_i_5__5_n_0 ,\b_assign_reg_132[20]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__6 
       (.CI(\b_assign_reg_132_reg[16]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__6_n_0 ,\b_assign_reg_132_reg[20]_i_2__6_n_1 ,\b_assign_reg_132_reg[20]_i_2__6_n_2 ,\b_assign_reg_132_reg[20]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__6_n_0 ,\b_assign_reg_132[20]_i_4__6_n_0 ,\b_assign_reg_132[20]_i_5__6_n_0 ,\b_assign_reg_132[20]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[20]_i_2__7 
       (.CI(\b_assign_reg_132_reg[16]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[20]_i_2__7_n_0 ,\b_assign_reg_132_reg[20]_i_2__7_n_1 ,\b_assign_reg_132_reg[20]_i_2__7_n_2 ,\b_assign_reg_132_reg[20]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [20:17]),
        .S({\b_assign_reg_132[20]_i_3__7_n_0 ,\b_assign_reg_132[20]_i_4__7_n_0 ,\b_assign_reg_132[20]_i_5__7_n_0 ,\b_assign_reg_132[20]_i_6__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2 
       (.CI(\b_assign_reg_132_reg[20]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2_n_0 ,\b_assign_reg_132_reg[24]_i_2_n_1 ,\b_assign_reg_132_reg[24]_i_2_n_2 ,\b_assign_reg_132_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3_n_0 ,\b_assign_reg_132[24]_i_4_n_0 ,\b_assign_reg_132[24]_i_5_n_0 ,\b_assign_reg_132[24]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__0 
       (.CI(\b_assign_reg_132_reg[20]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__0_n_0 ,\b_assign_reg_132_reg[24]_i_2__0_n_1 ,\b_assign_reg_132_reg[24]_i_2__0_n_2 ,\b_assign_reg_132_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__0_n_0 ,\b_assign_reg_132[24]_i_4__0_n_0 ,\b_assign_reg_132[24]_i_5__0_n_0 ,\b_assign_reg_132[24]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__1 
       (.CI(\b_assign_reg_132_reg[20]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__1_n_0 ,\b_assign_reg_132_reg[24]_i_2__1_n_1 ,\b_assign_reg_132_reg[24]_i_2__1_n_2 ,\b_assign_reg_132_reg[24]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__1_n_0 ,\b_assign_reg_132[24]_i_4__1_n_0 ,\b_assign_reg_132[24]_i_5__1_n_0 ,\b_assign_reg_132[24]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__2 
       (.CI(\b_assign_reg_132_reg[20]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__2_n_0 ,\b_assign_reg_132_reg[24]_i_2__2_n_1 ,\b_assign_reg_132_reg[24]_i_2__2_n_2 ,\b_assign_reg_132_reg[24]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__2_n_0 ,\b_assign_reg_132[24]_i_4__2_n_0 ,\b_assign_reg_132[24]_i_5__2_n_0 ,\b_assign_reg_132[24]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__3 
       (.CI(\b_assign_reg_132_reg[20]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__3_n_0 ,\b_assign_reg_132_reg[24]_i_2__3_n_1 ,\b_assign_reg_132_reg[24]_i_2__3_n_2 ,\b_assign_reg_132_reg[24]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__3_n_0 ,\b_assign_reg_132[24]_i_4__3_n_0 ,\b_assign_reg_132[24]_i_5__3_n_0 ,\b_assign_reg_132[24]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__4 
       (.CI(\b_assign_reg_132_reg[20]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__4_n_0 ,\b_assign_reg_132_reg[24]_i_2__4_n_1 ,\b_assign_reg_132_reg[24]_i_2__4_n_2 ,\b_assign_reg_132_reg[24]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__4_n_0 ,\b_assign_reg_132[24]_i_4__4_n_0 ,\b_assign_reg_132[24]_i_5__4_n_0 ,\b_assign_reg_132[24]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__5 
       (.CI(\b_assign_reg_132_reg[20]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__5_n_0 ,\b_assign_reg_132_reg[24]_i_2__5_n_1 ,\b_assign_reg_132_reg[24]_i_2__5_n_2 ,\b_assign_reg_132_reg[24]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__5_n_0 ,\b_assign_reg_132[24]_i_4__5_n_0 ,\b_assign_reg_132[24]_i_5__5_n_0 ,\b_assign_reg_132[24]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__6 
       (.CI(\b_assign_reg_132_reg[20]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__6_n_0 ,\b_assign_reg_132_reg[24]_i_2__6_n_1 ,\b_assign_reg_132_reg[24]_i_2__6_n_2 ,\b_assign_reg_132_reg[24]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__6_n_0 ,\b_assign_reg_132[24]_i_4__6_n_0 ,\b_assign_reg_132[24]_i_5__6_n_0 ,\b_assign_reg_132[24]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[24]_i_2__7 
       (.CI(\b_assign_reg_132_reg[20]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[24]_i_2__7_n_0 ,\b_assign_reg_132_reg[24]_i_2__7_n_1 ,\b_assign_reg_132_reg[24]_i_2__7_n_2 ,\b_assign_reg_132_reg[24]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [24:21]),
        .S({\b_assign_reg_132[24]_i_3__7_n_0 ,\b_assign_reg_132[24]_i_4__7_n_0 ,\b_assign_reg_132[24]_i_5__7_n_0 ,\b_assign_reg_132[24]_i_6__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2 
       (.CI(\b_assign_reg_132_reg[24]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2_n_0 ,\b_assign_reg_132_reg[28]_i_2_n_1 ,\b_assign_reg_132_reg[28]_i_2_n_2 ,\b_assign_reg_132_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3_n_0 ,\b_assign_reg_132[28]_i_4_n_0 ,\b_assign_reg_132[28]_i_5_n_0 ,\b_assign_reg_132[28]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__0 
       (.CI(\b_assign_reg_132_reg[24]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__0_n_0 ,\b_assign_reg_132_reg[28]_i_2__0_n_1 ,\b_assign_reg_132_reg[28]_i_2__0_n_2 ,\b_assign_reg_132_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__0_n_0 ,\b_assign_reg_132[28]_i_4__0_n_0 ,\b_assign_reg_132[28]_i_5__0_n_0 ,\b_assign_reg_132[28]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__1 
       (.CI(\b_assign_reg_132_reg[24]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__1_n_0 ,\b_assign_reg_132_reg[28]_i_2__1_n_1 ,\b_assign_reg_132_reg[28]_i_2__1_n_2 ,\b_assign_reg_132_reg[28]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__1_n_0 ,\b_assign_reg_132[28]_i_4__1_n_0 ,\b_assign_reg_132[28]_i_5__1_n_0 ,\b_assign_reg_132[28]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__2 
       (.CI(\b_assign_reg_132_reg[24]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__2_n_0 ,\b_assign_reg_132_reg[28]_i_2__2_n_1 ,\b_assign_reg_132_reg[28]_i_2__2_n_2 ,\b_assign_reg_132_reg[28]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__2_n_0 ,\b_assign_reg_132[28]_i_4__2_n_0 ,\b_assign_reg_132[28]_i_5__2_n_0 ,\b_assign_reg_132[28]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__3 
       (.CI(\b_assign_reg_132_reg[24]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__3_n_0 ,\b_assign_reg_132_reg[28]_i_2__3_n_1 ,\b_assign_reg_132_reg[28]_i_2__3_n_2 ,\b_assign_reg_132_reg[28]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__3_n_0 ,\b_assign_reg_132[28]_i_4__3_n_0 ,\b_assign_reg_132[28]_i_5__3_n_0 ,\b_assign_reg_132[28]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__4 
       (.CI(\b_assign_reg_132_reg[24]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__4_n_0 ,\b_assign_reg_132_reg[28]_i_2__4_n_1 ,\b_assign_reg_132_reg[28]_i_2__4_n_2 ,\b_assign_reg_132_reg[28]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__4_n_0 ,\b_assign_reg_132[28]_i_4__4_n_0 ,\b_assign_reg_132[28]_i_5__4_n_0 ,\b_assign_reg_132[28]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__5 
       (.CI(\b_assign_reg_132_reg[24]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__5_n_0 ,\b_assign_reg_132_reg[28]_i_2__5_n_1 ,\b_assign_reg_132_reg[28]_i_2__5_n_2 ,\b_assign_reg_132_reg[28]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__5_n_0 ,\b_assign_reg_132[28]_i_4__5_n_0 ,\b_assign_reg_132[28]_i_5__5_n_0 ,\b_assign_reg_132[28]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__6 
       (.CI(\b_assign_reg_132_reg[24]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__6_n_0 ,\b_assign_reg_132_reg[28]_i_2__6_n_1 ,\b_assign_reg_132_reg[28]_i_2__6_n_2 ,\b_assign_reg_132_reg[28]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__6_n_0 ,\b_assign_reg_132[28]_i_4__6_n_0 ,\b_assign_reg_132[28]_i_5__6_n_0 ,\b_assign_reg_132[28]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[28]_i_2__7 
       (.CI(\b_assign_reg_132_reg[24]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[28]_i_2__7_n_0 ,\b_assign_reg_132_reg[28]_i_2__7_n_1 ,\b_assign_reg_132_reg[28]_i_2__7_n_2 ,\b_assign_reg_132_reg[28]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [28:25]),
        .S({\b_assign_reg_132[28]_i_3__7_n_0 ,\b_assign_reg_132[28]_i_4__7_n_0 ,\b_assign_reg_132[28]_i_5__7_n_0 ,\b_assign_reg_132[28]_i_6__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2 
       (.CI(\b_assign_reg_132_reg[28]_i_2_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2_n_2 ,\b_assign_reg_132_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3_n_0 ,\b_assign_reg_132[31]_i_4_n_0 ,\b_assign_reg_132[31]_i_5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__0 
       (.CI(\b_assign_reg_132_reg[28]_i_2__0_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__0_n_2 ,\b_assign_reg_132_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__0_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__0_n_0 ,\b_assign_reg_132[31]_i_4__0_n_0 ,\b_assign_reg_132[31]_i_5__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__1 
       (.CI(\b_assign_reg_132_reg[28]_i_2__1_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__1_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__1_n_2 ,\b_assign_reg_132_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__1_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__1_n_0 ,\b_assign_reg_132[31]_i_4__1_n_0 ,\b_assign_reg_132[31]_i_5__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__2 
       (.CI(\b_assign_reg_132_reg[28]_i_2__2_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__2_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__2_n_2 ,\b_assign_reg_132_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__2_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__2_n_0 ,\b_assign_reg_132[31]_i_4__2_n_0 ,\b_assign_reg_132[31]_i_5__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__3 
       (.CI(\b_assign_reg_132_reg[28]_i_2__3_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__3_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__3_n_2 ,\b_assign_reg_132_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__3_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__3_n_0 ,\b_assign_reg_132[31]_i_4__3_n_0 ,\b_assign_reg_132[31]_i_5__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__4 
       (.CI(\b_assign_reg_132_reg[28]_i_2__4_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__4_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__4_n_2 ,\b_assign_reg_132_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__4_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__4_n_0 ,\b_assign_reg_132[31]_i_4__4_n_0 ,\b_assign_reg_132[31]_i_5__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__5 
       (.CI(\b_assign_reg_132_reg[28]_i_2__5_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__5_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__5_n_2 ,\b_assign_reg_132_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__5_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__5_n_0 ,\b_assign_reg_132[31]_i_4__5_n_0 ,\b_assign_reg_132[31]_i_5__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__6 
       (.CI(\b_assign_reg_132_reg[28]_i_2__6_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__6_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__6_n_2 ,\b_assign_reg_132_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__6_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__6_n_0 ,\b_assign_reg_132[31]_i_4__6_n_0 ,\b_assign_reg_132[31]_i_5__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[31]_i_2__7 
       (.CI(\b_assign_reg_132_reg[28]_i_2__7_n_0 ),
        .CO({\NLW_b_assign_reg_132_reg[31]_i_2__7_CO_UNCONNECTED [3:2],\b_assign_reg_132_reg[31]_i_2__7_n_2 ,\b_assign_reg_132_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b_assign_reg_132_reg[31]_i_2__7_O_UNCONNECTED [3],\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [31:29]}),
        .S({1'b0,\b_assign_reg_132[31]_i_3__7_n_0 ,\b_assign_reg_132[31]_i_4__7_n_0 ,\b_assign_reg_132[31]_i_5__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2_n_0 ,\b_assign_reg_132_reg[4]_i_2_n_1 ,\b_assign_reg_132_reg[4]_i_2_n_2 ,\b_assign_reg_132_reg[4]_i_2_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4_n_0 ,\b_assign_reg_132[4]_i_5_n_0 ,\b_assign_reg_132[4]_i_6_n_0 ,\b_assign_reg_132[4]_i_7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__0_n_0 ,\b_assign_reg_132_reg[4]_i_2__0_n_1 ,\b_assign_reg_132_reg[4]_i_2__0_n_2 ,\b_assign_reg_132_reg[4]_i_2__0_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__0_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__0_n_0 ,\b_assign_reg_132[4]_i_5__0_n_0 ,\b_assign_reg_132[4]_i_6__0_n_0 ,\b_assign_reg_132[4]_i_7__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__1_n_0 ,\b_assign_reg_132_reg[4]_i_2__1_n_1 ,\b_assign_reg_132_reg[4]_i_2__1_n_2 ,\b_assign_reg_132_reg[4]_i_2__1_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__1_n_0 ,\b_assign_reg_132[4]_i_5__1_n_0 ,\b_assign_reg_132[4]_i_6__1_n_0 ,\b_assign_reg_132[4]_i_7__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__2_n_0 ,\b_assign_reg_132_reg[4]_i_2__2_n_1 ,\b_assign_reg_132_reg[4]_i_2__2_n_2 ,\b_assign_reg_132_reg[4]_i_2__2_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__2_n_0 ,\b_assign_reg_132[4]_i_5__2_n_0 ,\b_assign_reg_132[4]_i_6__2_n_0 ,\b_assign_reg_132[4]_i_7__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__3 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__3_n_0 ,\b_assign_reg_132_reg[4]_i_2__3_n_1 ,\b_assign_reg_132_reg[4]_i_2__3_n_2 ,\b_assign_reg_132_reg[4]_i_2__3_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__3_n_0 ,\b_assign_reg_132[4]_i_5__3_n_0 ,\b_assign_reg_132[4]_i_6__3_n_0 ,\b_assign_reg_132[4]_i_7__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__4 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__4_n_0 ,\b_assign_reg_132_reg[4]_i_2__4_n_1 ,\b_assign_reg_132_reg[4]_i_2__4_n_2 ,\b_assign_reg_132_reg[4]_i_2__4_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__4_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__4_n_0 ,\b_assign_reg_132[4]_i_5__4_n_0 ,\b_assign_reg_132[4]_i_6__4_n_0 ,\b_assign_reg_132[4]_i_7__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__5 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__5_n_0 ,\b_assign_reg_132_reg[4]_i_2__5_n_1 ,\b_assign_reg_132_reg[4]_i_2__5_n_2 ,\b_assign_reg_132_reg[4]_i_2__5_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__5_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__5_n_0 ,\b_assign_reg_132[4]_i_5__5_n_0 ,\b_assign_reg_132[4]_i_6__5_n_0 ,\b_assign_reg_132[4]_i_7__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__6 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__6_n_0 ,\b_assign_reg_132_reg[4]_i_2__6_n_1 ,\b_assign_reg_132_reg[4]_i_2__6_n_2 ,\b_assign_reg_132_reg[4]_i_2__6_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__6_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__6_n_0 ,\b_assign_reg_132[4]_i_5__6_n_0 ,\b_assign_reg_132[4]_i_6__6_n_0 ,\b_assign_reg_132[4]_i_7__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[4]_i_2__7 
       (.CI(1'b0),
        .CO({\b_assign_reg_132_reg[4]_i_2__7_n_0 ,\b_assign_reg_132_reg[4]_i_2__7_n_1 ,\b_assign_reg_132_reg[4]_i_2__7_n_2 ,\b_assign_reg_132_reg[4]_i_2__7_n_3 }),
        .CYINIT(\b_assign_reg_132[4]_i_3__7_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [4:1]),
        .S({\b_assign_reg_132[4]_i_4__7_n_0 ,\b_assign_reg_132[4]_i_5__7_n_0 ,\b_assign_reg_132[4]_i_6__7_n_0 ,\b_assign_reg_132[4]_i_7__7_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2 
       (.CI(\b_assign_reg_132_reg[4]_i_2_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2_n_0 ,\b_assign_reg_132_reg[8]_i_2_n_1 ,\b_assign_reg_132_reg[8]_i_2_n_2 ,\b_assign_reg_132_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_529/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3_n_0 ,\b_assign_reg_132[8]_i_4_n_0 ,\b_assign_reg_132[8]_i_5_n_0 ,\b_assign_reg_132[8]_i_6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__0 
       (.CI(\b_assign_reg_132_reg[4]_i_2__0_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__0_n_0 ,\b_assign_reg_132_reg[8]_i_2__0_n_1 ,\b_assign_reg_132_reg[8]_i_2__0_n_2 ,\b_assign_reg_132_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_536/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__0_n_0 ,\b_assign_reg_132[8]_i_4__0_n_0 ,\b_assign_reg_132[8]_i_5__0_n_0 ,\b_assign_reg_132[8]_i_6__0_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__1 
       (.CI(\b_assign_reg_132_reg[4]_i_2__1_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__1_n_0 ,\b_assign_reg_132_reg[8]_i_2__1_n_1 ,\b_assign_reg_132_reg[8]_i_2__1_n_2 ,\b_assign_reg_132_reg[8]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_543/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__1_n_0 ,\b_assign_reg_132[8]_i_4__1_n_0 ,\b_assign_reg_132[8]_i_5__1_n_0 ,\b_assign_reg_132[8]_i_6__1_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__2 
       (.CI(\b_assign_reg_132_reg[4]_i_2__2_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__2_n_0 ,\b_assign_reg_132_reg[8]_i_2__2_n_1 ,\b_assign_reg_132_reg[8]_i_2__2_n_2 ,\b_assign_reg_132_reg[8]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_550/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__2_n_0 ,\b_assign_reg_132[8]_i_4__2_n_0 ,\b_assign_reg_132[8]_i_5__2_n_0 ,\b_assign_reg_132[8]_i_6__2_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__3 
       (.CI(\b_assign_reg_132_reg[4]_i_2__3_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__3_n_0 ,\b_assign_reg_132_reg[8]_i_2__3_n_1 ,\b_assign_reg_132_reg[8]_i_2__3_n_2 ,\b_assign_reg_132_reg[8]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_557/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__3_n_0 ,\b_assign_reg_132[8]_i_4__3_n_0 ,\b_assign_reg_132[8]_i_5__3_n_0 ,\b_assign_reg_132[8]_i_6__3_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__4 
       (.CI(\b_assign_reg_132_reg[4]_i_2__4_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__4_n_0 ,\b_assign_reg_132_reg[8]_i_2__4_n_1 ,\b_assign_reg_132_reg[8]_i_2__4_n_2 ,\b_assign_reg_132_reg[8]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_565/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__4_n_0 ,\b_assign_reg_132[8]_i_4__4_n_0 ,\b_assign_reg_132[8]_i_5__4_n_0 ,\b_assign_reg_132[8]_i_6__4_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__5 
       (.CI(\b_assign_reg_132_reg[4]_i_2__5_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__5_n_0 ,\b_assign_reg_132_reg[8]_i_2__5_n_1 ,\b_assign_reg_132_reg[8]_i_2__5_n_2 ,\b_assign_reg_132_reg[8]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_573/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__5_n_0 ,\b_assign_reg_132[8]_i_4__5_n_0 ,\b_assign_reg_132[8]_i_5__5_n_0 ,\b_assign_reg_132[8]_i_6__5_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__6 
       (.CI(\b_assign_reg_132_reg[4]_i_2__6_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__6_n_0 ,\b_assign_reg_132_reg[8]_i_2__6_n_1 ,\b_assign_reg_132_reg[8]_i_2__6_n_2 ,\b_assign_reg_132_reg[8]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_580/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__6_n_0 ,\b_assign_reg_132[8]_i_4__6_n_0 ,\b_assign_reg_132[8]_i_5__6_n_0 ,\b_assign_reg_132[8]_i_6__6_n_0 }));
  CARRY4 \b_assign_reg_132_reg[8]_i_2__7 
       (.CI(\b_assign_reg_132_reg[4]_i_2__7_n_0 ),
        .CO({\b_assign_reg_132_reg[8]_i_2__7_n_0 ,\b_assign_reg_132_reg[8]_i_2__7_n_1 ,\b_assign_reg_132_reg[8]_i_2__7_n_2 ,\b_assign_reg_132_reg[8]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\grp_fixed_point_mul_fu_588/tmp_5_fu_60_p2 [8:5]),
        .S({\b_assign_reg_132[8]_i_3__7_n_0 ,\b_assign_reg_132[8]_i_4__7_n_0 ,\b_assign_reg_132[8]_i_5__7_n_0 ,\b_assign_reg_132[8]_i_6__7_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \ctrl_read_reg_1189[0]_i_1 
       (.I0(ctrl),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ctrl_read_reg_1189),
        .O(\ctrl_read_reg_1189_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \inStream_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(\int_kernel_8_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(ap_done),
        .I1(int_ap_done_i_2_n_0),
        .I2(s_axi_CTRL_ARVALID),
        .I3(s_axi_CTRL_RVALID),
        .I4(ap_rst_n),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_2
       (.I0(int_ap_done_i_3_n_0),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(int_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .O(int_ap_done_i_3_n_0));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(ap_done),
        .I2(int_ap_start1),
        .I3(s_axi_CTRL_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    int_ap_start_i_2
       (.I0(Q[2]),
        .I1(\outStream_V_data_V_1_state_reg[1] ),
        .I2(\outStream_V_keep_V_1_state_reg[1] ),
        .I3(\outStream_V_dest_V_1_state_reg[1] ),
        .I4(\ap_CS_fsm_reg[0] ),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_start_i_4
       (.I0(\outStream_V_last_V_1_state_reg[1] ),
        .I1(\outStream_V_id_V_1_state_reg[1] ),
        .I2(\outStream_V_strb_V_1_state_reg[1] ),
        .I3(\outStream_V_user_V_1_state_reg[1] ),
        .O(\ap_CS_fsm_reg[0] ));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(\int_kernel_8_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ctrl),
        .O(int_ctrl0[0]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[10] ),
        .O(int_ctrl0[10]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[11] ),
        .O(int_ctrl0[11]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[12] ),
        .O(int_ctrl0[12]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[13] ),
        .O(int_ctrl0[13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[14] ),
        .O(int_ctrl0[14]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[15] ),
        .O(int_ctrl0[15]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[16] ),
        .O(int_ctrl0[16]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[17] ),
        .O(int_ctrl0[17]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[18] ),
        .O(int_ctrl0[18]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[19] ),
        .O(int_ctrl0[19]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[1] ),
        .O(int_ctrl0[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[20] ),
        .O(int_ctrl0[20]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[21] ),
        .O(int_ctrl0[21]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[22] ),
        .O(int_ctrl0[22]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_ctrl_reg_n_0_[23] ),
        .O(int_ctrl0[23]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[24] ),
        .O(int_ctrl0[24]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[25] ),
        .O(int_ctrl0[25]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[26] ),
        .O(int_ctrl0[26]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[27] ),
        .O(int_ctrl0[27]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[28] ),
        .O(int_ctrl0[28]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[29] ),
        .O(int_ctrl0[29]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[2] ),
        .O(int_ctrl0[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[30] ),
        .O(int_ctrl0[30]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \int_ctrl[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ctrl[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_ctrl[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_ctrl_reg_n_0_[31] ),
        .O(int_ctrl0[31]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \int_ctrl[31]_i_3 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(\int_ctrl[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[3] ),
        .O(int_ctrl0[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[4] ),
        .O(int_ctrl0[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[5] ),
        .O(int_ctrl0[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[6] ),
        .O(int_ctrl0[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ctrl_reg_n_0_[7] ),
        .O(int_ctrl0[7]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[8] ),
        .O(int_ctrl0[8]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ctrl[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ctrl_reg_n_0_[9] ),
        .O(int_ctrl0[9]));
  FDRE \int_ctrl_reg[0] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[0]),
        .Q(ctrl),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[10] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[10]),
        .Q(\int_ctrl_reg_n_0_[10] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[11] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[11]),
        .Q(\int_ctrl_reg_n_0_[11] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[12] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[12]),
        .Q(\int_ctrl_reg_n_0_[12] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[13] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[13]),
        .Q(\int_ctrl_reg_n_0_[13] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[14] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[14]),
        .Q(\int_ctrl_reg_n_0_[14] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[15] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[15]),
        .Q(\int_ctrl_reg_n_0_[15] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[16] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[16]),
        .Q(\int_ctrl_reg_n_0_[16] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[17] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[17]),
        .Q(\int_ctrl_reg_n_0_[17] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[18] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[18]),
        .Q(\int_ctrl_reg_n_0_[18] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[19] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[19]),
        .Q(\int_ctrl_reg_n_0_[19] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[1] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[1]),
        .Q(\int_ctrl_reg_n_0_[1] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[20] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[20]),
        .Q(\int_ctrl_reg_n_0_[20] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[21] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[21]),
        .Q(\int_ctrl_reg_n_0_[21] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[22] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[22]),
        .Q(\int_ctrl_reg_n_0_[22] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[23] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[23]),
        .Q(\int_ctrl_reg_n_0_[23] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[24] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[24]),
        .Q(\int_ctrl_reg_n_0_[24] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[25] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[25]),
        .Q(\int_ctrl_reg_n_0_[25] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[26] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[26]),
        .Q(\int_ctrl_reg_n_0_[26] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[27] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[27]),
        .Q(\int_ctrl_reg_n_0_[27] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[28] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[28]),
        .Q(\int_ctrl_reg_n_0_[28] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[29] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[29]),
        .Q(\int_ctrl_reg_n_0_[29] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[2] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[2]),
        .Q(\int_ctrl_reg_n_0_[2] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[30] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[30]),
        .Q(\int_ctrl_reg_n_0_[30] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[31] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[31]),
        .Q(\int_ctrl_reg_n_0_[31] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[3] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[3]),
        .Q(\int_ctrl_reg_n_0_[3] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[4] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[4]),
        .Q(\int_ctrl_reg_n_0_[4] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[5] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[5]),
        .Q(\int_ctrl_reg_n_0_[5] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[6] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[6]),
        .Q(\int_ctrl_reg_n_0_[6] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[7] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[7]),
        .Q(\int_ctrl_reg_n_0_[7] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[8] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[8]),
        .Q(\int_ctrl_reg_n_0_[8] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ctrl_reg[9] 
       (.C(ap_clk),
        .CE(\int_ctrl[31]_i_1_n_0 ),
        .D(int_ctrl0[9]),
        .Q(\int_ctrl_reg_n_0_[9] ),
        .R(\int_kernel_8_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_0),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_0),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[2] ),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    int_gie_i_3
       (.I0(s_axi_CTRL_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .O(int_gie_i_3_n_0));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(\int_kernel_8_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_ier9_out),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_CTRL_WSTRB[0]),
        .O(int_ier9_out));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_0),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_kernel_0_reg[31]_0 [0]),
        .O(int_kernel_00[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[10]),
        .O(int_kernel_00[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[11]),
        .O(int_kernel_00[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[12]),
        .O(int_kernel_00[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[13]),
        .O(int_kernel_00[13]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[14]),
        .O(int_kernel_00[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[15]),
        .O(int_kernel_00[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[16]),
        .O(int_kernel_00[16]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[17]),
        .O(int_kernel_00[17]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[18]),
        .O(int_kernel_00[18]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[19]),
        .O(int_kernel_00[19]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[1]),
        .O(int_kernel_00[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[20]),
        .O(int_kernel_00[20]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[21]),
        .O(int_kernel_00[21]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[22]),
        .O(int_kernel_00[22]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_0[23]),
        .O(int_kernel_00[23]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[24]),
        .O(int_kernel_00[24]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[25]),
        .O(int_kernel_00[25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[26]),
        .O(int_kernel_00[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[27]),
        .O(int_kernel_00[27]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[28]),
        .O(int_kernel_00[28]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[29]),
        .O(int_kernel_00[29]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[2]),
        .O(int_kernel_00[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_0[30]),
        .O(int_kernel_00[30]));
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_kernel_0[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ctrl[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_kernel_0[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .O(int_kernel_00[31]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[3]),
        .O(int_kernel_00[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[4]),
        .O(int_kernel_00[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[5]),
        .O(int_kernel_00[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[6]),
        .O(int_kernel_00[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_0[7]),
        .O(int_kernel_00[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[8]),
        .O(int_kernel_00[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_0[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_0[9]),
        .O(int_kernel_00[9]));
  FDRE \int_kernel_0_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[0]),
        .Q(\int_kernel_0_reg[31]_0 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[10]),
        .Q(kernel_0[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[11]),
        .Q(kernel_0[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[12]),
        .Q(kernel_0[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[13]),
        .Q(kernel_0[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[14]),
        .Q(kernel_0[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[15]),
        .Q(kernel_0[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[16]),
        .Q(kernel_0[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[17]),
        .Q(kernel_0[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[18]),
        .Q(kernel_0[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[19]),
        .Q(kernel_0[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[1]),
        .Q(kernel_0[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[20]),
        .Q(kernel_0[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[21]),
        .Q(kernel_0[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[22]),
        .Q(kernel_0[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[23]),
        .Q(kernel_0[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[24]),
        .Q(kernel_0[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[25]),
        .Q(kernel_0[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[26]),
        .Q(kernel_0[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[27]),
        .Q(kernel_0[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[28]),
        .Q(kernel_0[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[29]),
        .Q(kernel_0[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[2]),
        .Q(kernel_0[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[30]),
        .Q(kernel_0[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[31]),
        .Q(\int_kernel_0_reg[31]_0 [1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[3]),
        .Q(kernel_0[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[4]),
        .Q(kernel_0[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[5]),
        .Q(kernel_0[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[6]),
        .Q(kernel_0[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[7]),
        .Q(kernel_0[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[8]),
        .Q(kernel_0[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_0_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_0[31]_i_1_n_0 ),
        .D(int_kernel_00[9]),
        .Q(kernel_0[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_0 [0]),
        .O(int_kernel_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[10]),
        .O(int_kernel_10[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[11]),
        .O(int_kernel_10[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[12]),
        .O(int_kernel_10[12]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[13]),
        .O(int_kernel_10[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[14]),
        .O(int_kernel_10[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[15]),
        .O(int_kernel_10[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[16]),
        .O(int_kernel_10[16]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[17]),
        .O(int_kernel_10[17]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[18]),
        .O(int_kernel_10[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[19]),
        .O(int_kernel_10[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[1]),
        .O(int_kernel_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[20]),
        .O(int_kernel_10[20]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[21]),
        .O(int_kernel_10[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[22]),
        .O(int_kernel_10[22]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_1[23]),
        .O(int_kernel_10[23]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[24]),
        .O(int_kernel_10[24]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[25]),
        .O(int_kernel_10[25]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[26]),
        .O(int_kernel_10[26]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[27]),
        .O(int_kernel_10[27]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[28]),
        .O(int_kernel_10[28]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[29]),
        .O(int_kernel_10[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[2]),
        .O(int_kernel_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_1[30]),
        .O(int_kernel_10[30]));
  LUT5 #(
    .INIT(32'h00000100)) 
    \int_kernel_1[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_kernel_1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_1_reg[31]_0 ),
        .O(int_kernel_10[31]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[3]),
        .O(int_kernel_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[4]),
        .O(int_kernel_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[5]),
        .O(int_kernel_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[6]),
        .O(int_kernel_10[6]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_1[7]),
        .O(int_kernel_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[8]),
        .O(int_kernel_10[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_1[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_1[9]),
        .O(int_kernel_10[9]));
  FDRE \int_kernel_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[0]),
        .Q(\b_assign_reg_132_reg[31]_0 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[10]),
        .Q(kernel_1[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[11]),
        .Q(kernel_1[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[12]),
        .Q(kernel_1[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[13]),
        .Q(kernel_1[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[14]),
        .Q(kernel_1[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[15]),
        .Q(kernel_1[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[16]),
        .Q(kernel_1[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[17]),
        .Q(kernel_1[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[18]),
        .Q(kernel_1[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[19]),
        .Q(kernel_1[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[1]),
        .Q(kernel_1[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[20]),
        .Q(kernel_1[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[21]),
        .Q(kernel_1[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[22]),
        .Q(kernel_1[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[23]),
        .Q(kernel_1[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[24]),
        .Q(kernel_1[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[25]),
        .Q(kernel_1[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[26]),
        .Q(kernel_1[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[27]),
        .Q(kernel_1[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[28]),
        .Q(kernel_1[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[29]),
        .Q(kernel_1[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[2]),
        .Q(kernel_1[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[30]),
        .Q(kernel_1[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[31]),
        .Q(\int_kernel_1_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[3]),
        .Q(kernel_1[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[4]),
        .Q(kernel_1[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[5]),
        .Q(kernel_1[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[6]),
        .Q(kernel_1[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[7]),
        .Q(kernel_1[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[8]),
        .Q(kernel_1[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_1_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_1[31]_i_1_n_0 ),
        .D(int_kernel_10[9]),
        .Q(kernel_1[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_1 [0]),
        .O(int_kernel_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[10]),
        .O(int_kernel_20[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[11]),
        .O(int_kernel_20[11]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[12]),
        .O(int_kernel_20[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[13]),
        .O(int_kernel_20[13]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[14]),
        .O(int_kernel_20[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[15]),
        .O(int_kernel_20[15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[16]),
        .O(int_kernel_20[16]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[17]),
        .O(int_kernel_20[17]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[18]),
        .O(int_kernel_20[18]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[19]),
        .O(int_kernel_20[19]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[1]),
        .O(int_kernel_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[20]),
        .O(int_kernel_20[20]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[21]),
        .O(int_kernel_20[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[22]),
        .O(int_kernel_20[22]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_2[23]),
        .O(int_kernel_20[23]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[24]),
        .O(int_kernel_20[24]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[25]),
        .O(int_kernel_20[25]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[26]),
        .O(int_kernel_20[26]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[27]),
        .O(int_kernel_20[27]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[28]),
        .O(int_kernel_20[28]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[29]),
        .O(int_kernel_20[29]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[2]),
        .O(int_kernel_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_2[30]),
        .O(int_kernel_20[30]));
  LUT5 #(
    .INIT(32'h00000200)) 
    \int_kernel_2[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_kernel_2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_2_reg[31]_0 ),
        .O(int_kernel_20[31]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[3]),
        .O(int_kernel_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[4]),
        .O(int_kernel_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[5]),
        .O(int_kernel_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[6]),
        .O(int_kernel_20[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_2[7]),
        .O(int_kernel_20[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[8]),
        .O(int_kernel_20[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_2[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_2[9]),
        .O(int_kernel_20[9]));
  FDRE \int_kernel_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[0]),
        .Q(\b_assign_reg_132_reg[31]_1 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[10]),
        .Q(kernel_2[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[11]),
        .Q(kernel_2[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[12]),
        .Q(kernel_2[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[13]),
        .Q(kernel_2[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[14]),
        .Q(kernel_2[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[15]),
        .Q(kernel_2[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[16]),
        .Q(kernel_2[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[17]),
        .Q(kernel_2[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[18]),
        .Q(kernel_2[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[19]),
        .Q(kernel_2[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[1]),
        .Q(kernel_2[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[20]),
        .Q(kernel_2[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[21]),
        .Q(kernel_2[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[22]),
        .Q(kernel_2[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[23]),
        .Q(kernel_2[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[24]),
        .Q(kernel_2[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[25]),
        .Q(kernel_2[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[26]),
        .Q(kernel_2[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[27]),
        .Q(kernel_2[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[28]),
        .Q(kernel_2[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[29]),
        .Q(kernel_2[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[2]),
        .Q(kernel_2[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[30]),
        .Q(kernel_2[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[31]),
        .Q(\int_kernel_2_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[3]),
        .Q(kernel_2[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[4]),
        .Q(kernel_2[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[5]),
        .Q(kernel_2[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[6]),
        .Q(kernel_2[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[7]),
        .Q(kernel_2[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[8]),
        .Q(kernel_2[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_2_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_2[31]_i_1_n_0 ),
        .D(int_kernel_20[9]),
        .Q(kernel_2[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_2 [0]),
        .O(int_kernel_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[10]),
        .O(int_kernel_30[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[11]),
        .O(int_kernel_30[11]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[12]),
        .O(int_kernel_30[12]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[13]),
        .O(int_kernel_30[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[14]),
        .O(int_kernel_30[14]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[15]),
        .O(int_kernel_30[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[16]),
        .O(int_kernel_30[16]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[17]),
        .O(int_kernel_30[17]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[18]),
        .O(int_kernel_30[18]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[19]),
        .O(int_kernel_30[19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[1]),
        .O(int_kernel_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[20]),
        .O(int_kernel_30[20]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[21]),
        .O(int_kernel_30[21]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[22]),
        .O(int_kernel_30[22]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_3[23]),
        .O(int_kernel_30[23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[24]),
        .O(int_kernel_30[24]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[25]),
        .O(int_kernel_30[25]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[26]),
        .O(int_kernel_30[26]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[27]),
        .O(int_kernel_30[27]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[28]),
        .O(int_kernel_30[28]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[29]),
        .O(int_kernel_30[29]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[2]),
        .O(int_kernel_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_3[30]),
        .O(int_kernel_30[30]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_kernel_3[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ctrl[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_kernel_3[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_3_reg[31]_0 ),
        .O(int_kernel_30[31]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[3]),
        .O(int_kernel_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[4]),
        .O(int_kernel_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[5]),
        .O(int_kernel_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[6]),
        .O(int_kernel_30[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_3[7]),
        .O(int_kernel_30[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[8]),
        .O(int_kernel_30[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_3[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_3[9]),
        .O(int_kernel_30[9]));
  FDRE \int_kernel_3_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[0]),
        .Q(\b_assign_reg_132_reg[31]_2 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[10]),
        .Q(kernel_3[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[11]),
        .Q(kernel_3[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[12]),
        .Q(kernel_3[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[13]),
        .Q(kernel_3[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[14]),
        .Q(kernel_3[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[15]),
        .Q(kernel_3[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[16]),
        .Q(kernel_3[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[17]),
        .Q(kernel_3[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[18]),
        .Q(kernel_3[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[19]),
        .Q(kernel_3[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[1]),
        .Q(kernel_3[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[20]),
        .Q(kernel_3[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[21]),
        .Q(kernel_3[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[22]),
        .Q(kernel_3[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[23]),
        .Q(kernel_3[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[24]),
        .Q(kernel_3[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[25]),
        .Q(kernel_3[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[26]),
        .Q(kernel_3[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[27]),
        .Q(kernel_3[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[28]),
        .Q(kernel_3[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[29]),
        .Q(kernel_3[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[2]),
        .Q(kernel_3[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[30]),
        .Q(kernel_3[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[31]),
        .Q(\int_kernel_3_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[3]),
        .Q(kernel_3[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[4]),
        .Q(kernel_3[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[5]),
        .Q(kernel_3[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[6]),
        .Q(kernel_3[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[7]),
        .Q(kernel_3[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[8]),
        .Q(kernel_3[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_3_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_3[31]_i_1_n_0 ),
        .D(int_kernel_30[9]),
        .Q(kernel_3[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_3 [0]),
        .O(int_kernel_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[10]),
        .O(int_kernel_40[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[11]),
        .O(int_kernel_40[11]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[12]),
        .O(int_kernel_40[12]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[13]),
        .O(int_kernel_40[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[14]),
        .O(int_kernel_40[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[15]),
        .O(int_kernel_40[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[16]),
        .O(int_kernel_40[16]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[17]),
        .O(int_kernel_40[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[18]),
        .O(int_kernel_40[18]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[19]),
        .O(int_kernel_40[19]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[1]),
        .O(int_kernel_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[20]),
        .O(int_kernel_40[20]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[21]),
        .O(int_kernel_40[21]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[22]),
        .O(int_kernel_40[22]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_4[23]),
        .O(int_kernel_40[23]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[24]),
        .O(int_kernel_40[24]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[25]),
        .O(int_kernel_40[25]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[26]),
        .O(int_kernel_40[26]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[27]),
        .O(int_kernel_40[27]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[28]),
        .O(int_kernel_40[28]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[29]),
        .O(int_kernel_40[29]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[2]),
        .O(int_kernel_40[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_4[30]),
        .O(int_kernel_40[30]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \int_kernel_4[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ctrl[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_kernel_4[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_4_reg[31]_0 ),
        .O(int_kernel_40[31]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[3]),
        .O(int_kernel_40[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[4]),
        .O(int_kernel_40[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[5]),
        .O(int_kernel_40[5]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[6]),
        .O(int_kernel_40[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_4[7]),
        .O(int_kernel_40[7]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[8]),
        .O(int_kernel_40[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_4[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_4[9]),
        .O(int_kernel_40[9]));
  FDRE \int_kernel_4_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[0]),
        .Q(\b_assign_reg_132_reg[31]_3 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[10]),
        .Q(kernel_4[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[11]),
        .Q(kernel_4[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[12]),
        .Q(kernel_4[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[13]),
        .Q(kernel_4[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[14]),
        .Q(kernel_4[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[15]),
        .Q(kernel_4[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[16]),
        .Q(kernel_4[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[17]),
        .Q(kernel_4[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[18]),
        .Q(kernel_4[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[19]),
        .Q(kernel_4[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[1]),
        .Q(kernel_4[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[20]),
        .Q(kernel_4[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[21]),
        .Q(kernel_4[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[22]),
        .Q(kernel_4[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[23]),
        .Q(kernel_4[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[24]),
        .Q(kernel_4[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[25]),
        .Q(kernel_4[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[26]),
        .Q(kernel_4[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[27]),
        .Q(kernel_4[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[28]),
        .Q(kernel_4[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[29]),
        .Q(kernel_4[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[2]),
        .Q(kernel_4[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[30]),
        .Q(kernel_4[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[31]),
        .Q(\int_kernel_4_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[3]),
        .Q(kernel_4[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[4]),
        .Q(kernel_4[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[5]),
        .Q(kernel_4[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[6]),
        .Q(kernel_4[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[7]),
        .Q(kernel_4[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[8]),
        .Q(kernel_4[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_4_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_4[31]_i_1_n_0 ),
        .D(int_kernel_40[9]),
        .Q(kernel_4[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_4 [0]),
        .O(int_kernel_50[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[10]),
        .O(int_kernel_50[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[11]),
        .O(int_kernel_50[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[12]),
        .O(int_kernel_50[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[13]),
        .O(int_kernel_50[13]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[14]),
        .O(int_kernel_50[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[15]),
        .O(int_kernel_50[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[16]),
        .O(int_kernel_50[16]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[17]),
        .O(int_kernel_50[17]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[18]),
        .O(int_kernel_50[18]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[19]),
        .O(int_kernel_50[19]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[1]),
        .O(int_kernel_50[1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[20]),
        .O(int_kernel_50[20]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[21]),
        .O(int_kernel_50[21]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[22]),
        .O(int_kernel_50[22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_5[23]),
        .O(int_kernel_50[23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[24]),
        .O(int_kernel_50[24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[25]),
        .O(int_kernel_50[25]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[26]),
        .O(int_kernel_50[26]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[27]),
        .O(int_kernel_50[27]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[28]),
        .O(int_kernel_50[28]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[29]),
        .O(int_kernel_50[29]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[2]),
        .O(int_kernel_50[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_5[30]),
        .O(int_kernel_50[30]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \int_kernel_5[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_kernel_5[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_5_reg[31]_0 ),
        .O(int_kernel_50[31]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[3]),
        .O(int_kernel_50[3]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[4]),
        .O(int_kernel_50[4]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[5]),
        .O(int_kernel_50[5]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[6]),
        .O(int_kernel_50[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_5[7]),
        .O(int_kernel_50[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[8]),
        .O(int_kernel_50[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_5[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_5[9]),
        .O(int_kernel_50[9]));
  FDRE \int_kernel_5_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[0]),
        .Q(\b_assign_reg_132_reg[31]_4 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[10]),
        .Q(kernel_5[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[11]),
        .Q(kernel_5[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[12]),
        .Q(kernel_5[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[13]),
        .Q(kernel_5[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[14]),
        .Q(kernel_5[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[15]),
        .Q(kernel_5[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[16]),
        .Q(kernel_5[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[17]),
        .Q(kernel_5[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[18]),
        .Q(kernel_5[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[19]),
        .Q(kernel_5[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[1]),
        .Q(kernel_5[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[20]),
        .Q(kernel_5[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[21]),
        .Q(kernel_5[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[22]),
        .Q(kernel_5[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[23]),
        .Q(kernel_5[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[24]),
        .Q(kernel_5[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[25]),
        .Q(kernel_5[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[26]),
        .Q(kernel_5[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[27]),
        .Q(kernel_5[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[28]),
        .Q(kernel_5[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[29]),
        .Q(kernel_5[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[2]),
        .Q(kernel_5[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[30]),
        .Q(kernel_5[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[31]),
        .Q(\int_kernel_5_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[3]),
        .Q(kernel_5[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[4]),
        .Q(kernel_5[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[5]),
        .Q(kernel_5[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[6]),
        .Q(kernel_5[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[7]),
        .Q(kernel_5[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[8]),
        .Q(kernel_5[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_5_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_5[31]_i_1_n_0 ),
        .D(int_kernel_50[9]),
        .Q(kernel_5[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_5 [0]),
        .O(int_kernel_60[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[10]),
        .O(int_kernel_60[10]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[11]),
        .O(int_kernel_60[11]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[12]),
        .O(int_kernel_60[12]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[13]),
        .O(int_kernel_60[13]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[14]),
        .O(int_kernel_60[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[15]),
        .O(int_kernel_60[15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[16]),
        .O(int_kernel_60[16]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[17]),
        .O(int_kernel_60[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[18]),
        .O(int_kernel_60[18]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[19]),
        .O(int_kernel_60[19]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[1]),
        .O(int_kernel_60[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[20]),
        .O(int_kernel_60[20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[21]),
        .O(int_kernel_60[21]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[22]),
        .O(int_kernel_60[22]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_6[23]),
        .O(int_kernel_60[23]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[24]),
        .O(int_kernel_60[24]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[25]),
        .O(int_kernel_60[25]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[26]),
        .O(int_kernel_60[26]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[27]),
        .O(int_kernel_60[27]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[28]),
        .O(int_kernel_60[28]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[29]),
        .O(int_kernel_60[29]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[2]),
        .O(int_kernel_60[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_6[30]),
        .O(int_kernel_60[30]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_kernel_6[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ctrl[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_kernel_6[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_6_reg[31]_0 ),
        .O(int_kernel_60[31]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[3]),
        .O(int_kernel_60[3]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[4]),
        .O(int_kernel_60[4]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[5]),
        .O(int_kernel_60[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[6]),
        .O(int_kernel_60[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_6[7]),
        .O(int_kernel_60[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[8]),
        .O(int_kernel_60[8]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_6[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_6[9]),
        .O(int_kernel_60[9]));
  FDRE \int_kernel_6_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[0]),
        .Q(\b_assign_reg_132_reg[31]_5 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[10]),
        .Q(kernel_6[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[11]),
        .Q(kernel_6[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[12]),
        .Q(kernel_6[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[13]),
        .Q(kernel_6[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[14]),
        .Q(kernel_6[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[15]),
        .Q(kernel_6[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[16]),
        .Q(kernel_6[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[17]),
        .Q(kernel_6[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[18]),
        .Q(kernel_6[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[19]),
        .Q(kernel_6[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[1]),
        .Q(kernel_6[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[20]),
        .Q(kernel_6[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[21]),
        .Q(kernel_6[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[22]),
        .Q(kernel_6[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[23]),
        .Q(kernel_6[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[24]),
        .Q(kernel_6[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[25]),
        .Q(kernel_6[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[26]),
        .Q(kernel_6[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[27]),
        .Q(kernel_6[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[28]),
        .Q(kernel_6[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[29]),
        .Q(kernel_6[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[2]),
        .Q(kernel_6[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[30]),
        .Q(kernel_6[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[31]),
        .Q(\int_kernel_6_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[3]),
        .Q(kernel_6[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[4]),
        .Q(kernel_6[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[5]),
        .Q(kernel_6[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[6]),
        .Q(kernel_6[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[7]),
        .Q(kernel_6[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[8]),
        .Q(kernel_6[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_6_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_6[31]_i_1_n_0 ),
        .D(int_kernel_60[9]),
        .Q(kernel_6[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_6 [0]),
        .O(int_kernel_70[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[10]),
        .O(int_kernel_70[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[11]),
        .O(int_kernel_70[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[12]),
        .O(int_kernel_70[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[13]),
        .O(int_kernel_70[13]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[14]),
        .O(int_kernel_70[14]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[15]),
        .O(int_kernel_70[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[16]),
        .O(int_kernel_70[16]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[17]),
        .O(int_kernel_70[17]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[18]),
        .O(int_kernel_70[18]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[19]),
        .O(int_kernel_70[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[1]),
        .O(int_kernel_70[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[20]),
        .O(int_kernel_70[20]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[21]),
        .O(int_kernel_70[21]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[22]),
        .O(int_kernel_70[22]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_7[23]),
        .O(int_kernel_70[23]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[24]),
        .O(int_kernel_70[24]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[25]),
        .O(int_kernel_70[25]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[26]),
        .O(int_kernel_70[26]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[27]),
        .O(int_kernel_70[27]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[28]),
        .O(int_kernel_70[28]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[29]),
        .O(int_kernel_70[29]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[2]),
        .O(int_kernel_70[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_7[30]),
        .O(int_kernel_70[30]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \int_kernel_7[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ctrl[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_kernel_7[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_7_reg[31]_0 ),
        .O(int_kernel_70[31]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[3]),
        .O(int_kernel_70[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[4]),
        .O(int_kernel_70[4]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[5]),
        .O(int_kernel_70[5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[6]),
        .O(int_kernel_70[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_7[7]),
        .O(int_kernel_70[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[8]),
        .O(int_kernel_70[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_7[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_7[9]),
        .O(int_kernel_70[9]));
  FDRE \int_kernel_7_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[0]),
        .Q(\b_assign_reg_132_reg[31]_6 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[10]),
        .Q(kernel_7[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[11]),
        .Q(kernel_7[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[12]),
        .Q(kernel_7[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[13]),
        .Q(kernel_7[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[14]),
        .Q(kernel_7[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[15]),
        .Q(kernel_7[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[16]),
        .Q(kernel_7[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[17]),
        .Q(kernel_7[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[18]),
        .Q(kernel_7[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[19]),
        .Q(kernel_7[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[1]),
        .Q(kernel_7[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[20]),
        .Q(kernel_7[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[21]),
        .Q(kernel_7[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[22]),
        .Q(kernel_7[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[23]),
        .Q(kernel_7[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[24]),
        .Q(kernel_7[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[25]),
        .Q(kernel_7[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[26]),
        .Q(kernel_7[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[27]),
        .Q(kernel_7[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[28]),
        .Q(kernel_7[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[29]),
        .Q(kernel_7[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[2]),
        .Q(kernel_7[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[30]),
        .Q(kernel_7[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[31]),
        .Q(\int_kernel_7_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[3]),
        .Q(kernel_7[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[4]),
        .Q(kernel_7[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[5]),
        .Q(kernel_7[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[6]),
        .Q(kernel_7[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[7]),
        .Q(kernel_7[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[8]),
        .Q(kernel_7[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_7_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_7[31]_i_1_n_0 ),
        .D(int_kernel_70[9]),
        .Q(kernel_7[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\b_assign_reg_132_reg[31]_7 [0]),
        .O(int_kernel_80[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[10]),
        .O(int_kernel_80[10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[11]),
        .O(int_kernel_80[11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[12]),
        .O(int_kernel_80[12]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[13]),
        .O(int_kernel_80[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[14]),
        .O(int_kernel_80[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[15]),
        .O(int_kernel_80[15]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[16]),
        .O(int_kernel_80[16]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[17]),
        .O(int_kernel_80[17]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[18]),
        .O(int_kernel_80[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[19]),
        .O(int_kernel_80[19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[1]),
        .O(int_kernel_80[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[20]),
        .O(int_kernel_80[20]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[21]),
        .O(int_kernel_80[21]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[22]),
        .O(int_kernel_80[22]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(kernel_8[23]),
        .O(int_kernel_80[23]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[24]),
        .O(int_kernel_80[24]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[25]),
        .O(int_kernel_80[25]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[26]),
        .O(int_kernel_80[26]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[27]),
        .O(int_kernel_80[27]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[28]),
        .O(int_kernel_80[28]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[29]),
        .O(int_kernel_80[29]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[2]),
        .O(int_kernel_80[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(kernel_8[30]),
        .O(int_kernel_80[30]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \int_kernel_8[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ctrl[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_kernel_8[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_kernel_8_reg[31]_0 ),
        .O(int_kernel_80[31]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[3]),
        .O(int_kernel_80[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[4]),
        .O(int_kernel_80[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[5]),
        .O(int_kernel_80[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[6]),
        .O(int_kernel_80[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(kernel_8[7]),
        .O(int_kernel_80[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[8]),
        .O(int_kernel_80[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kernel_8[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(kernel_8[9]),
        .O(int_kernel_80[9]));
  FDRE \int_kernel_8_reg[0] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[0]),
        .Q(\b_assign_reg_132_reg[31]_7 [0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[10] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[10]),
        .Q(kernel_8[10]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[11] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[11]),
        .Q(kernel_8[11]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[12] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[12]),
        .Q(kernel_8[12]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[13] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[13]),
        .Q(kernel_8[13]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[14] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[14]),
        .Q(kernel_8[14]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[15] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[15]),
        .Q(kernel_8[15]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[16] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[16]),
        .Q(kernel_8[16]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[17] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[17]),
        .Q(kernel_8[17]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[18] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[18]),
        .Q(kernel_8[18]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[19] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[19]),
        .Q(kernel_8[19]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[1] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[1]),
        .Q(kernel_8[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[20] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[20]),
        .Q(kernel_8[20]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[21] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[21]),
        .Q(kernel_8[21]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[22] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[22]),
        .Q(kernel_8[22]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[23] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[23]),
        .Q(kernel_8[23]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[24] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[24]),
        .Q(kernel_8[24]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[25] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[25]),
        .Q(kernel_8[25]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[26] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[26]),
        .Q(kernel_8[26]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[27] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[27]),
        .Q(kernel_8[27]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[28] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[28]),
        .Q(kernel_8[28]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[29] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[29]),
        .Q(kernel_8[29]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[2] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[2]),
        .Q(kernel_8[2]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[30] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[30]),
        .Q(kernel_8[30]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[31] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[31]),
        .Q(\int_kernel_8_reg[31]_0 ),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[3] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[3]),
        .Q(kernel_8[3]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[4] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[4]),
        .Q(kernel_8[4]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[5] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[5]),
        .Q(kernel_8[5]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[6] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[6]),
        .Q(kernel_8[6]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[7] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[7]),
        .Q(kernel_8[7]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[8] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[8]),
        .Q(kernel_8[8]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \int_kernel_8_reg[9] 
       (.C(ap_clk),
        .CE(\int_kernel_8[31]_i_1_n_0 ),
        .D(int_kernel_80[9]),
        .Q(kernel_8[9]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(interrupt));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(ar_hs),
        .I4(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22E222E2FFFF22E2)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_i_4_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAA8A8A8AAAAAA)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_6_n_0 ),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\b_assign_reg_132_reg[31]_7 [0]),
        .I1(\b_assign_reg_132_reg[31]_6 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\b_assign_reg_132_reg[31]_5 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\b_assign_reg_132_reg[31]_4 [0]),
        .O(\rdata[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\int_kernel_0_reg[31]_0 [0]),
        .I1(ctrl),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\b_assign_reg_132_reg[31]_3 [0]),
        .I1(\b_assign_reg_132_reg[31]_2 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\b_assign_reg_132_reg[31]_1 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\b_assign_reg_132_reg[31]_0 [0]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[10]_i_4_n_0 ),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_2 
       (.I0(kernel_8[10]),
        .I1(kernel_7[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_3 
       (.I0(kernel_4[10]),
        .I1(kernel_3[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[10]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[10]_i_4 
       (.I0(\int_ctrl_reg_n_0_[10] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[10]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[11]_i_4_n_0 ),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_2 
       (.I0(kernel_8[11]),
        .I1(kernel_7[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_3 
       (.I0(kernel_4[11]),
        .I1(kernel_3[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[11]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[11]_i_4 
       (.I0(\int_ctrl_reg_n_0_[11] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[11]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[12]_i_4_n_0 ),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_2 
       (.I0(kernel_8[12]),
        .I1(kernel_7[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_3 
       (.I0(kernel_4[12]),
        .I1(kernel_3[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[12]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[12]_i_4 
       (.I0(\int_ctrl_reg_n_0_[12] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[12]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[13]_i_4_n_0 ),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_2 
       (.I0(kernel_8[13]),
        .I1(kernel_7[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_3 
       (.I0(kernel_4[13]),
        .I1(kernel_3[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[13]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[13]_i_4 
       (.I0(\int_ctrl_reg_n_0_[13] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[13]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[14]_i_4_n_0 ),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_2 
       (.I0(kernel_8[14]),
        .I1(kernel_7[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_3 
       (.I0(kernel_4[14]),
        .I1(kernel_3[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[14]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[14]_i_4 
       (.I0(\int_ctrl_reg_n_0_[14] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[14]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[15]_i_4_n_0 ),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_2 
       (.I0(kernel_8[15]),
        .I1(kernel_7[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_3 
       (.I0(kernel_4[15]),
        .I1(kernel_3[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[15]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[15]_i_4 
       (.I0(\int_ctrl_reg_n_0_[15] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[15]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[16]_i_4_n_0 ),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_2 
       (.I0(kernel_8[16]),
        .I1(kernel_7[16]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[16]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_3 
       (.I0(kernel_4[16]),
        .I1(kernel_3[16]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[16]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[16]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[16]_i_4 
       (.I0(\int_ctrl_reg_n_0_[16] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[16]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[17]_i_4_n_0 ),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_2 
       (.I0(kernel_8[17]),
        .I1(kernel_7[17]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[17]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_3 
       (.I0(kernel_4[17]),
        .I1(kernel_3[17]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[17]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[17]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[17]_i_4 
       (.I0(\int_ctrl_reg_n_0_[17] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[17]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[18]_i_4_n_0 ),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_2 
       (.I0(kernel_8[18]),
        .I1(kernel_7[18]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[18]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_3 
       (.I0(kernel_4[18]),
        .I1(kernel_3[18]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[18]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[18]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[18]_i_4 
       (.I0(\int_ctrl_reg_n_0_[18] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[18]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[19]_i_4_n_0 ),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_2 
       (.I0(kernel_8[19]),
        .I1(kernel_7[19]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[19]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_3 
       (.I0(kernel_4[19]),
        .I1(kernel_3[19]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[19]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[19]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[19]_i_4 
       (.I0(\int_ctrl_reg_n_0_[19] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[19]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0200)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[1]_i_4_n_0 ),
        .I3(ar_hs),
        .I4(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h22E222E2FFFF22E2)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_5_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[1]_i_6_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4440444444444444)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(p_1_in),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFEC)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(kernel_8[1]),
        .I1(kernel_7[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(kernel_0[1]),
        .I1(\int_ctrl_reg_n_0_[1] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_ap_done),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(kernel_4[1]),
        .I1(kernel_3[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[1]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[20]_i_4_n_0 ),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_2 
       (.I0(kernel_8[20]),
        .I1(kernel_7[20]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[20]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_3 
       (.I0(kernel_4[20]),
        .I1(kernel_3[20]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[20]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[20]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[20]_i_4 
       (.I0(\int_ctrl_reg_n_0_[20] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[20]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[21]_i_4_n_0 ),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_2 
       (.I0(kernel_8[21]),
        .I1(kernel_7[21]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[21]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_3 
       (.I0(kernel_4[21]),
        .I1(kernel_3[21]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[21]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[21]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[21]_i_4 
       (.I0(\int_ctrl_reg_n_0_[21] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[21]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[22]_i_4_n_0 ),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_2 
       (.I0(kernel_8[22]),
        .I1(kernel_7[22]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[22]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_3 
       (.I0(kernel_4[22]),
        .I1(kernel_3[22]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[22]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[22]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[22]_i_4 
       (.I0(\int_ctrl_reg_n_0_[22] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[22]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[23]_i_4_n_0 ),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_2 
       (.I0(kernel_8[23]),
        .I1(kernel_7[23]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[23]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_3 
       (.I0(kernel_4[23]),
        .I1(kernel_3[23]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[23]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[23]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[23]_i_4 
       (.I0(\int_ctrl_reg_n_0_[23] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[23]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[24]_i_4_n_0 ),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_2 
       (.I0(kernel_8[24]),
        .I1(kernel_7[24]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[24]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_3 
       (.I0(kernel_4[24]),
        .I1(kernel_3[24]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[24]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[24]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[24]_i_4 
       (.I0(\int_ctrl_reg_n_0_[24] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[24]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[25]_i_4_n_0 ),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_2 
       (.I0(kernel_8[25]),
        .I1(kernel_7[25]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[25]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_3 
       (.I0(kernel_4[25]),
        .I1(kernel_3[25]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[25]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[25]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[25]_i_4 
       (.I0(\int_ctrl_reg_n_0_[25] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[25]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[26]_i_4_n_0 ),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_2 
       (.I0(kernel_8[26]),
        .I1(kernel_7[26]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[26]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_3 
       (.I0(kernel_4[26]),
        .I1(kernel_3[26]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[26]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[26]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[26]_i_4 
       (.I0(\int_ctrl_reg_n_0_[26] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[26]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[27]_i_4_n_0 ),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_2 
       (.I0(kernel_8[27]),
        .I1(kernel_7[27]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[27]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_3 
       (.I0(kernel_4[27]),
        .I1(kernel_3[27]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[27]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[27]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[27]_i_4 
       (.I0(\int_ctrl_reg_n_0_[27] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[27]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[28]_i_4_n_0 ),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_2 
       (.I0(kernel_8[28]),
        .I1(kernel_7[28]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[28]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_3 
       (.I0(kernel_4[28]),
        .I1(kernel_3[28]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[28]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[28]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[28]_i_4 
       (.I0(\int_ctrl_reg_n_0_[28] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[28]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[29]_i_4_n_0 ),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_2 
       (.I0(kernel_8[29]),
        .I1(kernel_7[29]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[29]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_3 
       (.I0(kernel_4[29]),
        .I1(kernel_3[29]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[29]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[29]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[29]_i_4 
       (.I0(\int_ctrl_reg_n_0_[29] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[29]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[2]_i_4_n_0 ),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(kernel_8[2]),
        .I1(kernel_7[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(kernel_4[2]),
        .I1(kernel_3[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0C0CFC0C0)) 
    \rdata[2]_i_4 
       (.I0(kernel_0[2]),
        .I1(\int_ctrl_reg_n_0_[2] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ap_start),
        .I4(Q[0]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[30]_i_4_n_0 ),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_2 
       (.I0(kernel_8[30]),
        .I1(kernel_7[30]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[30]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_3 
       (.I0(kernel_4[30]),
        .I1(kernel_3[30]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[30]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[30]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[30]_i_4 
       (.I0(\int_ctrl_reg_n_0_[30] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[30]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(ap_rst_n),
        .I4(s_axi_CTRL_RVALID),
        .I5(s_axi_CTRL_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(s_axi_CTRL_RVALID),
        .I2(ap_rst_n),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[31]_i_6_n_0 ),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_4 
       (.I0(\int_kernel_8_reg[31]_0 ),
        .I1(\int_kernel_7_reg[31]_0 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_kernel_6_reg[31]_0 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_kernel_5_reg[31]_0 ),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_5 
       (.I0(\int_kernel_4_reg[31]_0 ),
        .I1(\int_kernel_3_reg[31]_0 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_kernel_2_reg[31]_0 ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_kernel_1_reg[31]_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[31]_i_6 
       (.I0(\int_ctrl_reg_n_0_[31] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(\int_kernel_0_reg[31]_0 [1]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[3]_i_4_n_0 ),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(kernel_8[3]),
        .I1(kernel_7[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(kernel_4[3]),
        .I1(kernel_3[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_4 
       (.I0(kernel_0[3]),
        .I1(\int_ctrl_reg_n_0_[3] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ap_done),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[4]_i_4_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(kernel_8[4]),
        .I1(kernel_7[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_3 
       (.I0(kernel_4[4]),
        .I1(kernel_3[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[4]_i_4 
       (.I0(\int_ctrl_reg_n_0_[4] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[4]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[5]_i_4_n_0 ),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(kernel_8[5]),
        .I1(kernel_7[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_3 
       (.I0(kernel_4[5]),
        .I1(kernel_3[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[5]),
        .O(\rdata[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[5]_i_4 
       (.I0(\int_ctrl_reg_n_0_[5] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[5]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[6]_i_4_n_0 ),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_2 
       (.I0(kernel_8[6]),
        .I1(kernel_7[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_3 
       (.I0(kernel_4[6]),
        .I1(kernel_3[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[6]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[6]_i_4 
       (.I0(\int_ctrl_reg_n_0_[6] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[6]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[7]_i_4_n_0 ),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(kernel_8[7]),
        .I1(kernel_7[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(kernel_4[7]),
        .I1(kernel_3[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_4 
       (.I0(kernel_0[7]),
        .I1(\int_ctrl_reg_n_0_[7] ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_auto_restart_reg_n_0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[8]_i_4_n_0 ),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_2 
       (.I0(kernel_8[8]),
        .I1(kernel_7[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_3 
       (.I0(kernel_4[8]),
        .I1(kernel_3[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[8]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[8]_i_4 
       (.I0(\int_ctrl_reg_n_0_[8] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[8]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[9]_i_4_n_0 ),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_2 
       (.I0(kernel_8[9]),
        .I1(kernel_7[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_6[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_5[9]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(kernel_4[9]),
        .I1(kernel_3[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(kernel_2[9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(kernel_1[9]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[9]_i_4 
       (.I0(\int_ctrl_reg_n_0_[9] ),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(kernel_0[9]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_4 
       (.I0(\rdata[0]_i_7_n_0 ),
        .I1(\rdata[0]_i_8_n_0 ),
        .O(\rdata_reg[0]_i_4_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_5 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(\rdata[1]_i_8_n_0 ),
        .O(\rdata_reg[1]_i_5_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h3A)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(s_axi_CTRL_RREADY),
        .I2(s_axi_CTRL_RVALID),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(s_axi_CTRL_RVALID),
        .R(\int_kernel_8_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(s_axi_CTRL_RVALID),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[0]),
        .I1(ap_rst_n),
        .I2(wstate[1]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CTRL_WREADY));
  LUT4 #(
    .INIT(16'h0020)) 
    \waddr[6]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[1]),
        .I2(ap_rst_n),
        .I3(wstate[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h005C)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(s_axi_CTRL_AWVALID),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h202C)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(wstate[1]),
        .I2(wstate[0]),
        .I3(s_axi_CTRL_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .R(\int_kernel_8_reg[0]_0 ));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .R(\int_kernel_8_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \x_reg_369[3]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\exitcond1_reg_1194_reg[0] ),
        .I3(\inStream_V_data_V_0_state_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(Q[1]),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb
   (E,
    \tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    buff1_reg__0,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    ap_clk,
    ap_NS_fsm6,
    \ap_CS_fsm_reg[7] );
  output [0:0]E;
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output buff1_reg__0;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input ap_clk;
  input ap_NS_fsm6;
  input [0:0]\ap_CS_fsm_reg[7] ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff1_reg__0;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .buff1_reg__0_0(E),
        .buff1_reg__0_1(buff1_reg__0),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_10
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_11 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_12
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_13 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_14
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_15 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_16
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_17 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_18
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_19 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_20
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_21 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_22
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_23 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_24
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  wire [31:0]Q;
  wire ap_clk;
  wire [31:0]\b_assign_reg_132_reg[31] ;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_25 cnn_conv_d26x26_kbkb_MulnS_0_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (\b_assign_reg_132_reg[31] ),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (\tmp_1_reg_137_reg[0]__0 ),
        .\tmp_1_reg_137_reg[1]__0 (\tmp_1_reg_137_reg[1]__0 ),
        .\tmp_1_reg_137_reg[21] (\tmp_1_reg_137_reg[21] ),
        .\tmp_1_reg_137_reg[2]__0 (\tmp_1_reg_137_reg[2]__0 ),
        .\tmp_1_reg_137_reg[3]__0 (\tmp_1_reg_137_reg[3]__0 ),
        .\tmp_1_reg_137_reg[4]__0 (\tmp_1_reg_137_reg[4]__0 ),
        .\tmp_1_reg_137_reg[5]__0 (\tmp_1_reg_137_reg[5]__0 ),
        .\tmp_1_reg_137_reg[6]__0 (\tmp_1_reg_137_reg[6]__0 ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0
   (buff1_reg__0_0,
    \tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    buff1_reg__0_1,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    ap_clk,
    ap_NS_fsm6,
    \ap_CS_fsm_reg[7] );
  output buff1_reg__0_0;
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output buff1_reg__0_1;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input ap_clk;
  input ap_NS_fsm6;
  input [0:0]\ap_CS_fsm_reg[7] ;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm6;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_0;
  wire buff1_reg__0_1;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff1_reg__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    buff0_reg_i_1
       (.I0(buff1_reg__0_1),
        .O(buff1_reg__0_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(buff1_reg__0_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff1_reg__0_0),
        .CEA2(buff1_reg__0_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(buff1_reg__0_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff1_reg__0_0),
        .CEP(buff1_reg__0_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(buff1_reg__0_0),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(buff1_reg__0_0),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_42
       (.I0(ap_NS_fsm6),
        .I1(\ap_CS_fsm_reg[7] ),
        .O(buff1_reg__0_1));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_11
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_13
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_15
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_17
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_19
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_21
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_23
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kbkb_MulnS_0" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_MulnS_0_25
   (\tmp_1_reg_137_reg[6]__0 ,
    \tmp_1_reg_137_reg[5]__0 ,
    \tmp_1_reg_137_reg[4]__0 ,
    \tmp_1_reg_137_reg[3]__0 ,
    \tmp_1_reg_137_reg[2]__0 ,
    \tmp_1_reg_137_reg[1]__0 ,
    \tmp_1_reg_137_reg[0]__0 ,
    \tmp_1_reg_137_reg[21] ,
    Q,
    \b_assign_reg_132_reg[31] ,
    p_64_in,
    ap_clk);
  output \tmp_1_reg_137_reg[6]__0 ;
  output \tmp_1_reg_137_reg[5]__0 ;
  output \tmp_1_reg_137_reg[4]__0 ;
  output \tmp_1_reg_137_reg[3]__0 ;
  output \tmp_1_reg_137_reg[2]__0 ;
  output \tmp_1_reg_137_reg[1]__0 ;
  output \tmp_1_reg_137_reg[0]__0 ;
  output [14:0]\tmp_1_reg_137_reg[21] ;
  input [31:0]Q;
  input [31:0]\b_assign_reg_132_reg[31] ;
  input p_64_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [31:0]Q;
  wire [31:17]a_reg0;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire [31:0]\b_assign_reg_132_reg[31] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire buff0_reg_n_24;
  wire buff0_reg_n_25;
  wire buff0_reg_n_26;
  wire buff0_reg_n_27;
  wire buff0_reg_n_28;
  wire buff0_reg_n_29;
  wire buff0_reg_n_30;
  wire buff0_reg_n_31;
  wire buff0_reg_n_32;
  wire buff0_reg_n_33;
  wire buff0_reg_n_34;
  wire buff0_reg_n_35;
  wire buff0_reg_n_36;
  wire buff0_reg_n_37;
  wire buff0_reg_n_38;
  wire buff0_reg_n_39;
  wire buff0_reg_n_40;
  wire buff0_reg_n_41;
  wire buff0_reg_n_42;
  wire buff0_reg_n_43;
  wire buff0_reg_n_44;
  wire buff0_reg_n_45;
  wire buff0_reg_n_46;
  wire buff0_reg_n_47;
  wire buff0_reg_n_48;
  wire buff0_reg_n_49;
  wire buff0_reg_n_50;
  wire buff0_reg_n_51;
  wire buff0_reg_n_52;
  wire buff0_reg_n_53;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire buff1_reg__0_n_106;
  wire buff1_reg__0_n_107;
  wire buff1_reg__0_n_108;
  wire buff1_reg__0_n_109;
  wire buff1_reg__0_n_110;
  wire buff1_reg__0_n_111;
  wire buff1_reg__0_n_112;
  wire buff1_reg__0_n_113;
  wire buff1_reg__0_n_114;
  wire buff1_reg__0_n_115;
  wire buff1_reg__0_n_116;
  wire buff1_reg__0_n_117;
  wire buff1_reg__0_n_118;
  wire buff1_reg__0_n_119;
  wire buff1_reg__0_n_120;
  wire buff1_reg__0_n_121;
  wire buff1_reg__0_n_122;
  wire buff1_reg__0_n_123;
  wire buff1_reg__0_n_124;
  wire buff1_reg__0_n_125;
  wire buff1_reg__0_n_126;
  wire buff1_reg__0_n_127;
  wire buff1_reg__0_n_128;
  wire buff1_reg__0_n_129;
  wire buff1_reg__0_n_130;
  wire buff1_reg__0_n_131;
  wire buff1_reg__0_n_132;
  wire buff1_reg__0_n_133;
  wire buff1_reg__0_n_134;
  wire buff1_reg__0_n_135;
  wire buff1_reg__0_n_136;
  wire buff1_reg__0_n_137;
  wire buff1_reg__0_n_138;
  wire buff1_reg__0_n_139;
  wire buff1_reg__0_n_140;
  wire buff1_reg__0_n_141;
  wire buff1_reg__0_n_142;
  wire buff1_reg__0_n_143;
  wire buff1_reg__0_n_144;
  wire buff1_reg__0_n_145;
  wire buff1_reg__0_n_146;
  wire buff1_reg__0_n_147;
  wire buff1_reg__0_n_148;
  wire buff1_reg__0_n_149;
  wire buff1_reg__0_n_150;
  wire buff1_reg__0_n_151;
  wire buff1_reg__0_n_152;
  wire buff1_reg__0_n_153;
  wire buff2_reg__0_n_100;
  wire buff2_reg__0_n_101;
  wire buff2_reg__0_n_102;
  wire buff2_reg__0_n_103;
  wire buff2_reg__0_n_104;
  wire buff2_reg__0_n_105;
  wire buff2_reg__0_n_58;
  wire buff2_reg__0_n_59;
  wire buff2_reg__0_n_60;
  wire buff2_reg__0_n_61;
  wire buff2_reg__0_n_62;
  wire buff2_reg__0_n_63;
  wire buff2_reg__0_n_64;
  wire buff2_reg__0_n_65;
  wire buff2_reg__0_n_66;
  wire buff2_reg__0_n_67;
  wire buff2_reg__0_n_68;
  wire buff2_reg__0_n_69;
  wire buff2_reg__0_n_70;
  wire buff2_reg__0_n_71;
  wire buff2_reg__0_n_72;
  wire buff2_reg__0_n_73;
  wire buff2_reg__0_n_74;
  wire buff2_reg__0_n_75;
  wire buff2_reg__0_n_76;
  wire buff2_reg__0_n_77;
  wire buff2_reg__0_n_78;
  wire buff2_reg__0_n_79;
  wire buff2_reg__0_n_80;
  wire buff2_reg__0_n_81;
  wire buff2_reg__0_n_82;
  wire buff2_reg__0_n_83;
  wire buff2_reg__0_n_84;
  wire buff2_reg__0_n_85;
  wire buff2_reg__0_n_86;
  wire buff2_reg__0_n_87;
  wire buff2_reg__0_n_88;
  wire buff2_reg__0_n_89;
  wire buff2_reg__0_n_90;
  wire buff2_reg__0_n_91;
  wire buff2_reg__0_n_92;
  wire buff2_reg__0_n_93;
  wire buff2_reg__0_n_94;
  wire buff2_reg__0_n_95;
  wire buff2_reg__0_n_96;
  wire buff2_reg__0_n_97;
  wire buff2_reg__0_n_98;
  wire buff2_reg__0_n_99;
  wire p_64_in;
  wire \tmp_1_reg_137_reg[0]__0 ;
  wire \tmp_1_reg_137_reg[1]__0 ;
  wire [14:0]\tmp_1_reg_137_reg[21] ;
  wire \tmp_1_reg_137_reg[2]__0 ;
  wire \tmp_1_reg_137_reg[3]__0 ;
  wire \tmp_1_reg_137_reg[4]__0 ;
  wire \tmp_1_reg_137_reg[5]__0 ;
  wire \tmp_1_reg_137_reg[6]__0 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__0_P_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [17]),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [18]),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [19]),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [20]),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [21]),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [22]),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [23]),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [24]),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [25]),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [26]),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [27]),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [28]),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [29]),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [30]),
        .Q(a_reg0[30]),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\b_assign_reg_132_reg[31] [31]),
        .Q(a_reg0[31]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_assign_reg_132_reg[31] [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,Q[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({buff0_reg_n_24,buff0_reg_n_25,buff0_reg_n_26,buff0_reg_n_27,buff0_reg_n_28,buff0_reg_n_29,buff0_reg_n_30,buff0_reg_n_31,buff0_reg_n_32,buff0_reg_n_33,buff0_reg_n_34,buff0_reg_n_35,buff0_reg_n_36,buff0_reg_n_37,buff0_reg_n_38,buff0_reg_n_39,buff0_reg_n_40,buff0_reg_n_41,buff0_reg_n_42,buff0_reg_n_43,buff0_reg_n_44,buff0_reg_n_45,buff0_reg_n_46,buff0_reg_n_47,buff0_reg_n_48,buff0_reg_n_49,buff0_reg_n_50,buff0_reg_n_51,buff0_reg_n_52,buff0_reg_n_53}),
        .ACOUT(NLW_buff1_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[31],Q[31],Q[31],Q[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a_reg0[31],a_reg0[31],a_reg0[31],a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(p_64_in),
        .CEA2(p_64_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_64_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_64_in),
        .CEP(p_64_in),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__0_n_58,buff2_reg__0_n_59,buff2_reg__0_n_60,buff2_reg__0_n_61,buff2_reg__0_n_62,buff2_reg__0_n_63,buff2_reg__0_n_64,buff2_reg__0_n_65,buff2_reg__0_n_66,buff2_reg__0_n_67,buff2_reg__0_n_68,buff2_reg__0_n_69,buff2_reg__0_n_70,buff2_reg__0_n_71,buff2_reg__0_n_72,buff2_reg__0_n_73,buff2_reg__0_n_74,buff2_reg__0_n_75,buff2_reg__0_n_76,buff2_reg__0_n_77,buff2_reg__0_n_78,buff2_reg__0_n_79,buff2_reg__0_n_80,buff2_reg__0_n_81,buff2_reg__0_n_82,buff2_reg__0_n_83,buff2_reg__0_n_84,buff2_reg__0_n_85,buff2_reg__0_n_86,buff2_reg__0_n_87,buff2_reg__0_n_88,buff2_reg__0_n_89,buff2_reg__0_n_90,buff2_reg__0_n_91,buff2_reg__0_n_92,buff2_reg__0_n_93,buff2_reg__0_n_94,buff2_reg__0_n_95,buff2_reg__0_n_96,buff2_reg__0_n_97,buff2_reg__0_n_98,buff2_reg__0_n_99,buff2_reg__0_n_100,buff2_reg__0_n_101,buff2_reg__0_n_102,buff2_reg__0_n_103,buff2_reg__0_n_104,buff2_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__0_n_106,buff1_reg__0_n_107,buff1_reg__0_n_108,buff1_reg__0_n_109,buff1_reg__0_n_110,buff1_reg__0_n_111,buff1_reg__0_n_112,buff1_reg__0_n_113,buff1_reg__0_n_114,buff1_reg__0_n_115,buff1_reg__0_n_116,buff1_reg__0_n_117,buff1_reg__0_n_118,buff1_reg__0_n_119,buff1_reg__0_n_120,buff1_reg__0_n_121,buff1_reg__0_n_122,buff1_reg__0_n_123,buff1_reg__0_n_124,buff1_reg__0_n_125,buff1_reg__0_n_126,buff1_reg__0_n_127,buff1_reg__0_n_128,buff1_reg__0_n_129,buff1_reg__0_n_130,buff1_reg__0_n_131,buff1_reg__0_n_132,buff1_reg__0_n_133,buff1_reg__0_n_134,buff1_reg__0_n_135,buff1_reg__0_n_136,buff1_reg__0_n_137,buff1_reg__0_n_138,buff1_reg__0_n_139,buff1_reg__0_n_140,buff1_reg__0_n_141,buff1_reg__0_n_142,buff1_reg__0_n_143,buff1_reg__0_n_144,buff1_reg__0_n_145,buff1_reg__0_n_146,buff1_reg__0_n_147,buff1_reg__0_n_148,buff1_reg__0_n_149,buff1_reg__0_n_150,buff1_reg__0_n_151,buff1_reg__0_n_152,buff1_reg__0_n_153}),
        .PCOUT(NLW_buff2_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff3_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_105),
        .Q(\tmp_1_reg_137_reg[21] [0]),
        .R(1'b0));
  FDRE \buff3_reg[10]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_95),
        .Q(\tmp_1_reg_137_reg[21] [10]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[10]_srl3 " *) 
  SRL16E \buff3_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_95),
        .Q(\tmp_1_reg_137_reg[0]__0 ));
  FDRE \buff3_reg[11]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_94),
        .Q(\tmp_1_reg_137_reg[21] [11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[11]_srl3 " *) 
  SRL16E \buff3_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_94),
        .Q(\tmp_1_reg_137_reg[1]__0 ));
  FDRE \buff3_reg[12]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_93),
        .Q(\tmp_1_reg_137_reg[21] [12]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[12]_srl3 " *) 
  SRL16E \buff3_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_93),
        .Q(\tmp_1_reg_137_reg[2]__0 ));
  FDRE \buff3_reg[13]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_92),
        .Q(\tmp_1_reg_137_reg[21] [13]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[13]_srl3 " *) 
  SRL16E \buff3_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_92),
        .Q(\tmp_1_reg_137_reg[3]__0 ));
  FDRE \buff3_reg[14]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_91),
        .Q(\tmp_1_reg_137_reg[21] [14]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[14]_srl3 " *) 
  SRL16E \buff3_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_91),
        .Q(\tmp_1_reg_137_reg[4]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[15]_srl3 " *) 
  SRL16E \buff3_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_90),
        .Q(\tmp_1_reg_137_reg[5]__0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/cnn_conv_d26x26_kbkb_U0/cnn_conv_d26x26_kbkb_MulnS_0_U/buff3_reg[16]_srl3 " *) 
  SRL16E \buff3_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(buff0_reg_n_89),
        .Q(\tmp_1_reg_137_reg[6]__0 ));
  FDRE \buff3_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_104),
        .Q(\tmp_1_reg_137_reg[21] [1]),
        .R(1'b0));
  FDRE \buff3_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_103),
        .Q(\tmp_1_reg_137_reg[21] [2]),
        .R(1'b0));
  FDRE \buff3_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_102),
        .Q(\tmp_1_reg_137_reg[21] [3]),
        .R(1'b0));
  FDRE \buff3_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_101),
        .Q(\tmp_1_reg_137_reg[21] [4]),
        .R(1'b0));
  FDRE \buff3_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_100),
        .Q(\tmp_1_reg_137_reg[21] [5]),
        .R(1'b0));
  FDRE \buff3_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_99),
        .Q(\tmp_1_reg_137_reg[21] [6]),
        .R(1'b0));
  FDRE \buff3_reg[7]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_98),
        .Q(\tmp_1_reg_137_reg[21] [7]),
        .R(1'b0));
  FDRE \buff3_reg[8]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_97),
        .Q(\tmp_1_reg_137_reg[21] [8]),
        .R(1'b0));
  FDRE \buff3_reg[9]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(buff2_reg__0_n_96),
        .Q(\tmp_1_reg_137_reg[21] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kcud" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud
   (D,
    E,
    WEA,
    p_76_in,
    p_71_in,
    \lineBuffer_0_addr_2_reg_1359_reg[4] ,
    \window_2_1_1_reg_415_reg[31] ,
    ap_clk,
    Q,
    DIADI,
    ram_reg,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp2_iter0,
    \ap_CS_fsm_reg[7]_0 ,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten8_reg_1341_reg[0] ,
    ap_enable_reg_pp3_iter1_reg,
    ap_NS_fsm6,
    \inStream_V_data_V_0_state_reg[0] ,
    \exitcond1_reg_1194_reg[0] ,
    \x_reg_369_reg[3] ,
    \x_assign_reg_484_reg[4] ,
    lineBuffer_1_address01,
    \x4_reg_451_reg[1] ,
    ap_enable_reg_pp2_iter0_reg,
    tmp_9_reg_1232);
  output [31:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output p_76_in;
  output p_71_in;
  output [2:0]\lineBuffer_0_addr_2_reg_1359_reg[4] ;
  output [31:0]\window_2_1_1_reg_415_reg[31] ;
  input ap_clk;
  input [4:0]Q;
  input [31:0]DIADI;
  input [31:0]ram_reg;
  input \ap_CS_fsm_reg[7] ;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp2_iter0;
  input [2:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten8_reg_1341_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_NS_fsm6;
  input \inStream_V_data_V_0_state_reg[0] ;
  input \exitcond1_reg_1194_reg[0] ;
  input [3:0]\x_reg_369_reg[3] ;
  input [4:0]\x_assign_reg_484_reg[4] ;
  input lineBuffer_1_address01;
  input [1:0]\x4_reg_451_reg[1] ;
  input ap_enable_reg_pp2_iter0_reg;
  input tmp_9_reg_1232;

  wire [31:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire \exitcond1_reg_1194_reg[0] ;
  wire \exitcond_flatten8_reg_1341_reg[0] ;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire [2:0]\lineBuffer_0_addr_2_reg_1359_reg[4] ;
  wire lineBuffer_1_address01;
  wire p_71_in;
  wire p_76_in;
  wire [31:0]ram_reg;
  wire tmp_9_reg_1232;
  wire [31:0]\window_2_1_1_reg_415_reg[31] ;
  wire [1:0]\x4_reg_451_reg[1] ;
  wire [4:0]\x_assign_reg_484_reg[4] ;
  wire [3:0]\x_reg_369_reg[3] ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_ram_9 cnn_conv_d26x26_kcud_ram_U
       (.D(D),
        .DIADI(DIADI),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(p_76_in),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(ap_enable_reg_pp2_iter0_reg),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .\exitcond1_reg_1194_reg[0] (\exitcond1_reg_1194_reg[0] ),
        .\exitcond_flatten8_reg_1341_reg[0] (\exitcond_flatten8_reg_1341_reg[0] ),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg[0] ),
        .\lineBuffer_0_addr_2_reg_1359_reg[4] (\lineBuffer_0_addr_2_reg_1359_reg[4] ),
        .lineBuffer_1_address01(lineBuffer_1_address01),
        .p_71_in(p_71_in),
        .ram_reg_0(ram_reg),
        .tmp_9_reg_1232(tmp_9_reg_1232),
        .\window_2_1_1_reg_415_reg[31] (\window_2_1_1_reg_415_reg[31] ),
        .\x4_reg_451_reg[1] (\x4_reg_451_reg[1] ),
        .\x_assign_reg_484_reg[4] (\x_assign_reg_484_reg[4] ),
        .\x_reg_369_reg[3] (\x_reg_369_reg[3] ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kcud" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_8
   (D,
    DIADI,
    lineBuffer_1_we0,
    p_67_in,
    ap_NS_fsm6,
    lineBuffer_1_address01,
    ram_reg,
    ap_clk,
    Q,
    \window_2_1_fu_192_reg[31] ,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp2_iter0,
    \ap_CS_fsm_reg[7]_0 ,
    ap_enable_reg_pp1_iter1,
    \inStream_V_data_V_0_state_reg[0] ,
    \exitcond4_reg_1203_reg[0] ,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ,
    ap_enable_reg_pp3_iter2,
    \exitcond_flatten8_reg_1341_reg[0] ,
    tmp_5_reg_1371,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter9,
    \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ,
    \outStream_V_data_V_1_state_reg[1] ,
    ap_enable_reg_pp3_iter10_reg,
    \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ,
    \x1_reg_381_reg[4] ,
    \x_assign_reg_484_reg[3] ,
    \x4_reg_451_reg[1] ,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel,
    \inStream_V_data_V_0_payload_A_reg[31] );
  output [31:0]D;
  output [31:0]DIADI;
  output lineBuffer_1_we0;
  output p_67_in;
  output ap_NS_fsm6;
  output lineBuffer_1_address01;
  output ram_reg;
  input ap_clk;
  input [4:0]Q;
  input [31:0]\window_2_1_fu_192_reg[31] ;
  input \ap_CS_fsm_reg[7] ;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp2_iter0;
  input [2:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \inStream_V_data_V_0_state_reg[0] ;
  input \exitcond4_reg_1203_reg[0] ;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  input ap_enable_reg_pp3_iter2;
  input \exitcond_flatten8_reg_1341_reg[0] ;
  input tmp_5_reg_1371;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter9;
  input \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ;
  input [0:0]\outStream_V_data_V_1_state_reg[1] ;
  input ap_enable_reg_pp3_iter10_reg;
  input \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ;
  input [4:0]\x1_reg_381_reg[4] ;
  input [4:0]\x_assign_reg_484_reg[3] ;
  input [1:0]\x4_reg_451_reg[1] ;
  input [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel;
  input [31:0]\inStream_V_data_V_0_payload_A_reg[31] ;

  wire [31:0]D;
  wire [31:0]DIADI;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter10_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter9;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  wire \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ;
  wire \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ;
  wire \exitcond4_reg_1203_reg[0] ;
  wire \exitcond_flatten8_reg_1341_reg[0] ;
  wire [31:0]\inStream_V_data_V_0_payload_A_reg[31] ;
  wire [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire inStream_V_data_V_0_sel;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire lineBuffer_1_address01;
  wire lineBuffer_1_we0;
  wire [0:0]\outStream_V_data_V_1_state_reg[1] ;
  wire p_67_in;
  wire ram_reg;
  wire tmp_5_reg_1371;
  wire [31:0]\window_2_1_fu_192_reg[31] ;
  wire [4:0]\x1_reg_381_reg[4] ;
  wire [1:0]\x4_reg_451_reg[1] ;
  wire [4:0]\x_assign_reg_484_reg[3] ;

  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_ram cnn_conv_d26x26_kcud_ram_U
       (.D(D),
        .DIADI(DIADI),
        .Q(Q),
        .WEA(lineBuffer_1_we0),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter10_reg(ap_enable_reg_pp3_iter10_reg),
        .ap_enable_reg_pp3_iter1_reg(ap_enable_reg_pp3_iter1_reg),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter9(ap_enable_reg_pp3_iter9),
        .\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep (\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ),
        .\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] (\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ),
        .\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] (\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ),
        .\exitcond4_reg_1203_reg[0] (\exitcond4_reg_1203_reg[0] ),
        .\exitcond_flatten8_reg_1341_reg[0] (\exitcond_flatten8_reg_1341_reg[0] ),
        .\inStream_V_data_V_0_payload_A_reg[31] (\inStream_V_data_V_0_payload_A_reg[31] ),
        .\inStream_V_data_V_0_payload_B_reg[31] (\inStream_V_data_V_0_payload_B_reg[31] ),
        .inStream_V_data_V_0_sel(inStream_V_data_V_0_sel),
        .\inStream_V_data_V_0_state_reg[0] (\inStream_V_data_V_0_state_reg[0] ),
        .\outStream_V_data_V_1_state_reg[1] (\outStream_V_data_V_1_state_reg[1] ),
        .p_67_in(p_67_in),
        .ram_reg_0(lineBuffer_1_address01),
        .ram_reg_1(ram_reg),
        .tmp_5_reg_1371(tmp_5_reg_1371),
        .\window_2_1_fu_192_reg[31] (\window_2_1_fu_192_reg[31] ),
        .\x1_reg_381_reg[4] (\x1_reg_381_reg[4] ),
        .\x4_reg_451_reg[1] (\x4_reg_451_reg[1] ),
        .\x_assign_reg_484_reg[3] (\x_assign_reg_484_reg[3] ));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kcud_ram" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_ram
   (D,
    DIADI,
    WEA,
    p_67_in,
    ap_NS_fsm6,
    ram_reg_0,
    ram_reg_1,
    ap_clk,
    Q,
    \window_2_1_fu_192_reg[31] ,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp2_iter0,
    \ap_CS_fsm_reg[7]_0 ,
    ap_enable_reg_pp1_iter1,
    \inStream_V_data_V_0_state_reg[0] ,
    \exitcond4_reg_1203_reg[0] ,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ,
    ap_enable_reg_pp3_iter2,
    \exitcond_flatten8_reg_1341_reg[0] ,
    tmp_5_reg_1371,
    ap_enable_reg_pp3_iter1_reg,
    ap_enable_reg_pp3_iter9,
    \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ,
    \outStream_V_data_V_1_state_reg[1] ,
    ap_enable_reg_pp3_iter10_reg,
    \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ,
    \x1_reg_381_reg[4] ,
    \x_assign_reg_484_reg[3] ,
    \x4_reg_451_reg[1] ,
    \inStream_V_data_V_0_payload_B_reg[31] ,
    inStream_V_data_V_0_sel,
    \inStream_V_data_V_0_payload_A_reg[31] );
  output [31:0]D;
  output [31:0]DIADI;
  output [0:0]WEA;
  output p_67_in;
  output ap_NS_fsm6;
  output ram_reg_0;
  output ram_reg_1;
  input ap_clk;
  input [4:0]Q;
  input [31:0]\window_2_1_fu_192_reg[31] ;
  input \ap_CS_fsm_reg[7] ;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp2_iter0;
  input [2:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_enable_reg_pp1_iter1;
  input \inStream_V_data_V_0_state_reg[0] ;
  input \exitcond4_reg_1203_reg[0] ;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  input ap_enable_reg_pp3_iter2;
  input \exitcond_flatten8_reg_1341_reg[0] ;
  input tmp_5_reg_1371;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_enable_reg_pp3_iter9;
  input \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ;
  input [0:0]\outStream_V_data_V_1_state_reg[1] ;
  input ap_enable_reg_pp3_iter10_reg;
  input \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ;
  input [4:0]\x1_reg_381_reg[4] ;
  input [4:0]\x_assign_reg_484_reg[3] ;
  input [1:0]\x4_reg_451_reg[1] ;
  input [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  input inStream_V_data_V_0_sel;
  input [31:0]\inStream_V_data_V_0_payload_A_reg[31] ;

  wire [31:0]D;
  wire [31:0]DIADI;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter10_reg;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter9;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  wire \ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ;
  wire \ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ;
  wire \exitcond4_reg_1203_reg[0] ;
  wire \exitcond_flatten8_reg_1341_reg[0] ;
  wire [31:0]\inStream_V_data_V_0_payload_A_reg[31] ;
  wire [31:0]\inStream_V_data_V_0_payload_B_reg[31] ;
  wire inStream_V_data_V_0_sel;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire [4:0]lineBuffer_1_address0;
  wire lineBuffer_1_ce0;
  wire lineBuffer_1_we1;
  wire [0:0]\outStream_V_data_V_1_state_reg[1] ;
  wire p_15_in;
  wire p_67_in;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_47_n_0;
  wire tmp_5_reg_1371;
  wire [31:0]\window_2_1_fu_192_reg[31] ;
  wire [4:0]\x1_reg_381_reg[4] ;
  wire [1:0]\x4_reg_451_reg[1] ;
  wire [4:0]\x_assign_reg_484_reg[3] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "832" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,lineBuffer_1_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(\window_2_1_fu_192_reg[31] ),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(lineBuffer_1_ce0),
        .ENBWREN(lineBuffer_1_we1),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,p_15_in,p_15_in,p_15_in,p_15_in}));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    ram_reg_i_1
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(p_67_in),
        .O(lineBuffer_1_ce0));
  LUT4 #(
    .INIT(16'hEF00)) 
    ram_reg_i_10
       (.I0(\inStream_V_data_V_0_state_reg[0] ),
        .I1(\exitcond4_reg_1203_reg[0] ),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(\ap_CS_fsm_reg[7]_0 [0]),
        .O(p_67_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [29]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [29]),
        .O(DIADI[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [28]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [28]),
        .O(DIADI[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_12
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [27]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [27]),
        .O(DIADI[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_13
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [26]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [26]),
        .O(DIADI[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_14
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [25]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [25]),
        .O(DIADI[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_15
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [24]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [24]),
        .O(DIADI[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_16
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [23]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [23]),
        .O(DIADI[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_17
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [22]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [22]),
        .O(DIADI[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_18
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [21]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [21]),
        .O(DIADI[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_19
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [20]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [20]),
        .O(DIADI[20]));
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_i_2
       (.I0(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(ap_NS_fsm6),
        .O(lineBuffer_1_we1));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_20
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [19]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [19]),
        .O(DIADI[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_21
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [18]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [18]),
        .O(DIADI[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_22
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [17]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [17]),
        .O(DIADI[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_23
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [16]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [16]),
        .O(DIADI[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_24
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [15]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [15]),
        .O(DIADI[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_25
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [14]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [14]),
        .O(DIADI[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_26
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [13]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [13]),
        .O(DIADI[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_27
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [12]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [12]),
        .O(DIADI[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_28
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [11]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [11]),
        .O(DIADI[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_29
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [10]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [10]),
        .O(DIADI[10]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00EAEAEA)) 
    ram_reg_i_3
       (.I0(\x1_reg_381_reg[4] [4]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\ap_CS_fsm_reg[7]_0 [2]),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(\x_assign_reg_484_reg[3] [4]),
        .O(lineBuffer_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_30
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [9]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [9]),
        .O(DIADI[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_31
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [8]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [8]),
        .O(DIADI[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_32
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [7]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [7]),
        .O(DIADI[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_33
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [6]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [6]),
        .O(DIADI[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_34
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [5]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [5]),
        .O(DIADI[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_35
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [4]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [4]),
        .O(DIADI[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_36
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [3]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [3]),
        .O(DIADI[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_37
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [2]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [2]),
        .O(DIADI[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_38
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [1]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [1]),
        .O(DIADI[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_39
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [0]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [0]),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hF3F3F3C0E2E2E2E2)) 
    ram_reg_i_4
       (.I0(\x1_reg_381_reg[4] [3]),
        .I1(ram_reg_0),
        .I2(\x_assign_reg_484_reg[3] [3]),
        .I3(\x4_reg_451_reg[1] [0]),
        .I4(\x4_reg_451_reg[1] [1]),
        .I5(ram_reg_1),
        .O(lineBuffer_1_address0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_44
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(\ap_CS_fsm_reg[7]_0 [2]),
        .O(ram_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_45
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .O(ram_reg_1));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ram_reg_i_46
       (.I0(ram_reg_i_47_n_0),
        .I1(\exitcond_flatten8_reg_1341_reg[0] ),
        .I2(\inStream_V_data_V_0_state_reg[0] ),
        .I3(tmp_5_reg_1371),
        .I4(ap_enable_reg_pp3_iter1_reg),
        .O(ap_NS_fsm6));
  LUT5 #(
    .INIT(32'h02020F02)) 
    ram_reg_i_47
       (.I0(ap_enable_reg_pp3_iter9),
        .I1(\ap_pipeline_reg_pp3_iter8_p_i_reg_1355_reg[0] ),
        .I2(\outStream_V_data_V_1_state_reg[1] ),
        .I3(ap_enable_reg_pp3_iter10_reg),
        .I4(\ap_pipeline_reg_pp3_iter9_p_i_reg_1355_reg[0] ),
        .O(ram_reg_i_47_n_0));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    ram_reg_i_5__0
       (.I0(\x_assign_reg_484_reg[3] [2]),
        .I1(\x1_reg_381_reg[4] [2]),
        .I2(ram_reg_0),
        .I3(ram_reg_1),
        .I4(\x4_reg_451_reg[1] [0]),
        .I5(\x4_reg_451_reg[1] [1]),
        .O(lineBuffer_1_address0[2]));
  LUT6 #(
    .INIT(64'hC0E2C0E2C0E2F3E2)) 
    ram_reg_i_6
       (.I0(\x1_reg_381_reg[4] [1]),
        .I1(ram_reg_0),
        .I2(\x_assign_reg_484_reg[3] [1]),
        .I3(ram_reg_1),
        .I4(\x4_reg_451_reg[1] [0]),
        .I5(\x4_reg_451_reg[1] [1]),
        .O(lineBuffer_1_address0[1]));
  LUT6 #(
    .INIT(64'hA0ACACACAFACACAC)) 
    ram_reg_i_7__0
       (.I0(\x_assign_reg_484_reg[3] [0]),
        .I1(\x1_reg_381_reg[4] [0]),
        .I2(ram_reg_0),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(\ap_CS_fsm_reg[7]_0 [1]),
        .I5(\x4_reg_451_reg[1] [0]),
        .O(lineBuffer_1_address0[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_8
       (.I0(\ap_CS_fsm_reg[7]_0 [0]),
        .I1(\inStream_V_data_V_0_state_reg[0] ),
        .I2(\exitcond4_reg_1203_reg[0] ),
        .I3(ap_enable_reg_pp1_iter1),
        .O(WEA));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [31]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [31]),
        .O(DIADI[31]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_9
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_NS_fsm6),
        .O(p_15_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(\inStream_V_data_V_0_payload_B_reg[31] [30]),
        .I1(inStream_V_data_V_0_sel),
        .I2(\inStream_V_data_V_0_payload_A_reg[31] [30]),
        .O(DIADI[30]));
endmodule

(* ORIG_REF_NAME = "cnn_conv_d26x26_kcud_ram" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kcud_ram_9
   (D,
    E,
    WEA,
    WEBWE,
    p_71_in,
    \lineBuffer_0_addr_2_reg_1359_reg[4] ,
    \window_2_1_1_reg_415_reg[31] ,
    ap_clk,
    Q,
    DIADI,
    ram_reg_0,
    \ap_CS_fsm_reg[7] ,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp2_iter0,
    \ap_CS_fsm_reg[7]_0 ,
    ap_enable_reg_pp0_iter1,
    \exitcond_flatten8_reg_1341_reg[0] ,
    ap_enable_reg_pp3_iter1_reg,
    ap_NS_fsm6,
    \inStream_V_data_V_0_state_reg[0] ,
    \exitcond1_reg_1194_reg[0] ,
    \x_reg_369_reg[3] ,
    \x_assign_reg_484_reg[4] ,
    lineBuffer_1_address01,
    \x4_reg_451_reg[1] ,
    ap_enable_reg_pp2_iter0_reg,
    tmp_9_reg_1232);
  output [31:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output [0:0]WEBWE;
  output p_71_in;
  output [2:0]\lineBuffer_0_addr_2_reg_1359_reg[4] ;
  output [31:0]\window_2_1_1_reg_415_reg[31] ;
  input ap_clk;
  input [4:0]Q;
  input [31:0]DIADI;
  input [31:0]ram_reg_0;
  input \ap_CS_fsm_reg[7] ;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp2_iter0;
  input [2:0]\ap_CS_fsm_reg[7]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \exitcond_flatten8_reg_1341_reg[0] ;
  input ap_enable_reg_pp3_iter1_reg;
  input ap_NS_fsm6;
  input \inStream_V_data_V_0_state_reg[0] ;
  input \exitcond1_reg_1194_reg[0] ;
  input [3:0]\x_reg_369_reg[3] ;
  input [4:0]\x_assign_reg_484_reg[4] ;
  input lineBuffer_1_address01;
  input [1:0]\x4_reg_451_reg[1] ;
  input ap_enable_reg_pp2_iter0_reg;
  input tmp_9_reg_1232;

  wire [31:0]D;
  wire [31:0]DIADI;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[7] ;
  wire [2:0]\ap_CS_fsm_reg[7]_0 ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg;
  wire \exitcond1_reg_1194_reg[0] ;
  wire \exitcond_flatten8_reg_1341_reg[0] ;
  wire \inStream_V_data_V_0_state_reg[0] ;
  wire [2:0]\lineBuffer_0_addr_2_reg_1359_reg[4] ;
  wire [4:0]lineBuffer_0_address0;
  wire lineBuffer_0_ce0;
  wire lineBuffer_1_address01;
  wire p_71_in;
  wire [31:0]ram_reg_0;
  wire tmp_9_reg_1232;
  wire [31:0]\window_2_1_1_reg_415_reg[31] ;
  wire [1:0]\x4_reg_451_reg[1] ;
  wire [4:0]\x_assign_reg_484_reg[4] ;
  wire [3:0]\x_reg_369_reg[3] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hFF00F700)) 
    \lineBuffer_0_addr_2_reg_1359[1]_i_1 
       (.I0(\x_assign_reg_484_reg[4] [3]),
        .I1(\x_assign_reg_484_reg[4] [4]),
        .I2(\x_assign_reg_484_reg[4] [2]),
        .I3(\x_assign_reg_484_reg[4] [1]),
        .I4(\x_assign_reg_484_reg[4] [0]),
        .O(\lineBuffer_0_addr_2_reg_1359_reg[4] [0]));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \lineBuffer_0_addr_2_reg_1359[3]_i_1 
       (.I0(\x_assign_reg_484_reg[4] [3]),
        .I1(\x_assign_reg_484_reg[4] [4]),
        .I2(\x_assign_reg_484_reg[4] [2]),
        .I3(\x_assign_reg_484_reg[4] [1]),
        .I4(\x_assign_reg_484_reg[4] [0]),
        .O(\lineBuffer_0_addr_2_reg_1359_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT5 #(
    .INIT(32'hCCCCC4CC)) 
    \lineBuffer_0_addr_2_reg_1359[4]_i_1 
       (.I0(\x_assign_reg_484_reg[4] [3]),
        .I1(\x_assign_reg_484_reg[4] [4]),
        .I2(\x_assign_reg_484_reg[4] [2]),
        .I3(\x_assign_reg_484_reg[4] [1]),
        .I4(\x_assign_reg_484_reg[4] [0]),
        .O(\lineBuffer_0_addr_2_reg_1359_reg[4] [2]));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "832" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,lineBuffer_0_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(DIADI),
        .DIBDI(ram_reg_0),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(lineBuffer_0_ce0),
        .ENBWREN(E),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    ram_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[7] ),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\ap_CS_fsm_reg[7]_0 [1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(p_71_in),
        .O(lineBuffer_0_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_2__0
       (.I0(WEBWE),
        .I1(\exitcond_flatten8_reg_1341_reg[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFEAEAEA00EAEAEA)) 
    ram_reg_i_3__0
       (.I0(\x_reg_369_reg[3] [3]),
        .I1(\ap_CS_fsm_reg[7]_0 [1]),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\ap_CS_fsm_reg[7]_0 [2]),
        .I4(ap_enable_reg_pp3_iter0),
        .I5(\lineBuffer_0_addr_2_reg_1359_reg[4] [2]),
        .O(lineBuffer_0_address0[4]));
  LUT4 #(
    .INIT(16'h4000)) 
    ram_reg_i_40
       (.I0(\exitcond1_reg_1194_reg[0] ),
        .I1(\inStream_V_data_V_0_state_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\ap_CS_fsm_reg[7]_0 [0]),
        .O(WEA));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_41
       (.I0(ap_enable_reg_pp3_iter1_reg),
        .I1(\ap_CS_fsm_reg[7]_0 [2]),
        .I2(ap_NS_fsm6),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hFD00)) 
    ram_reg_i_43
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\inStream_V_data_V_0_state_reg[0] ),
        .I2(\exitcond1_reg_1194_reg[0] ),
        .I3(\ap_CS_fsm_reg[7]_0 [0]),
        .O(p_71_in));
  LUT6 #(
    .INIT(64'hF3F3F3C0E2E2E2E2)) 
    ram_reg_i_4__0
       (.I0(\x_reg_369_reg[3] [3]),
        .I1(lineBuffer_1_address01),
        .I2(\lineBuffer_0_addr_2_reg_1359_reg[4] [1]),
        .I3(\x4_reg_451_reg[1] [0]),
        .I4(\x4_reg_451_reg[1] [1]),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(lineBuffer_0_address0[3]));
  LUT6 #(
    .INIT(64'hA0ACA0ACA0ACAFAC)) 
    ram_reg_i_5
       (.I0(\x_assign_reg_484_reg[4] [2]),
        .I1(\x_reg_369_reg[3] [2]),
        .I2(lineBuffer_1_address01),
        .I3(ap_enable_reg_pp2_iter0_reg),
        .I4(\x4_reg_451_reg[1] [0]),
        .I5(\x4_reg_451_reg[1] [1]),
        .O(lineBuffer_0_address0[2]));
  LUT6 #(
    .INIT(64'hC0E2C0E2C0E2F3E2)) 
    ram_reg_i_6__0
       (.I0(\x_reg_369_reg[3] [1]),
        .I1(lineBuffer_1_address01),
        .I2(\lineBuffer_0_addr_2_reg_1359_reg[4] [0]),
        .I3(ap_enable_reg_pp2_iter0_reg),
        .I4(\x4_reg_451_reg[1] [0]),
        .I5(\x4_reg_451_reg[1] [1]),
        .O(lineBuffer_0_address0[1]));
  LUT6 #(
    .INIT(64'hA0ACACACAFACACAC)) 
    ram_reg_i_7
       (.I0(\x_assign_reg_484_reg[4] [0]),
        .I1(\x_reg_369_reg[3] [0]),
        .I2(lineBuffer_1_address01),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(\ap_CS_fsm_reg[7]_0 [1]),
        .I5(\x4_reg_451_reg[1] [0]),
        .O(lineBuffer_0_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[0]_i_1 
       (.I0(D[0]),
        .I1(ram_reg_0[0]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[10]_i_1 
       (.I0(D[10]),
        .I1(ram_reg_0[10]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[11]_i_1 
       (.I0(D[11]),
        .I1(ram_reg_0[11]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[12]_i_1 
       (.I0(D[12]),
        .I1(ram_reg_0[12]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[13]_i_1 
       (.I0(D[13]),
        .I1(ram_reg_0[13]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[14]_i_1 
       (.I0(D[14]),
        .I1(ram_reg_0[14]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[15]_i_1 
       (.I0(D[15]),
        .I1(ram_reg_0[15]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[16]_i_1 
       (.I0(D[16]),
        .I1(ram_reg_0[16]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[17]_i_1 
       (.I0(D[17]),
        .I1(ram_reg_0[17]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[18]_i_1 
       (.I0(D[18]),
        .I1(ram_reg_0[18]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[19]_i_1 
       (.I0(D[19]),
        .I1(ram_reg_0[19]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[1]_i_1 
       (.I0(D[1]),
        .I1(ram_reg_0[1]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[20]_i_1 
       (.I0(D[20]),
        .I1(ram_reg_0[20]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[21]_i_1 
       (.I0(D[21]),
        .I1(ram_reg_0[21]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[22]_i_1 
       (.I0(D[22]),
        .I1(ram_reg_0[22]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[23]_i_1 
       (.I0(D[23]),
        .I1(ram_reg_0[23]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[24]_i_1 
       (.I0(D[24]),
        .I1(ram_reg_0[24]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[25]_i_1 
       (.I0(D[25]),
        .I1(ram_reg_0[25]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[26]_i_1 
       (.I0(D[26]),
        .I1(ram_reg_0[26]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[27]_i_1 
       (.I0(D[27]),
        .I1(ram_reg_0[27]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[28]_i_1 
       (.I0(D[28]),
        .I1(ram_reg_0[28]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[29]_i_1 
       (.I0(D[29]),
        .I1(ram_reg_0[29]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[2]_i_1 
       (.I0(D[2]),
        .I1(ram_reg_0[2]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[30]_i_1 
       (.I0(D[30]),
        .I1(ram_reg_0[30]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[31]_i_2 
       (.I0(D[31]),
        .I1(ram_reg_0[31]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[3]_i_1 
       (.I0(D[3]),
        .I1(ram_reg_0[3]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[4]_i_1 
       (.I0(D[4]),
        .I1(ram_reg_0[4]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[5]_i_1 
       (.I0(D[5]),
        .I1(ram_reg_0[5]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[6]_i_1 
       (.I0(D[6]),
        .I1(ram_reg_0[6]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[7]_i_1 
       (.I0(D[7]),
        .I1(ram_reg_0[7]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[8]_i_1 
       (.I0(D[8]),
        .I1(ram_reg_0[8]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \window_2_2_fu_168[9]_i_1 
       (.I0(D[9]),
        .I1(ram_reg_0[9]),
        .I2(tmp_9_reg_1232),
        .O(\window_2_1_1_reg_415_reg[31] [9]));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul
   (ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    tmp_1_reg_137,
    tmp_8_fu_103_p2,
    CO,
    tmp_fu_88_p2,
    p_64_in,
    ap_clk,
    Q,
    \int_kernel_0_reg[31] ,
    tmp_3_fu_38_p2,
    D);
  output [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [21:0]tmp_1_reg_137;
  output [20:0]tmp_8_fu_103_p2;
  output [0:0]CO;
  output [0:0]tmp_fu_88_p2;
  input p_64_in;
  input ap_clk;
  input [31:0]Q;
  input [1:0]\int_kernel_0_reg[31] ;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;

  wire [0:0]CO;
  wire [30:0]D;
  wire [31:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__2_n_0 ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [1:0]\int_kernel_0_reg[31] ;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire \tmp6_reg_1396_reg[11]_i_11_n_0 ;
  wire \tmp6_reg_1396_reg[11]_i_11_n_1 ;
  wire \tmp6_reg_1396_reg[11]_i_11_n_2 ;
  wire \tmp6_reg_1396_reg[11]_i_11_n_3 ;
  wire \tmp6_reg_1396_reg[15]_i_11_n_0 ;
  wire \tmp6_reg_1396_reg[15]_i_11_n_1 ;
  wire \tmp6_reg_1396_reg[15]_i_11_n_2 ;
  wire \tmp6_reg_1396_reg[15]_i_11_n_3 ;
  wire \tmp6_reg_1396_reg[19]_i_11_n_0 ;
  wire \tmp6_reg_1396_reg[19]_i_11_n_1 ;
  wire \tmp6_reg_1396_reg[19]_i_11_n_2 ;
  wire \tmp6_reg_1396_reg[19]_i_11_n_3 ;
  wire \tmp6_reg_1396_reg[23]_i_13_n_0 ;
  wire \tmp6_reg_1396_reg[23]_i_13_n_1 ;
  wire \tmp6_reg_1396_reg[23]_i_13_n_2 ;
  wire \tmp6_reg_1396_reg[23]_i_13_n_3 ;
  wire \tmp6_reg_1396_reg[7]_i_11_n_0 ;
  wire \tmp6_reg_1396_reg[7]_i_11_n_1 ;
  wire \tmp6_reg_1396_reg[7]_i_11_n_2 ;
  wire \tmp6_reg_1396_reg[7]_i_11_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [0:0]tmp_fu_88_p2;
  wire [3:0]\NLW_tmp6_reg_1396_reg[23]_i_10_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_1396_reg[23]_i_10_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__2 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__2_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_529/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_529/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(\int_kernel_0_reg[31] [1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_0_reg[31] [0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_24 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_16 
       (.I0(tmp_1_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_17 
       (.I0(tmp_1_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_18 
       (.I0(tmp_1_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_19 
       (.I0(tmp_1_reg_137[5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_16 
       (.I0(tmp_1_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_17 
       (.I0(tmp_1_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_18 
       (.I0(tmp_1_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_19 
       (.I0(tmp_1_reg_137[9]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_16 
       (.I0(tmp_1_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_17 
       (.I0(tmp_1_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_18 
       (.I0(tmp_1_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_19 
       (.I0(tmp_1_reg_137[13]),
        .O(p_0_in[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1396[23]_i_12 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_19 
       (.I0(tmp_1_reg_137[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_20 
       (.I0(tmp_1_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_21 
       (.I0(tmp_1_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_22 
       (.I0(tmp_1_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_23 
       (.I0(tmp_1_reg_137[17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_17 
       (.I0(tmp_1_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_18 
       (.I0(tmp_1_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_19 
       (.I0(tmp_1_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_20 
       (.I0(tmp_1_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_21 
       (.I0(tmp_1_reg_137[1]),
        .O(p_0_in[1]));
  CARRY4 \tmp6_reg_1396_reg[11]_i_11 
       (.CI(\tmp6_reg_1396_reg[7]_i_11_n_0 ),
        .CO({\tmp6_reg_1396_reg[11]_i_11_n_0 ,\tmp6_reg_1396_reg[11]_i_11_n_1 ,\tmp6_reg_1396_reg[11]_i_11_n_2 ,\tmp6_reg_1396_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[7:4]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp6_reg_1396_reg[15]_i_11 
       (.CI(\tmp6_reg_1396_reg[11]_i_11_n_0 ),
        .CO({\tmp6_reg_1396_reg[15]_i_11_n_0 ,\tmp6_reg_1396_reg[15]_i_11_n_1 ,\tmp6_reg_1396_reg[15]_i_11_n_2 ,\tmp6_reg_1396_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[11:8]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp6_reg_1396_reg[19]_i_11 
       (.CI(\tmp6_reg_1396_reg[15]_i_11_n_0 ),
        .CO({\tmp6_reg_1396_reg[19]_i_11_n_0 ,\tmp6_reg_1396_reg[19]_i_11_n_1 ,\tmp6_reg_1396_reg[19]_i_11_n_2 ,\tmp6_reg_1396_reg[19]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[15:12]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp6_reg_1396_reg[23]_i_10 
       (.CI(\tmp6_reg_1396_reg[23]_i_13_n_0 ),
        .CO({\NLW_tmp6_reg_1396_reg[23]_i_10_CO_UNCONNECTED [3:2],CO,\NLW_tmp6_reg_1396_reg[23]_i_10_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_1396_reg[23]_i_10_O_UNCONNECTED [3:1],tmp_8_fu_103_p2[20]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp6_reg_1396_reg[23]_i_13 
       (.CI(\tmp6_reg_1396_reg[19]_i_11_n_0 ),
        .CO({\tmp6_reg_1396_reg[23]_i_13_n_0 ,\tmp6_reg_1396_reg[23]_i_13_n_1 ,\tmp6_reg_1396_reg[23]_i_13_n_2 ,\tmp6_reg_1396_reg[23]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[19:16]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp6_reg_1396_reg[7]_i_11 
       (.CI(1'b0),
        .CO({\tmp6_reg_1396_reg[7]_i_11_n_0 ,\tmp6_reg_1396_reg[7]_i_11_n_1 ,\tmp6_reg_1396_reg[7]_i_11_n_2 ,\tmp6_reg_1396_reg[7]_i_11_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[3:0]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_0
   (tmp6_fu_1073_p2,
    p_64_in,
    ap_clk,
    Q,
    kernel_1,
    CO,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    tmp_3_fu_38_p2,
    D,
    tmp_fu_88_p2,
    tmp_1_reg_137,
    tmp_8_fu_103_p2);
  output [23:0]tmp6_fu_1073_p2;
  input p_64_in;
  input ap_clk;
  input [31:0]Q;
  input [1:0]kernel_1;
  input [0:0]CO;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;
  input [0:0]tmp_fu_88_p2;
  input [21:0]tmp_1_reg_137;
  input [20:0]tmp_8_fu_103_p2;

  wire [0:0]CO;
  wire [30:0]D;
  wire [31:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__3_n_0 ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_0;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [21:0]grp_fixed_point_mul_fu_536_ap_return;
  wire [1:0]kernel_1;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [23:0]tmp6_fu_1073_p2;
  wire \tmp6_reg_1396[11]_i_6_n_0 ;
  wire \tmp6_reg_1396[11]_i_7_n_0 ;
  wire \tmp6_reg_1396[11]_i_8_n_0 ;
  wire \tmp6_reg_1396[11]_i_9_n_0 ;
  wire \tmp6_reg_1396[15]_i_6_n_0 ;
  wire \tmp6_reg_1396[15]_i_7_n_0 ;
  wire \tmp6_reg_1396[15]_i_8_n_0 ;
  wire \tmp6_reg_1396[15]_i_9_n_0 ;
  wire \tmp6_reg_1396[19]_i_6_n_0 ;
  wire \tmp6_reg_1396[19]_i_7_n_0 ;
  wire \tmp6_reg_1396[19]_i_8_n_0 ;
  wire \tmp6_reg_1396[19]_i_9_n_0 ;
  wire \tmp6_reg_1396[23]_i_2_n_0 ;
  wire \tmp6_reg_1396[23]_i_5_n_0 ;
  wire \tmp6_reg_1396[23]_i_6_n_0 ;
  wire \tmp6_reg_1396[23]_i_7_n_0 ;
  wire \tmp6_reg_1396[3]_i_6_n_0 ;
  wire \tmp6_reg_1396[3]_i_7_n_0 ;
  wire \tmp6_reg_1396[3]_i_8_n_0 ;
  wire \tmp6_reg_1396[3]_i_9_n_0 ;
  wire \tmp6_reg_1396[7]_i_6_n_0 ;
  wire \tmp6_reg_1396[7]_i_7_n_0 ;
  wire \tmp6_reg_1396[7]_i_8_n_0 ;
  wire \tmp6_reg_1396[7]_i_9_n_0 ;
  wire \tmp6_reg_1396_reg[11]_i_10_n_0 ;
  wire \tmp6_reg_1396_reg[11]_i_10_n_1 ;
  wire \tmp6_reg_1396_reg[11]_i_10_n_2 ;
  wire \tmp6_reg_1396_reg[11]_i_10_n_3 ;
  wire \tmp6_reg_1396_reg[11]_i_1_n_0 ;
  wire \tmp6_reg_1396_reg[11]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[11]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[11]_i_1_n_3 ;
  wire \tmp6_reg_1396_reg[15]_i_10_n_0 ;
  wire \tmp6_reg_1396_reg[15]_i_10_n_1 ;
  wire \tmp6_reg_1396_reg[15]_i_10_n_2 ;
  wire \tmp6_reg_1396_reg[15]_i_10_n_3 ;
  wire \tmp6_reg_1396_reg[15]_i_1_n_0 ;
  wire \tmp6_reg_1396_reg[15]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[15]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[15]_i_1_n_3 ;
  wire \tmp6_reg_1396_reg[19]_i_10_n_0 ;
  wire \tmp6_reg_1396_reg[19]_i_10_n_1 ;
  wire \tmp6_reg_1396_reg[19]_i_10_n_2 ;
  wire \tmp6_reg_1396_reg[19]_i_10_n_3 ;
  wire \tmp6_reg_1396_reg[19]_i_1_n_0 ;
  wire \tmp6_reg_1396_reg[19]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[19]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[19]_i_1_n_3 ;
  wire \tmp6_reg_1396_reg[23]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[23]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[23]_i_1_n_3 ;
  wire \tmp6_reg_1396_reg[23]_i_8_n_2 ;
  wire \tmp6_reg_1396_reg[23]_i_9_n_0 ;
  wire \tmp6_reg_1396_reg[23]_i_9_n_1 ;
  wire \tmp6_reg_1396_reg[23]_i_9_n_2 ;
  wire \tmp6_reg_1396_reg[23]_i_9_n_3 ;
  wire \tmp6_reg_1396_reg[3]_i_1_n_0 ;
  wire \tmp6_reg_1396_reg[3]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[3]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[3]_i_1_n_3 ;
  wire \tmp6_reg_1396_reg[7]_i_10_n_0 ;
  wire \tmp6_reg_1396_reg[7]_i_10_n_1 ;
  wire \tmp6_reg_1396_reg[7]_i_10_n_2 ;
  wire \tmp6_reg_1396_reg[7]_i_10_n_3 ;
  wire \tmp6_reg_1396_reg[7]_i_1_n_0 ;
  wire \tmp6_reg_1396_reg[7]_i_1_n_1 ;
  wire \tmp6_reg_1396_reg[7]_i_1_n_2 ;
  wire \tmp6_reg_1396_reg[7]_i_1_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [21:0]tmp_1_reg_137_2;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [21:1]tmp_8_fu_103_p2_3;
  wire [0:0]tmp_fu_88_p2;
  wire [31:31]tmp_fu_88_p2_4;
  wire [3:3]\NLW_tmp6_reg_1396_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp6_reg_1396_reg[23]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_1396_reg[23]_i_8_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1__0 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1__0 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1__0 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1__0 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1__0 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1__0 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1__0 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1__0 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1__0 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1__0 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1__0 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1__0 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1__0 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1__0 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1__0 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1__0 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1__0 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1__0 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1__0 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1__0 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1__0 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1__0 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1__0 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__3 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1__0 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1__0 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1__0 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1__0 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1__0 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1__0 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1__0 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__3_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_536/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_536/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_1[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_1[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_22 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_12 
       (.I0(tmp_1_reg_137_2[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_13 
       (.I0(tmp_1_reg_137_2[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_14 
       (.I0(tmp_1_reg_137_2[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[11]_i_15 
       (.I0(tmp_1_reg_137_2[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[11]_i_2 
       (.I0(tmp_8_fu_103_p2_3[11]),
        .I1(tmp_1_reg_137_2[11]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[11]_i_3 
       (.I0(tmp_8_fu_103_p2_3[10]),
        .I1(tmp_1_reg_137_2[10]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[11]_i_4 
       (.I0(tmp_8_fu_103_p2_3[9]),
        .I1(tmp_1_reg_137_2[9]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[11]_i_5 
       (.I0(tmp_8_fu_103_p2_3[8]),
        .I1(tmp_1_reg_137_2[8]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[8]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[11]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[11]),
        .I2(tmp_8_fu_103_p2_3[11]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[11]),
        .I5(tmp_8_fu_103_p2[10]),
        .O(\tmp6_reg_1396[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[11]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[10]),
        .I2(tmp_8_fu_103_p2_3[10]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[10]),
        .I5(tmp_8_fu_103_p2[9]),
        .O(\tmp6_reg_1396[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[11]_i_8 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[9]),
        .I2(tmp_8_fu_103_p2_3[9]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[9]),
        .I5(tmp_8_fu_103_p2[8]),
        .O(\tmp6_reg_1396[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[11]_i_9 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[8]),
        .I2(tmp_8_fu_103_p2_3[8]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[8]),
        .I5(tmp_8_fu_103_p2[7]),
        .O(\tmp6_reg_1396[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_12 
       (.I0(tmp_1_reg_137_2[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_13 
       (.I0(tmp_1_reg_137_2[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_14 
       (.I0(tmp_1_reg_137_2[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[15]_i_15 
       (.I0(tmp_1_reg_137_2[9]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[15]_i_2 
       (.I0(tmp_8_fu_103_p2_3[15]),
        .I1(tmp_1_reg_137_2[15]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[15]_i_3 
       (.I0(tmp_8_fu_103_p2_3[14]),
        .I1(tmp_1_reg_137_2[14]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[15]_i_4 
       (.I0(tmp_8_fu_103_p2_3[13]),
        .I1(tmp_1_reg_137_2[13]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[15]_i_5 
       (.I0(tmp_8_fu_103_p2_3[12]),
        .I1(tmp_1_reg_137_2[12]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[12]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[15]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[15]),
        .I2(tmp_8_fu_103_p2_3[15]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[15]),
        .I5(tmp_8_fu_103_p2[14]),
        .O(\tmp6_reg_1396[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[15]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[14]),
        .I2(tmp_8_fu_103_p2_3[14]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[14]),
        .I5(tmp_8_fu_103_p2[13]),
        .O(\tmp6_reg_1396[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[15]_i_8 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[13]),
        .I2(tmp_8_fu_103_p2_3[13]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[13]),
        .I5(tmp_8_fu_103_p2[12]),
        .O(\tmp6_reg_1396[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[15]_i_9 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[12]),
        .I2(tmp_8_fu_103_p2_3[12]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[12]),
        .I5(tmp_8_fu_103_p2[11]),
        .O(\tmp6_reg_1396[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_12 
       (.I0(tmp_1_reg_137_2[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_13 
       (.I0(tmp_1_reg_137_2[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_14 
       (.I0(tmp_1_reg_137_2[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[19]_i_15 
       (.I0(tmp_1_reg_137_2[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[19]_i_2 
       (.I0(tmp_8_fu_103_p2_3[19]),
        .I1(tmp_1_reg_137_2[19]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[19]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[19]_i_3 
       (.I0(tmp_8_fu_103_p2_3[18]),
        .I1(tmp_1_reg_137_2[18]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[18]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[19]_i_4 
       (.I0(tmp_8_fu_103_p2_3[17]),
        .I1(tmp_1_reg_137_2[17]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[19]_i_5 
       (.I0(tmp_8_fu_103_p2_3[16]),
        .I1(tmp_1_reg_137_2[16]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[16]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[19]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[19]),
        .I2(tmp_8_fu_103_p2_3[19]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[19]),
        .I5(tmp_8_fu_103_p2[18]),
        .O(\tmp6_reg_1396[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[19]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[18]),
        .I2(tmp_8_fu_103_p2_3[18]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[18]),
        .I5(tmp_8_fu_103_p2[17]),
        .O(\tmp6_reg_1396[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[19]_i_8 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[17]),
        .I2(tmp_8_fu_103_p2_3[17]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[17]),
        .I5(tmp_8_fu_103_p2[16]),
        .O(\tmp6_reg_1396[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[19]_i_9 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[16]),
        .I2(tmp_8_fu_103_p2_3[16]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[16]),
        .I5(tmp_8_fu_103_p2[15]),
        .O(\tmp6_reg_1396[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1396[23]_i_11 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(tmp_fu_88_p2_4));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_14 
       (.I0(tmp_1_reg_137_2[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_15 
       (.I0(tmp_1_reg_137_2[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_16 
       (.I0(tmp_1_reg_137_2[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_17 
       (.I0(tmp_1_reg_137_2[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[23]_i_18 
       (.I0(tmp_1_reg_137_2[17]),
        .O(p_0_in[17]));
  LUT3 #(
    .INIT(8'hEB)) 
    \tmp6_reg_1396[23]_i_2 
       (.I0(\tmp6_reg_1396_reg[23]_i_8_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(\tmp6_reg_1396[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[23]_i_3 
       (.I0(tmp_8_fu_103_p2_3[21]),
        .I1(tmp_1_reg_137_2[21]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[21]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[23]_i_4 
       (.I0(tmp_8_fu_103_p2_3[20]),
        .I1(tmp_1_reg_137_2[20]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[20]));
  LUT6 #(
    .INIT(64'h141414EB14EB1414)) 
    \tmp6_reg_1396[23]_i_5 
       (.I0(\tmp6_reg_1396_reg[23]_i_8_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .I3(CO),
        .I4(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I5(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(\tmp6_reg_1396[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[23]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[21]),
        .I2(tmp_8_fu_103_p2_3[21]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[21]),
        .I5(tmp_8_fu_103_p2[20]),
        .O(\tmp6_reg_1396[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[23]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[20]),
        .I2(tmp_8_fu_103_p2_3[20]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[20]),
        .I5(tmp_8_fu_103_p2[19]),
        .O(\tmp6_reg_1396[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[3]_i_2 
       (.I0(tmp_8_fu_103_p2_3[3]),
        .I1(tmp_1_reg_137_2[3]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[3]_i_3 
       (.I0(tmp_8_fu_103_p2_3[2]),
        .I1(tmp_1_reg_137_2[2]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[3]_i_4 
       (.I0(tmp_8_fu_103_p2_3[1]),
        .I1(tmp_1_reg_137_2[1]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp6_reg_1396[3]_i_5 
       (.I0(tmp_1_reg_137_2[0]),
        .O(grp_fixed_point_mul_fu_536_ap_return[0]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[3]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[3]),
        .I2(tmp_8_fu_103_p2_3[3]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[3]),
        .I5(tmp_8_fu_103_p2[2]),
        .O(\tmp6_reg_1396[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[3]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[2]),
        .I2(tmp_8_fu_103_p2_3[2]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[2]),
        .I5(tmp_8_fu_103_p2[1]),
        .O(\tmp6_reg_1396[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[3]_i_8 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[1]),
        .I2(tmp_8_fu_103_p2_3[1]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[1]),
        .I5(tmp_8_fu_103_p2[0]),
        .O(\tmp6_reg_1396[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_1396[3]_i_9 
       (.I0(tmp_1_reg_137_2[0]),
        .I1(tmp_1_reg_137[0]),
        .O(\tmp6_reg_1396[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_12 
       (.I0(tmp_1_reg_137_2[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_13 
       (.I0(tmp_1_reg_137_2[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_14 
       (.I0(tmp_1_reg_137_2[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_15 
       (.I0(tmp_1_reg_137_2[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_1396[7]_i_16 
       (.I0(tmp_1_reg_137_2[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[7]_i_2 
       (.I0(tmp_8_fu_103_p2_3[7]),
        .I1(tmp_1_reg_137_2[7]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[7]_i_3 
       (.I0(tmp_8_fu_103_p2_3[6]),
        .I1(tmp_1_reg_137_2[6]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[7]_i_4 
       (.I0(tmp_8_fu_103_p2_3[5]),
        .I1(tmp_1_reg_137_2[5]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp6_reg_1396[7]_i_5 
       (.I0(tmp_8_fu_103_p2_3[4]),
        .I1(tmp_1_reg_137_2[4]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_536_ap_return[4]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[7]_i_6 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[7]),
        .I2(tmp_8_fu_103_p2_3[7]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[7]),
        .I5(tmp_8_fu_103_p2[6]),
        .O(\tmp6_reg_1396[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[7]_i_7 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[6]),
        .I2(tmp_8_fu_103_p2_3[6]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[6]),
        .I5(tmp_8_fu_103_p2[5]),
        .O(\tmp6_reg_1396[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[7]_i_8 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[5]),
        .I2(tmp_8_fu_103_p2_3[5]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[5]),
        .I5(tmp_8_fu_103_p2[4]),
        .O(\tmp6_reg_1396[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp6_reg_1396[7]_i_9 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[4]),
        .I2(tmp_8_fu_103_p2_3[4]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[4]),
        .I5(tmp_8_fu_103_p2[3]),
        .O(\tmp6_reg_1396[7]_i_9_n_0 ));
  CARRY4 \tmp6_reg_1396_reg[11]_i_1 
       (.CI(\tmp6_reg_1396_reg[7]_i_1_n_0 ),
        .CO({\tmp6_reg_1396_reg[11]_i_1_n_0 ,\tmp6_reg_1396_reg[11]_i_1_n_1 ,\tmp6_reg_1396_reg[11]_i_1_n_2 ,\tmp6_reg_1396_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_536_ap_return[11:8]),
        .O(tmp6_fu_1073_p2[11:8]),
        .S({\tmp6_reg_1396[11]_i_6_n_0 ,\tmp6_reg_1396[11]_i_7_n_0 ,\tmp6_reg_1396[11]_i_8_n_0 ,\tmp6_reg_1396[11]_i_9_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[11]_i_10 
       (.CI(\tmp6_reg_1396_reg[7]_i_10_n_0 ),
        .CO({\tmp6_reg_1396_reg[11]_i_10_n_0 ,\tmp6_reg_1396_reg[11]_i_10_n_1 ,\tmp6_reg_1396_reg[11]_i_10_n_2 ,\tmp6_reg_1396_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp6_reg_1396_reg[15]_i_1 
       (.CI(\tmp6_reg_1396_reg[11]_i_1_n_0 ),
        .CO({\tmp6_reg_1396_reg[15]_i_1_n_0 ,\tmp6_reg_1396_reg[15]_i_1_n_1 ,\tmp6_reg_1396_reg[15]_i_1_n_2 ,\tmp6_reg_1396_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_536_ap_return[15:12]),
        .O(tmp6_fu_1073_p2[15:12]),
        .S({\tmp6_reg_1396[15]_i_6_n_0 ,\tmp6_reg_1396[15]_i_7_n_0 ,\tmp6_reg_1396[15]_i_8_n_0 ,\tmp6_reg_1396[15]_i_9_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[15]_i_10 
       (.CI(\tmp6_reg_1396_reg[11]_i_10_n_0 ),
        .CO({\tmp6_reg_1396_reg[15]_i_10_n_0 ,\tmp6_reg_1396_reg[15]_i_10_n_1 ,\tmp6_reg_1396_reg[15]_i_10_n_2 ,\tmp6_reg_1396_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp6_reg_1396_reg[19]_i_1 
       (.CI(\tmp6_reg_1396_reg[15]_i_1_n_0 ),
        .CO({\tmp6_reg_1396_reg[19]_i_1_n_0 ,\tmp6_reg_1396_reg[19]_i_1_n_1 ,\tmp6_reg_1396_reg[19]_i_1_n_2 ,\tmp6_reg_1396_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_536_ap_return[19:16]),
        .O(tmp6_fu_1073_p2[19:16]),
        .S({\tmp6_reg_1396[19]_i_6_n_0 ,\tmp6_reg_1396[19]_i_7_n_0 ,\tmp6_reg_1396[19]_i_8_n_0 ,\tmp6_reg_1396[19]_i_9_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[19]_i_10 
       (.CI(\tmp6_reg_1396_reg[15]_i_10_n_0 ),
        .CO({\tmp6_reg_1396_reg[19]_i_10_n_0 ,\tmp6_reg_1396_reg[19]_i_10_n_1 ,\tmp6_reg_1396_reg[19]_i_10_n_2 ,\tmp6_reg_1396_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp6_reg_1396_reg[23]_i_1 
       (.CI(\tmp6_reg_1396_reg[19]_i_1_n_0 ),
        .CO({\NLW_tmp6_reg_1396_reg[23]_i_1_CO_UNCONNECTED [3],\tmp6_reg_1396_reg[23]_i_1_n_1 ,\tmp6_reg_1396_reg[23]_i_1_n_2 ,\tmp6_reg_1396_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp6_reg_1396[23]_i_2_n_0 ,grp_fixed_point_mul_fu_536_ap_return[21:20]}),
        .O(tmp6_fu_1073_p2[23:20]),
        .S({1'b1,\tmp6_reg_1396[23]_i_5_n_0 ,\tmp6_reg_1396[23]_i_6_n_0 ,\tmp6_reg_1396[23]_i_7_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[23]_i_8 
       (.CI(\tmp6_reg_1396_reg[23]_i_9_n_0 ),
        .CO({\NLW_tmp6_reg_1396_reg[23]_i_8_CO_UNCONNECTED [3:2],\tmp6_reg_1396_reg[23]_i_8_n_2 ,\NLW_tmp6_reg_1396_reg[23]_i_8_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_1396_reg[23]_i_8_O_UNCONNECTED [3:1],tmp_8_fu_103_p2_3[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp6_reg_1396_reg[23]_i_9 
       (.CI(\tmp6_reg_1396_reg[19]_i_10_n_0 ),
        .CO({\tmp6_reg_1396_reg[23]_i_9_n_0 ,\tmp6_reg_1396_reg[23]_i_9_n_1 ,\tmp6_reg_1396_reg[23]_i_9_n_2 ,\tmp6_reg_1396_reg[23]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp6_reg_1396_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_1396_reg[3]_i_1_n_0 ,\tmp6_reg_1396_reg[3]_i_1_n_1 ,\tmp6_reg_1396_reg[3]_i_1_n_2 ,\tmp6_reg_1396_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_536_ap_return[3:0]),
        .O(tmp6_fu_1073_p2[3:0]),
        .S({\tmp6_reg_1396[3]_i_6_n_0 ,\tmp6_reg_1396[3]_i_7_n_0 ,\tmp6_reg_1396[3]_i_8_n_0 ,\tmp6_reg_1396[3]_i_9_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[7]_i_1 
       (.CI(\tmp6_reg_1396_reg[3]_i_1_n_0 ),
        .CO({\tmp6_reg_1396_reg[7]_i_1_n_0 ,\tmp6_reg_1396_reg[7]_i_1_n_1 ,\tmp6_reg_1396_reg[7]_i_1_n_2 ,\tmp6_reg_1396_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_536_ap_return[7:4]),
        .O(tmp6_fu_1073_p2[7:4]),
        .S({\tmp6_reg_1396[7]_i_6_n_0 ,\tmp6_reg_1396[7]_i_7_n_0 ,\tmp6_reg_1396[7]_i_8_n_0 ,\tmp6_reg_1396[7]_i_9_n_0 }));
  CARRY4 \tmp6_reg_1396_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp6_reg_1396_reg[7]_i_10_n_0 ,\tmp6_reg_1396_reg[7]_i_10_n_1 ,\tmp6_reg_1396_reg[7]_i_10_n_2 ,\tmp6_reg_1396_reg[7]_i_10_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[4:1]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137_2[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137_2[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137_2[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137_2[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137_2[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137_2[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137_2[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137_2[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137_2[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137_2[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137_2[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137_2[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137_2[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137_2[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137_2[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137_2[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137_2[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137_2[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137_2[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137_2[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137_2[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137_2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_1
   (ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    tmp_1_reg_137,
    tmp_8_fu_103_p2,
    CO,
    tmp_fu_88_p2,
    p_64_in,
    ap_clk,
    Q,
    kernel_2,
    tmp_3_fu_38_p2,
    D);
  output [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [21:0]tmp_1_reg_137;
  output [20:0]tmp_8_fu_103_p2;
  output [0:0]CO;
  output [0:0]tmp_fu_88_p2;
  input p_64_in;
  input ap_clk;
  input [31:0]Q;
  input [1:0]kernel_2;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;

  wire [0:0]CO;
  wire [30:0]D;
  wire [31:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__4_n_0 ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [1:0]kernel_2;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire \tmp8_reg_1401_reg[11]_i_25_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_25_n_1 ;
  wire \tmp8_reg_1401_reg[11]_i_25_n_2 ;
  wire \tmp8_reg_1401_reg[11]_i_25_n_3 ;
  wire \tmp8_reg_1401_reg[15]_i_25_n_0 ;
  wire \tmp8_reg_1401_reg[15]_i_25_n_1 ;
  wire \tmp8_reg_1401_reg[15]_i_25_n_2 ;
  wire \tmp8_reg_1401_reg[15]_i_25_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_32_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_32_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_32_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_32_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_39_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_39_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_39_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_39_n_3 ;
  wire \tmp8_reg_1401_reg[7]_i_26_n_0 ;
  wire \tmp8_reg_1401_reg[7]_i_26_n_1 ;
  wire \tmp8_reg_1401_reg[7]_i_26_n_2 ;
  wire \tmp8_reg_1401_reg[7]_i_26_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [0:0]tmp_fu_88_p2;
  wire [3:0]\NLW_tmp8_reg_1401_reg[23]_i_29_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_1401_reg[23]_i_29_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1__1 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1__1 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1__1 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1__1 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1__1 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1__1 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1__1 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1__1 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1__1 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1__1 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1__1 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1__1 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1__1 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1__1 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1__1 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1__1 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1__1 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1__1 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1__1 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1__1 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1__1 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1__1 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1__1 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__4 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1__1 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1__1 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1__1 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1__1 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1__1 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1__1 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1__1 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__4_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_543/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_543/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_2[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_2[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_20 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_30 
       (.I0(tmp_1_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_31 
       (.I0(tmp_1_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_32 
       (.I0(tmp_1_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_33 
       (.I0(tmp_1_reg_137[5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_30 
       (.I0(tmp_1_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_31 
       (.I0(tmp_1_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_32 
       (.I0(tmp_1_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_33 
       (.I0(tmp_1_reg_137[9]),
        .O(p_0_in[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1401[23]_i_31 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_45 
       (.I0(tmp_1_reg_137[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_46 
       (.I0(tmp_1_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_47 
       (.I0(tmp_1_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_48 
       (.I0(tmp_1_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_49 
       (.I0(tmp_1_reg_137[17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_54 
       (.I0(tmp_1_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_55 
       (.I0(tmp_1_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_56 
       (.I0(tmp_1_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_57 
       (.I0(tmp_1_reg_137[13]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_32 
       (.I0(tmp_1_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_33 
       (.I0(tmp_1_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_34 
       (.I0(tmp_1_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_35 
       (.I0(tmp_1_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_36 
       (.I0(tmp_1_reg_137[1]),
        .O(p_0_in[1]));
  CARRY4 \tmp8_reg_1401_reg[11]_i_25 
       (.CI(\tmp8_reg_1401_reg[7]_i_26_n_0 ),
        .CO({\tmp8_reg_1401_reg[11]_i_25_n_0 ,\tmp8_reg_1401_reg[11]_i_25_n_1 ,\tmp8_reg_1401_reg[11]_i_25_n_2 ,\tmp8_reg_1401_reg[11]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[7:4]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp8_reg_1401_reg[15]_i_25 
       (.CI(\tmp8_reg_1401_reg[11]_i_25_n_0 ),
        .CO({\tmp8_reg_1401_reg[15]_i_25_n_0 ,\tmp8_reg_1401_reg[15]_i_25_n_1 ,\tmp8_reg_1401_reg[15]_i_25_n_2 ,\tmp8_reg_1401_reg[15]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[11:8]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp8_reg_1401_reg[23]_i_29 
       (.CI(\tmp8_reg_1401_reg[23]_i_32_n_0 ),
        .CO({\NLW_tmp8_reg_1401_reg[23]_i_29_CO_UNCONNECTED [3:2],CO,\NLW_tmp8_reg_1401_reg[23]_i_29_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp8_reg_1401_reg[23]_i_29_O_UNCONNECTED [3:1],tmp_8_fu_103_p2[20]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp8_reg_1401_reg[23]_i_32 
       (.CI(\tmp8_reg_1401_reg[23]_i_39_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_32_n_0 ,\tmp8_reg_1401_reg[23]_i_32_n_1 ,\tmp8_reg_1401_reg[23]_i_32_n_2 ,\tmp8_reg_1401_reg[23]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[19:16]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp8_reg_1401_reg[23]_i_39 
       (.CI(\tmp8_reg_1401_reg[15]_i_25_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_39_n_0 ,\tmp8_reg_1401_reg[23]_i_39_n_1 ,\tmp8_reg_1401_reg[23]_i_39_n_2 ,\tmp8_reg_1401_reg[23]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[15:12]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp8_reg_1401_reg[7]_i_26 
       (.CI(1'b0),
        .CO({\tmp8_reg_1401_reg[7]_i_26_n_0 ,\tmp8_reg_1401_reg[7]_i_26_n_1 ,\tmp8_reg_1401_reg[7]_i_26_n_2 ,\tmp8_reg_1401_reg[7]_i_26_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[3:0]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_2
   (D,
    p_64_in,
    ap_clk,
    Q,
    kernel_3,
    tmp7_fu_1087_p2,
    DI,
    S,
    tmp_3_fu_38_p2,
    \int_kernel_3_reg[31] );
  output [24:0]D;
  input p_64_in;
  input ap_clk;
  input [31:0]Q;
  input [1:0]kernel_3;
  input [22:0]tmp7_fu_1087_p2;
  input [0:0]DI;
  input [0:0]S;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]\int_kernel_3_reg[31] ;

  wire [24:0]D;
  wire [0:0]DI;
  wire [31:0]Q;
  wire [0:0]S;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__5_n_0 ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [21:0]grp_fixed_point_mul_fu_550_ap_return;
  wire [30:0]\int_kernel_3_reg[31] ;
  wire [1:0]kernel_3;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [22:0]tmp7_fu_1087_p2;
  wire \tmp8_reg_1401[11]_i_6_n_0 ;
  wire \tmp8_reg_1401[11]_i_7_n_0 ;
  wire \tmp8_reg_1401[11]_i_8_n_0 ;
  wire \tmp8_reg_1401[11]_i_9_n_0 ;
  wire \tmp8_reg_1401[15]_i_6_n_0 ;
  wire \tmp8_reg_1401[15]_i_7_n_0 ;
  wire \tmp8_reg_1401[15]_i_8_n_0 ;
  wire \tmp8_reg_1401[15]_i_9_n_0 ;
  wire \tmp8_reg_1401[19]_i_6_n_0 ;
  wire \tmp8_reg_1401[19]_i_7_n_0 ;
  wire \tmp8_reg_1401[19]_i_8_n_0 ;
  wire \tmp8_reg_1401[19]_i_9_n_0 ;
  wire \tmp8_reg_1401[23]_i_7_n_0 ;
  wire \tmp8_reg_1401[23]_i_8_n_0 ;
  wire \tmp8_reg_1401[23]_i_9_n_0 ;
  wire \tmp8_reg_1401[3]_i_6_n_0 ;
  wire \tmp8_reg_1401[3]_i_7_n_0 ;
  wire \tmp8_reg_1401[3]_i_8_n_0 ;
  wire \tmp8_reg_1401[3]_i_9_n_0 ;
  wire \tmp8_reg_1401[7]_i_6_n_0 ;
  wire \tmp8_reg_1401[7]_i_7_n_0 ;
  wire \tmp8_reg_1401[7]_i_8_n_0 ;
  wire \tmp8_reg_1401[7]_i_9_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[11]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[11]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[11]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[11]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[11]_i_1_n_3 ;
  wire \tmp8_reg_1401_reg[15]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[15]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[15]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[15]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[15]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[15]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[15]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[15]_i_1_n_3 ;
  wire \tmp8_reg_1401_reg[19]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[19]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[19]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[19]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[19]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[19]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[19]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[19]_i_1_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_17_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_18_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_18_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_18_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_18_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_1_n_3 ;
  wire \tmp8_reg_1401_reg[3]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[3]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[3]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[3]_i_1_n_3 ;
  wire \tmp8_reg_1401_reg[7]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[7]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[7]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[7]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[7]_i_1_n_0 ;
  wire \tmp8_reg_1401_reg[7]_i_1_n_1 ;
  wire \tmp8_reg_1401_reg[7]_i_1_n_2 ;
  wire \tmp8_reg_1401_reg[7]_i_1_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [30:0]tmp_3_fu_38_p2;
  wire [21:1]tmp_8_fu_103_p2;
  wire [3:0]\NLW_tmp8_reg_1401_reg[23]_i_17_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_1401_reg[23]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp8_reg_1401_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_1401_reg[24]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1__2 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1__2 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1__2 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1__2 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1__2 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1__2 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1__2 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1__2 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1__2 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1__2 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1__2 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1__2 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1__2 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1__2 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1__2 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1__2 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1__2 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1__2 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1__2 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1__2 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1__2 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1__2 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1__2 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__5 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1__2 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1__2 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1__2 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1__2 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1__2 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1__2 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1__2 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__5_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_550/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_550/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_3[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_3[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_3_reg[31] [8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_18 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_12 
       (.I0(tmp_1_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_13 
       (.I0(tmp_1_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_14 
       (.I0(tmp_1_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_15 
       (.I0(tmp_1_reg_137[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_2 
       (.I0(tmp_8_fu_103_p2[11]),
        .I1(tmp_1_reg_137[11]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_3 
       (.I0(tmp_8_fu_103_p2[10]),
        .I1(tmp_1_reg_137[10]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_4 
       (.I0(tmp_8_fu_103_p2[9]),
        .I1(tmp_1_reg_137[9]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_5 
       (.I0(tmp_8_fu_103_p2[8]),
        .I1(tmp_1_reg_137[8]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[8]));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[11]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[11]),
        .I3(tmp_8_fu_103_p2[11]),
        .I4(tmp7_fu_1087_p2[11]),
        .O(\tmp8_reg_1401[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[11]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[10]),
        .I3(tmp_8_fu_103_p2[10]),
        .I4(tmp7_fu_1087_p2[10]),
        .O(\tmp8_reg_1401[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[11]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[9]),
        .I3(tmp_8_fu_103_p2[9]),
        .I4(tmp7_fu_1087_p2[9]),
        .O(\tmp8_reg_1401[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[11]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[8]),
        .I3(tmp_8_fu_103_p2[8]),
        .I4(tmp7_fu_1087_p2[8]),
        .O(\tmp8_reg_1401[11]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_12 
       (.I0(tmp_1_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_13 
       (.I0(tmp_1_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_14 
       (.I0(tmp_1_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_15 
       (.I0(tmp_1_reg_137[9]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_2 
       (.I0(tmp_8_fu_103_p2[15]),
        .I1(tmp_1_reg_137[15]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_3 
       (.I0(tmp_8_fu_103_p2[14]),
        .I1(tmp_1_reg_137[14]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_4 
       (.I0(tmp_8_fu_103_p2[13]),
        .I1(tmp_1_reg_137[13]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_5 
       (.I0(tmp_8_fu_103_p2[12]),
        .I1(tmp_1_reg_137[12]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[12]));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[15]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[15]),
        .I3(tmp_8_fu_103_p2[15]),
        .I4(tmp7_fu_1087_p2[15]),
        .O(\tmp8_reg_1401[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[15]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[14]),
        .I3(tmp_8_fu_103_p2[14]),
        .I4(tmp7_fu_1087_p2[14]),
        .O(\tmp8_reg_1401[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[15]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[13]),
        .I3(tmp_8_fu_103_p2[13]),
        .I4(tmp7_fu_1087_p2[13]),
        .O(\tmp8_reg_1401[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[15]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[12]),
        .I3(tmp_8_fu_103_p2[12]),
        .I4(tmp7_fu_1087_p2[12]),
        .O(\tmp8_reg_1401[15]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[19]_i_11 
       (.I0(tmp_1_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[19]_i_12 
       (.I0(tmp_1_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[19]_i_13 
       (.I0(tmp_1_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[19]_i_14 
       (.I0(tmp_1_reg_137[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[19]_i_2 
       (.I0(tmp_8_fu_103_p2[19]),
        .I1(tmp_1_reg_137[19]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[19]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[19]_i_3 
       (.I0(tmp_8_fu_103_p2[18]),
        .I1(tmp_1_reg_137[18]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[18]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[19]_i_4 
       (.I0(tmp_8_fu_103_p2[17]),
        .I1(tmp_1_reg_137[17]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[19]_i_5 
       (.I0(tmp_8_fu_103_p2[16]),
        .I1(tmp_1_reg_137[16]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[16]));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[19]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[19]),
        .I3(tmp_8_fu_103_p2[19]),
        .I4(tmp7_fu_1087_p2[19]),
        .O(\tmp8_reg_1401[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[19]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[18]),
        .I3(tmp_8_fu_103_p2[18]),
        .I4(tmp7_fu_1087_p2[18]),
        .O(\tmp8_reg_1401[19]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[19]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[17]),
        .I3(tmp_8_fu_103_p2[17]),
        .I4(tmp7_fu_1087_p2[17]),
        .O(\tmp8_reg_1401[19]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[19]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[16]),
        .I3(tmp_8_fu_103_p2[16]),
        .I4(tmp7_fu_1087_p2[16]),
        .O(\tmp8_reg_1401[19]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_33 
       (.I0(tmp_1_reg_137[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_34 
       (.I0(tmp_1_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_35 
       (.I0(tmp_1_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_36 
       (.I0(tmp_1_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_37 
       (.I0(tmp_1_reg_137[17]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_4 
       (.I0(tmp_8_fu_103_p2[21]),
        .I1(tmp_1_reg_137[21]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[21]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_5 
       (.I0(tmp_8_fu_103_p2[20]),
        .I1(tmp_1_reg_137[20]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[20]));
  LUT4 #(
    .INIT(16'hA99A)) 
    \tmp8_reg_1401[23]_i_7 
       (.I0(tmp7_fu_1087_p2[22]),
        .I1(\tmp8_reg_1401_reg[23]_i_17_n_2 ),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(\tmp8_reg_1401[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[23]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[21]),
        .I3(tmp_8_fu_103_p2[21]),
        .I4(tmp7_fu_1087_p2[21]),
        .O(\tmp8_reg_1401[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[23]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[20]),
        .I3(tmp_8_fu_103_p2[20]),
        .I4(tmp7_fu_1087_p2[20]),
        .O(\tmp8_reg_1401[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_2 
       (.I0(tmp_8_fu_103_p2[3]),
        .I1(tmp_1_reg_137[3]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_3 
       (.I0(tmp_8_fu_103_p2[2]),
        .I1(tmp_1_reg_137[2]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_4 
       (.I0(tmp_8_fu_103_p2[1]),
        .I1(tmp_1_reg_137[1]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp8_reg_1401[3]_i_5 
       (.I0(tmp_1_reg_137[0]),
        .O(grp_fixed_point_mul_fu_550_ap_return[0]));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[3]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[3]),
        .I3(tmp_8_fu_103_p2[3]),
        .I4(tmp7_fu_1087_p2[3]),
        .O(\tmp8_reg_1401[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[3]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[2]),
        .I3(tmp_8_fu_103_p2[2]),
        .I4(tmp7_fu_1087_p2[2]),
        .O(\tmp8_reg_1401[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[3]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[1]),
        .I3(tmp_8_fu_103_p2[1]),
        .I4(tmp7_fu_1087_p2[1]),
        .O(\tmp8_reg_1401[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1401[3]_i_9 
       (.I0(tmp_1_reg_137[0]),
        .I1(tmp7_fu_1087_p2[0]),
        .O(\tmp8_reg_1401[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_12 
       (.I0(tmp_1_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_13 
       (.I0(tmp_1_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_14 
       (.I0(tmp_1_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_15 
       (.I0(tmp_1_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_16 
       (.I0(tmp_1_reg_137[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_2 
       (.I0(tmp_8_fu_103_p2[7]),
        .I1(tmp_1_reg_137[7]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_3 
       (.I0(tmp_8_fu_103_p2[6]),
        .I1(tmp_1_reg_137[6]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_4 
       (.I0(tmp_8_fu_103_p2[5]),
        .I1(tmp_1_reg_137[5]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_5 
       (.I0(tmp_8_fu_103_p2[4]),
        .I1(tmp_1_reg_137[4]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(grp_fixed_point_mul_fu_550_ap_return[4]));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[7]_i_6 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[7]),
        .I3(tmp_8_fu_103_p2[7]),
        .I4(tmp7_fu_1087_p2[7]),
        .O(\tmp8_reg_1401[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[7]_i_7 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[6]),
        .I3(tmp_8_fu_103_p2[6]),
        .I4(tmp7_fu_1087_p2[6]),
        .O(\tmp8_reg_1401[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[7]_i_8 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[5]),
        .I3(tmp_8_fu_103_p2[5]),
        .I4(tmp7_fu_1087_p2[5]),
        .O(\tmp8_reg_1401[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h096FF690)) 
    \tmp8_reg_1401[7]_i_9 
       (.I0(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I2(tmp_1_reg_137[4]),
        .I3(tmp_8_fu_103_p2[4]),
        .I4(tmp7_fu_1087_p2[4]),
        .O(\tmp8_reg_1401[7]_i_9_n_0 ));
  CARRY4 \tmp8_reg_1401_reg[11]_i_1 
       (.CI(\tmp8_reg_1401_reg[7]_i_1_n_0 ),
        .CO({\tmp8_reg_1401_reg[11]_i_1_n_0 ,\tmp8_reg_1401_reg[11]_i_1_n_1 ,\tmp8_reg_1401_reg[11]_i_1_n_2 ,\tmp8_reg_1401_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_550_ap_return[11:8]),
        .O(D[11:8]),
        .S({\tmp8_reg_1401[11]_i_6_n_0 ,\tmp8_reg_1401[11]_i_7_n_0 ,\tmp8_reg_1401[11]_i_8_n_0 ,\tmp8_reg_1401[11]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[11]_i_10 
       (.CI(\tmp8_reg_1401_reg[7]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[11]_i_10_n_0 ,\tmp8_reg_1401_reg[11]_i_10_n_1 ,\tmp8_reg_1401_reg[11]_i_10_n_2 ,\tmp8_reg_1401_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp8_reg_1401_reg[15]_i_1 
       (.CI(\tmp8_reg_1401_reg[11]_i_1_n_0 ),
        .CO({\tmp8_reg_1401_reg[15]_i_1_n_0 ,\tmp8_reg_1401_reg[15]_i_1_n_1 ,\tmp8_reg_1401_reg[15]_i_1_n_2 ,\tmp8_reg_1401_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_550_ap_return[15:12]),
        .O(D[15:12]),
        .S({\tmp8_reg_1401[15]_i_6_n_0 ,\tmp8_reg_1401[15]_i_7_n_0 ,\tmp8_reg_1401[15]_i_8_n_0 ,\tmp8_reg_1401[15]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[15]_i_10 
       (.CI(\tmp8_reg_1401_reg[11]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[15]_i_10_n_0 ,\tmp8_reg_1401_reg[15]_i_10_n_1 ,\tmp8_reg_1401_reg[15]_i_10_n_2 ,\tmp8_reg_1401_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp8_reg_1401_reg[19]_i_1 
       (.CI(\tmp8_reg_1401_reg[15]_i_1_n_0 ),
        .CO({\tmp8_reg_1401_reg[19]_i_1_n_0 ,\tmp8_reg_1401_reg[19]_i_1_n_1 ,\tmp8_reg_1401_reg[19]_i_1_n_2 ,\tmp8_reg_1401_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_550_ap_return[19:16]),
        .O(D[19:16]),
        .S({\tmp8_reg_1401[19]_i_6_n_0 ,\tmp8_reg_1401[19]_i_7_n_0 ,\tmp8_reg_1401[19]_i_8_n_0 ,\tmp8_reg_1401[19]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[19]_i_10 
       (.CI(\tmp8_reg_1401_reg[15]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[19]_i_10_n_0 ,\tmp8_reg_1401_reg[19]_i_10_n_1 ,\tmp8_reg_1401_reg[19]_i_10_n_2 ,\tmp8_reg_1401_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp8_reg_1401_reg[23]_i_1 
       (.CI(\tmp8_reg_1401_reg[19]_i_1_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_1_n_0 ,\tmp8_reg_1401_reg[23]_i_1_n_1 ,\tmp8_reg_1401_reg[23]_i_1_n_2 ,\tmp8_reg_1401_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp7_fu_1087_p2[22],DI,grp_fixed_point_mul_fu_550_ap_return[21:20]}),
        .O(D[23:20]),
        .S({S,\tmp8_reg_1401[23]_i_7_n_0 ,\tmp8_reg_1401[23]_i_8_n_0 ,\tmp8_reg_1401[23]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[23]_i_17 
       (.CI(\tmp8_reg_1401_reg[23]_i_18_n_0 ),
        .CO({\NLW_tmp8_reg_1401_reg[23]_i_17_CO_UNCONNECTED [3:2],\tmp8_reg_1401_reg[23]_i_17_n_2 ,\NLW_tmp8_reg_1401_reg[23]_i_17_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp8_reg_1401_reg[23]_i_17_O_UNCONNECTED [3:1],tmp_8_fu_103_p2[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp8_reg_1401_reg[23]_i_18 
       (.CI(\tmp8_reg_1401_reg[19]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_18_n_0 ,\tmp8_reg_1401_reg[23]_i_18_n_1 ,\tmp8_reg_1401_reg[23]_i_18_n_2 ,\tmp8_reg_1401_reg[23]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp8_reg_1401_reg[24]_i_2 
       (.CI(\tmp8_reg_1401_reg[23]_i_1_n_0 ),
        .CO(\NLW_tmp8_reg_1401_reg[24]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp8_reg_1401_reg[24]_i_2_O_UNCONNECTED [3:1],D[24]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp8_reg_1401_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_1401_reg[3]_i_1_n_0 ,\tmp8_reg_1401_reg[3]_i_1_n_1 ,\tmp8_reg_1401_reg[3]_i_1_n_2 ,\tmp8_reg_1401_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_550_ap_return[3:0]),
        .O(D[3:0]),
        .S({\tmp8_reg_1401[3]_i_6_n_0 ,\tmp8_reg_1401[3]_i_7_n_0 ,\tmp8_reg_1401[3]_i_8_n_0 ,\tmp8_reg_1401[3]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[7]_i_1 
       (.CI(\tmp8_reg_1401_reg[3]_i_1_n_0 ),
        .CO({\tmp8_reg_1401_reg[7]_i_1_n_0 ,\tmp8_reg_1401_reg[7]_i_1_n_1 ,\tmp8_reg_1401_reg[7]_i_1_n_2 ,\tmp8_reg_1401_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_550_ap_return[7:4]),
        .O(D[7:4]),
        .S({\tmp8_reg_1401[7]_i_6_n_0 ,\tmp8_reg_1401[7]_i_7_n_0 ,\tmp8_reg_1401[7]_i_8_n_0 ,\tmp8_reg_1401[7]_i_9_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\tmp8_reg_1401_reg[7]_i_10_n_0 ,\tmp8_reg_1401_reg[7]_i_10_n_1 ,\tmp8_reg_1401_reg[7]_i_10_n_2 ,\tmp8_reg_1401_reg[7]_i_10_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[4:1]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_3
   (D,
    \tmp5_reg_1391_reg[23] ,
    tmp4_fu_1049_p2,
    CO,
    tmp_8_fu_103_p2,
    tmp_fu_88_p2,
    p_64_in,
    ap_clk,
    kernel_4,
    S,
    \tmp_1_reg_137_reg[7]_0 ,
    \tmp_1_reg_137_reg[11]_0 ,
    \tmp_1_reg_137_reg[15]_0 ,
    \tmp_1_reg_137_reg[19]_0 ,
    \tmp_1_reg_137_reg[21]_0 ,
    tmp_1_reg_137,
    Q,
    ap_enable_reg_pp3_iter2_reg_rep,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ,
    \window_1_0_reg_517_reg[31] ,
    \tmp_1_reg_137_reg[21]_1 ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ,
    tmp_3_fu_38_p2,
    \int_kernel_4_reg[31] ,
    window_2_0_phi_fu_498_p41,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep );
  output [0:0]D;
  output [20:0]\tmp5_reg_1391_reg[23] ;
  output [22:0]tmp4_fu_1049_p2;
  output [0:0]CO;
  output [20:0]tmp_8_fu_103_p2;
  output [0:0]tmp_fu_88_p2;
  input p_64_in;
  input ap_clk;
  input [1:0]kernel_4;
  input [2:0]S;
  input [3:0]\tmp_1_reg_137_reg[7]_0 ;
  input [3:0]\tmp_1_reg_137_reg[11]_0 ;
  input [3:0]\tmp_1_reg_137_reg[15]_0 ;
  input [3:0]\tmp_1_reg_137_reg[19]_0 ;
  input [1:0]\tmp_1_reg_137_reg[21]_0 ;
  input [0:0]tmp_1_reg_137;
  input [31:0]Q;
  input ap_enable_reg_pp3_iter2_reg_rep;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  input [31:0]\window_1_0_reg_517_reg[31] ;
  input [0:0]\tmp_1_reg_137_reg[21]_1 ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]\int_kernel_4_reg[31] ;
  input window_2_0_phi_fu_498_p41;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]Q;
  wire [2:0]S;
  wire [30:0]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__1_n_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2_reg_rep;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_0;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [21:0]grp_fixed_point_mul_fu_557_ap_return;
  wire [30:0]\int_kernel_4_reg[31] ;
  wire [1:0]kernel_4;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [22:0]tmp4_fu_1049_p2;
  wire \tmp5_reg_1391[23]_i_20_n_0 ;
  wire \tmp5_reg_1391[23]_i_23_n_0 ;
  wire \tmp5_reg_1391[3]_i_23_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[11]_i_34_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_34_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_34_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_34_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_34_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_34_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_34_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_34_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_34_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_34_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_34_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_34_n_3 ;
  wire [20:0]\tmp5_reg_1391_reg[23] ;
  wire \tmp5_reg_1391_reg[23]_i_13_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_13_n_3 ;
  wire \tmp5_reg_1391_reg[23]_i_36_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_37_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_37_n_1 ;
  wire \tmp5_reg_1391_reg[23]_i_37_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_37_n_3 ;
  wire \tmp5_reg_1391_reg[3]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[3]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[3]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[3]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_36_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_36_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_36_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_36_n_3 ;
  wire [0:0]tmp_1_reg_137;
  wire [0:0]tmp_1_reg_137_2;
  wire [3:0]\tmp_1_reg_137_reg[11]_0 ;
  wire [3:0]\tmp_1_reg_137_reg[15]_0 ;
  wire [3:0]\tmp_1_reg_137_reg[19]_0 ;
  wire [1:0]\tmp_1_reg_137_reg[21]_0 ;
  wire [0:0]\tmp_1_reg_137_reg[21]_1 ;
  wire [3:0]\tmp_1_reg_137_reg[7]_0 ;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [0:0]tmp_fu_88_p2;
  wire [31:0]\window_1_0_reg_517_reg[31] ;
  wire window_2_0_phi_fu_498_p41;
  wire [2:2]\NLW_tmp5_reg_1391_reg[23]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_reg_1391_reg[23]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_reg_1391_reg[23]_i_36_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_reg_1391_reg[23]_i_36_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \a_assign_reg_127[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ),
        .I3(\window_1_0_reg_517_reg[31] [0]),
        .O(a_assign_fu_44_p3[0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[10]_i_1__3 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [10]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[11]_i_1__3 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [11]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[12]_i_1__3 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [12]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[12]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[13]_i_1__3 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [13]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[14]_i_1__3 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [14]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[15]_i_1__3 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [15]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[16]_i_1__3 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [16]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[16]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[17]_i_1__3 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [17]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[18]_i_1__3 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [18]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[19]_i_1__3 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [19]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[1]_i_1__3 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [1]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[20]_i_1__3 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [20]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[20]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[21]_i_1__3 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [21]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[22]_i_1__3 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [22]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[23]_i_1__3 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [23]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[24]_i_1__3 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [24]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[24]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[25]_i_1__3 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [25]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[26]_i_1__3 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [26]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[27]_i_1__3 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [27]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[28]_i_1__3 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [28]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[28]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[29]_i_1__3 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [29]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[2]_i_1__3 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [2]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[30]_i_1__3 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [30]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[30]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \a_assign_reg_127[31]_i_1__1 
       (.I0(\window_1_0_reg_517_reg[31] [31]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep),
        .I3(Q[31]),
        .I4(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[3]_i_1__3 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [3]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[4]_i_1__3 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [4]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[4]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[5]_i_1__3 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [5]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[6]_i_1__3 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [6]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[7]_i_1__3 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [7]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[8]_i_1__3 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [8]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[8]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[9]_i_1__3 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_0_reg_517_reg[31] [9]),
        .I4(Q[31]),
        .I5(\window_1_0_reg_517_reg[31] [31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__1_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(D),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_557/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_557/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_4[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_4[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_4_reg[31] [8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_16 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_18 
       (.I0(tmp_8_fu_103_p2[10]),
        .I1(\tmp5_reg_1391_reg[23] [10]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_19 
       (.I0(tmp_8_fu_103_p2[9]),
        .I1(\tmp5_reg_1391_reg[23] [9]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_20 
       (.I0(tmp_8_fu_103_p2[8]),
        .I1(\tmp5_reg_1391_reg[23] [8]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_21 
       (.I0(tmp_8_fu_103_p2[7]),
        .I1(\tmp5_reg_1391_reg[23] [7]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_36 
       (.I0(\tmp5_reg_1391_reg[23] [7]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_37 
       (.I0(\tmp5_reg_1391_reg[23] [6]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_38 
       (.I0(\tmp5_reg_1391_reg[23] [5]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_39 
       (.I0(\tmp5_reg_1391_reg[23] [4]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_18 
       (.I0(tmp_8_fu_103_p2[14]),
        .I1(\tmp5_reg_1391_reg[23] [14]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_19 
       (.I0(tmp_8_fu_103_p2[13]),
        .I1(\tmp5_reg_1391_reg[23] [13]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_20 
       (.I0(tmp_8_fu_103_p2[12]),
        .I1(\tmp5_reg_1391_reg[23] [12]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_21 
       (.I0(tmp_8_fu_103_p2[11]),
        .I1(\tmp5_reg_1391_reg[23] [11]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_36 
       (.I0(\tmp5_reg_1391_reg[23] [11]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_37 
       (.I0(\tmp5_reg_1391_reg[23] [10]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_38 
       (.I0(\tmp5_reg_1391_reg[23] [9]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_39 
       (.I0(\tmp5_reg_1391_reg[23] [8]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_18 
       (.I0(tmp_8_fu_103_p2[18]),
        .I1(\tmp5_reg_1391_reg[23] [18]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[19]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_19 
       (.I0(tmp_8_fu_103_p2[17]),
        .I1(\tmp5_reg_1391_reg[23] [17]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[18]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_20 
       (.I0(tmp_8_fu_103_p2[16]),
        .I1(\tmp5_reg_1391_reg[23] [16]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_21 
       (.I0(tmp_8_fu_103_p2[15]),
        .I1(\tmp5_reg_1391_reg[23] [15]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_36 
       (.I0(\tmp5_reg_1391_reg[23] [15]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_37 
       (.I0(\tmp5_reg_1391_reg[23] [14]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_38 
       (.I0(\tmp5_reg_1391_reg[23] [13]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_39 
       (.I0(\tmp5_reg_1391_reg[23] [12]),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'hEB)) 
    \tmp5_reg_1391[23]_i_20 
       (.I0(\tmp5_reg_1391_reg[23]_i_36_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(\tmp5_reg_1391[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[23]_i_21 
       (.I0(tmp_8_fu_103_p2[20]),
        .I1(\tmp5_reg_1391_reg[23] [20]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[21]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[23]_i_22 
       (.I0(tmp_8_fu_103_p2[19]),
        .I1(\tmp5_reg_1391_reg[23] [19]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[20]));
  LUT6 #(
    .INIT(64'h141414EB14EB1414)) 
    \tmp5_reg_1391[23]_i_23 
       (.I0(\tmp5_reg_1391_reg[23]_i_36_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .I3(\tmp_1_reg_137_reg[21]_1 ),
        .I4(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I5(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(\tmp5_reg_1391[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_39 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_42 
       (.I0(\tmp5_reg_1391_reg[23] [20]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_43 
       (.I0(\tmp5_reg_1391_reg[23] [19]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_44 
       (.I0(\tmp5_reg_1391_reg[23] [18]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_45 
       (.I0(\tmp5_reg_1391_reg[23] [17]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_46 
       (.I0(\tmp5_reg_1391_reg[23] [16]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_16 
       (.I0(tmp_8_fu_103_p2[2]),
        .I1(\tmp5_reg_1391_reg[23] [2]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_17 
       (.I0(tmp_8_fu_103_p2[1]),
        .I1(\tmp5_reg_1391_reg[23] [1]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_18 
       (.I0(tmp_8_fu_103_p2[0]),
        .I1(\tmp5_reg_1391_reg[23] [0]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp5_reg_1391[3]_i_19 
       (.I0(tmp_1_reg_137_2),
        .O(grp_fixed_point_mul_fu_557_ap_return[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_23 
       (.I0(tmp_1_reg_137_2),
        .I1(tmp_1_reg_137),
        .O(\tmp5_reg_1391[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_18 
       (.I0(tmp_8_fu_103_p2[6]),
        .I1(\tmp5_reg_1391_reg[23] [6]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_19 
       (.I0(tmp_8_fu_103_p2[5]),
        .I1(\tmp5_reg_1391_reg[23] [5]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_20 
       (.I0(tmp_8_fu_103_p2[4]),
        .I1(\tmp5_reg_1391_reg[23] [4]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_21 
       (.I0(tmp_8_fu_103_p2[3]),
        .I1(\tmp5_reg_1391_reg[23] [3]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_557_ap_return[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_38 
       (.I0(tmp_1_reg_137_2),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_39 
       (.I0(\tmp5_reg_1391_reg[23] [3]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_40 
       (.I0(\tmp5_reg_1391_reg[23] [2]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_41 
       (.I0(\tmp5_reg_1391_reg[23] [1]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_42 
       (.I0(\tmp5_reg_1391_reg[23] [0]),
        .O(p_0_in[1]));
  CARRY4 \tmp5_reg_1391_reg[11]_i_15 
       (.CI(\tmp5_reg_1391_reg[7]_i_15_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_15_n_0 ,\tmp5_reg_1391_reg[11]_i_15_n_1 ,\tmp5_reg_1391_reg[11]_i_15_n_2 ,\tmp5_reg_1391_reg[11]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_557_ap_return[11:8]),
        .O(tmp4_fu_1049_p2[11:8]),
        .S(\tmp_1_reg_137_reg[11]_0 ));
  CARRY4 \tmp5_reg_1391_reg[11]_i_34 
       (.CI(\tmp5_reg_1391_reg[7]_i_36_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_34_n_0 ,\tmp5_reg_1391_reg[11]_i_34_n_1 ,\tmp5_reg_1391_reg[11]_i_34_n_2 ,\tmp5_reg_1391_reg[11]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[7:4]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp5_reg_1391_reg[15]_i_15 
       (.CI(\tmp5_reg_1391_reg[11]_i_15_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_15_n_0 ,\tmp5_reg_1391_reg[15]_i_15_n_1 ,\tmp5_reg_1391_reg[15]_i_15_n_2 ,\tmp5_reg_1391_reg[15]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_557_ap_return[15:12]),
        .O(tmp4_fu_1049_p2[15:12]),
        .S(\tmp_1_reg_137_reg[15]_0 ));
  CARRY4 \tmp5_reg_1391_reg[15]_i_34 
       (.CI(\tmp5_reg_1391_reg[11]_i_34_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_34_n_0 ,\tmp5_reg_1391_reg[15]_i_34_n_1 ,\tmp5_reg_1391_reg[15]_i_34_n_2 ,\tmp5_reg_1391_reg[15]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[11:8]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp5_reg_1391_reg[19]_i_15 
       (.CI(\tmp5_reg_1391_reg[15]_i_15_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_15_n_0 ,\tmp5_reg_1391_reg[19]_i_15_n_1 ,\tmp5_reg_1391_reg[19]_i_15_n_2 ,\tmp5_reg_1391_reg[19]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_557_ap_return[19:16]),
        .O(tmp4_fu_1049_p2[19:16]),
        .S(\tmp_1_reg_137_reg[19]_0 ));
  CARRY4 \tmp5_reg_1391_reg[19]_i_34 
       (.CI(\tmp5_reg_1391_reg[15]_i_34_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_34_n_0 ,\tmp5_reg_1391_reg[19]_i_34_n_1 ,\tmp5_reg_1391_reg[19]_i_34_n_2 ,\tmp5_reg_1391_reg[19]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[15:12]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp5_reg_1391_reg[23]_i_13 
       (.CI(\tmp5_reg_1391_reg[19]_i_15_n_0 ),
        .CO({CO,\NLW_tmp5_reg_1391_reg[23]_i_13_CO_UNCONNECTED [2],\tmp5_reg_1391_reg[23]_i_13_n_2 ,\tmp5_reg_1391_reg[23]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp5_reg_1391[23]_i_20_n_0 ,grp_fixed_point_mul_fu_557_ap_return[21:20]}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_13_O_UNCONNECTED [3],tmp4_fu_1049_p2[22:20]}),
        .S({1'b1,\tmp5_reg_1391[23]_i_23_n_0 ,\tmp_1_reg_137_reg[21]_0 }));
  CARRY4 \tmp5_reg_1391_reg[23]_i_36 
       (.CI(\tmp5_reg_1391_reg[23]_i_37_n_0 ),
        .CO({\NLW_tmp5_reg_1391_reg[23]_i_36_CO_UNCONNECTED [3:2],\tmp5_reg_1391_reg[23]_i_36_n_2 ,\NLW_tmp5_reg_1391_reg[23]_i_36_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_36_O_UNCONNECTED [3:1],tmp_8_fu_103_p2[20]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp5_reg_1391_reg[23]_i_37 
       (.CI(\tmp5_reg_1391_reg[19]_i_34_n_0 ),
        .CO({\tmp5_reg_1391_reg[23]_i_37_n_0 ,\tmp5_reg_1391_reg[23]_i_37_n_1 ,\tmp5_reg_1391_reg[23]_i_37_n_2 ,\tmp5_reg_1391_reg[23]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[19:16]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp5_reg_1391_reg[3]_i_15 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[3]_i_15_n_0 ,\tmp5_reg_1391_reg[3]_i_15_n_1 ,\tmp5_reg_1391_reg[3]_i_15_n_2 ,\tmp5_reg_1391_reg[3]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_557_ap_return[3:0]),
        .O(tmp4_fu_1049_p2[3:0]),
        .S({S,\tmp5_reg_1391[3]_i_23_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[7]_i_15 
       (.CI(\tmp5_reg_1391_reg[3]_i_15_n_0 ),
        .CO({\tmp5_reg_1391_reg[7]_i_15_n_0 ,\tmp5_reg_1391_reg[7]_i_15_n_1 ,\tmp5_reg_1391_reg[7]_i_15_n_2 ,\tmp5_reg_1391_reg[7]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_557_ap_return[7:4]),
        .O(tmp4_fu_1049_p2[7:4]),
        .S(\tmp_1_reg_137_reg[7]_0 ));
  CARRY4 \tmp5_reg_1391_reg[7]_i_36 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[7]_i_36_n_0 ,\tmp5_reg_1391_reg[7]_i_36_n_1 ,\tmp5_reg_1391_reg[7]_i_36_n_2 ,\tmp5_reg_1391_reg[7]_i_36_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[3:0]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137_2),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(\tmp5_reg_1391_reg[23] [9]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(\tmp5_reg_1391_reg[23] [10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(\tmp5_reg_1391_reg[23] [11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(\tmp5_reg_1391_reg[23] [12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(\tmp5_reg_1391_reg[23] [13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(\tmp5_reg_1391_reg[23] [14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(\tmp5_reg_1391_reg[23] [15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(\tmp5_reg_1391_reg[23] [16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(\tmp5_reg_1391_reg[23] [17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(\tmp5_reg_1391_reg[23] [18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(\tmp5_reg_1391_reg[23] [0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(\tmp5_reg_1391_reg[23] [19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(\tmp5_reg_1391_reg[23] [20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(\tmp5_reg_1391_reg[23] [1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(\tmp5_reg_1391_reg[23] [2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(\tmp5_reg_1391_reg[23] [3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(\tmp5_reg_1391_reg[23] [4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(\tmp5_reg_1391_reg[23] [5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(\tmp5_reg_1391_reg[23] [6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(\tmp5_reg_1391_reg[23] [7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(\tmp5_reg_1391_reg[23] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_1_0_read_as_fu_184[31]_i_1 
       (.I0(Q[31]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ),
        .I3(\window_1_0_reg_517_reg[31] [31]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_4
   (ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    \tmp5_reg_1391_reg[3] ,
    S,
    \tmp5_reg_1391_reg[7] ,
    \tmp5_reg_1391_reg[11] ,
    \tmp5_reg_1391_reg[15] ,
    \tmp5_reg_1391_reg[19] ,
    \tmp5_reg_1391_reg[23] ,
    \tmp5_reg_1391_reg[23]_0 ,
    p_64_in,
    ap_clk,
    kernel_5,
    tmp_fu_88_p2,
    \tmp_1_reg_137_reg[21]_0 ,
    tmp_8_fu_103_p2,
    Q,
    ap_enable_reg_pp3_iter2_reg_rep,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ,
    \window_1_1_reg_506_reg[31] ,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ,
    ap_enable_reg_pp3_iter2_reg_rep__0,
    tmp_3_fu_38_p2,
    D,
    window_2_0_phi_fu_498_p41,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep );
  output [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [0:0]\tmp5_reg_1391_reg[3] ;
  output [2:0]S;
  output [3:0]\tmp5_reg_1391_reg[7] ;
  output [3:0]\tmp5_reg_1391_reg[11] ;
  output [3:0]\tmp5_reg_1391_reg[15] ;
  output [3:0]\tmp5_reg_1391_reg[19] ;
  output [1:0]\tmp5_reg_1391_reg[23] ;
  output [0:0]\tmp5_reg_1391_reg[23]_0 ;
  input p_64_in;
  input ap_clk;
  input [1:0]kernel_5;
  input [0:0]tmp_fu_88_p2;
  input [20:0]\tmp_1_reg_137_reg[21]_0 ;
  input [20:0]tmp_8_fu_103_p2;
  input [31:0]Q;
  input ap_enable_reg_pp3_iter2_reg_rep;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  input [31:0]\window_1_1_reg_506_reg[31] ;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  input ap_enable_reg_pp3_iter2_reg_rep__0;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;
  input window_2_0_phi_fu_498_p41;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;

  wire [30:0]D;
  wire [31:0]Q;
  wire [2:0]S;
  wire [30:0]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__0_n_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2_reg_rep;
  wire ap_enable_reg_pp3_iter2_reg_rep__0;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [1:0]kernel_5;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [3:0]\tmp5_reg_1391_reg[11] ;
  wire \tmp5_reg_1391_reg[11]_i_35_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_35_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_35_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_35_n_3 ;
  wire [3:0]\tmp5_reg_1391_reg[15] ;
  wire \tmp5_reg_1391_reg[15]_i_35_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_35_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_35_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_35_n_3 ;
  wire [3:0]\tmp5_reg_1391_reg[19] ;
  wire \tmp5_reg_1391_reg[19]_i_35_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_35_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_35_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_35_n_3 ;
  wire [1:0]\tmp5_reg_1391_reg[23] ;
  wire [0:0]\tmp5_reg_1391_reg[23]_0 ;
  wire \tmp5_reg_1391_reg[23]_i_41_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_41_n_1 ;
  wire \tmp5_reg_1391_reg[23]_i_41_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_41_n_3 ;
  wire [0:0]\tmp5_reg_1391_reg[3] ;
  wire [3:0]\tmp5_reg_1391_reg[7] ;
  wire \tmp5_reg_1391_reg[7]_i_37_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_37_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_37_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_37_n_3 ;
  wire [21:1]tmp_1_reg_137;
  wire [20:0]\tmp_1_reg_137_reg[21]_0 ;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [21:1]tmp_8_fu_103_p2_0;
  wire [0:0]tmp_fu_88_p2;
  wire [31:31]tmp_fu_88_p2_1;
  wire [31:31]window_1_1_phi_fu_509_p4;
  wire [31:0]\window_1_1_reg_506_reg[31] ;
  wire window_2_0_phi_fu_498_p41;
  wire [3:0]\NLW_tmp5_reg_1391_reg[23]_i_38_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_reg_1391_reg[23]_i_38_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \a_assign_reg_127[0]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep ),
        .I3(\window_1_1_reg_506_reg[31] [0]),
        .O(a_assign_fu_44_p3[0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[10]_i_1__4 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [10]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[11]_i_1__4 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [11]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[12]_i_1__4 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [12]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[12]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[13]_i_1__4 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [13]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[14]_i_1__4 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [14]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[15]_i_1__4 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [15]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[16]_i_1__4 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [16]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[16]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[17]_i_1__4 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [17]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[18]_i_1__4 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [18]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[19]_i_1__4 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [19]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[1]_i_1__4 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [1]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[20]_i_1__4 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [20]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[20]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[21]_i_1__4 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [21]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[22]_i_1__4 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [22]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[23]_i_1__4 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [23]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[24]_i_1__4 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [24]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[24]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[25]_i_1__4 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [25]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[26]_i_1__4 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [26]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[27]_i_1__4 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [27]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[28]_i_1__4 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [28]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[28]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[29]_i_1__4 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [29]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[2]_i_1__4 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [2]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[30]_i_1__4 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [30]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[30]));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \a_assign_reg_127[31]_i_1__0 
       (.I0(\window_1_1_reg_506_reg[31] [31]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0),
        .I3(Q[31]),
        .I4(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[3]_i_1__4 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [3]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[4]_i_1__4 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [4]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[4]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[5]_i_1__4 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [5]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[6]_i_1__4 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [6]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[7]_i_1__4 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [7]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[8]_i_1__4 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [8]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[8]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[9]_i_1__4 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_1_1_reg_506_reg[31] [9]),
        .I4(Q[31]),
        .I5(\window_1_1_reg_506_reg[31] [31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__0_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(window_1_1_phi_fu_509_p4),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_i_1 
       (.I0(Q[31]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ),
        .I3(\window_1_1_reg_506_reg[31] [31]),
        .O(window_1_1_phi_fu_509_p4));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_565/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_565/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_5[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_5[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_14 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_22 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [10]),
        .I2(tmp_8_fu_103_p2[10]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[11]),
        .I5(tmp_8_fu_103_p2_0[11]),
        .O(\tmp5_reg_1391_reg[11] [3]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_23 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [9]),
        .I2(tmp_8_fu_103_p2[9]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[10]),
        .I5(tmp_8_fu_103_p2_0[10]),
        .O(\tmp5_reg_1391_reg[11] [2]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_24 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [8]),
        .I2(tmp_8_fu_103_p2[8]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[9]),
        .I5(tmp_8_fu_103_p2_0[9]),
        .O(\tmp5_reg_1391_reg[11] [1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_25 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [7]),
        .I2(tmp_8_fu_103_p2[7]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[8]),
        .I5(tmp_8_fu_103_p2_0[8]),
        .O(\tmp5_reg_1391_reg[11] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_40 
       (.I0(tmp_1_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_41 
       (.I0(tmp_1_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_42 
       (.I0(tmp_1_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_43 
       (.I0(tmp_1_reg_137[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_22 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [14]),
        .I2(tmp_8_fu_103_p2[14]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[15]),
        .I5(tmp_8_fu_103_p2_0[15]),
        .O(\tmp5_reg_1391_reg[15] [3]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_23 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [13]),
        .I2(tmp_8_fu_103_p2[13]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[14]),
        .I5(tmp_8_fu_103_p2_0[14]),
        .O(\tmp5_reg_1391_reg[15] [2]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_24 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [12]),
        .I2(tmp_8_fu_103_p2[12]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[13]),
        .I5(tmp_8_fu_103_p2_0[13]),
        .O(\tmp5_reg_1391_reg[15] [1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_25 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [11]),
        .I2(tmp_8_fu_103_p2[11]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[12]),
        .I5(tmp_8_fu_103_p2_0[12]),
        .O(\tmp5_reg_1391_reg[15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_40 
       (.I0(tmp_1_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_41 
       (.I0(tmp_1_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_42 
       (.I0(tmp_1_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_43 
       (.I0(tmp_1_reg_137[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_22 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [18]),
        .I2(tmp_8_fu_103_p2[18]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[19]),
        .I5(tmp_8_fu_103_p2_0[19]),
        .O(\tmp5_reg_1391_reg[19] [3]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_23 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [17]),
        .I2(tmp_8_fu_103_p2[17]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[18]),
        .I5(tmp_8_fu_103_p2_0[18]),
        .O(\tmp5_reg_1391_reg[19] [2]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_24 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [16]),
        .I2(tmp_8_fu_103_p2[16]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[17]),
        .I5(tmp_8_fu_103_p2_0[17]),
        .O(\tmp5_reg_1391_reg[19] [1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_25 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [15]),
        .I2(tmp_8_fu_103_p2[15]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[16]),
        .I5(tmp_8_fu_103_p2_0[16]),
        .O(\tmp5_reg_1391_reg[19] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_40 
       (.I0(tmp_1_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_41 
       (.I0(tmp_1_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_42 
       (.I0(tmp_1_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_43 
       (.I0(tmp_1_reg_137[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[23]_i_24 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [20]),
        .I2(tmp_8_fu_103_p2[20]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[21]),
        .I5(tmp_8_fu_103_p2_0[21]),
        .O(\tmp5_reg_1391_reg[23] [1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[23]_i_25 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [19]),
        .I2(tmp_8_fu_103_p2[19]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[20]),
        .I5(tmp_8_fu_103_p2_0[20]),
        .O(\tmp5_reg_1391_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_40 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2_1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_47 
       (.I0(tmp_1_reg_137[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_48 
       (.I0(tmp_1_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_49 
       (.I0(tmp_1_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_50 
       (.I0(tmp_1_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_51 
       (.I0(tmp_1_reg_137[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_20 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [2]),
        .I2(tmp_8_fu_103_p2[2]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[3]),
        .I5(tmp_8_fu_103_p2_0[3]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_21 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [1]),
        .I2(tmp_8_fu_103_p2[1]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[2]),
        .I5(tmp_8_fu_103_p2_0[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_22 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [0]),
        .I2(tmp_8_fu_103_p2[0]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[1]),
        .I5(tmp_8_fu_103_p2_0[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_22 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [6]),
        .I2(tmp_8_fu_103_p2[6]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[7]),
        .I5(tmp_8_fu_103_p2_0[7]),
        .O(\tmp5_reg_1391_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_23 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [5]),
        .I2(tmp_8_fu_103_p2[5]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[6]),
        .I5(tmp_8_fu_103_p2_0[6]),
        .O(\tmp5_reg_1391_reg[7] [2]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_24 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [4]),
        .I2(tmp_8_fu_103_p2[4]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[5]),
        .I5(tmp_8_fu_103_p2_0[5]),
        .O(\tmp5_reg_1391_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_25 
       (.I0(tmp_fu_88_p2),
        .I1(\tmp_1_reg_137_reg[21]_0 [3]),
        .I2(tmp_8_fu_103_p2[3]),
        .I3(tmp_fu_88_p2_1),
        .I4(tmp_1_reg_137[4]),
        .I5(tmp_8_fu_103_p2_0[4]),
        .O(\tmp5_reg_1391_reg[7] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_43 
       (.I0(\tmp5_reg_1391_reg[3] ),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_44 
       (.I0(tmp_1_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_45 
       (.I0(tmp_1_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_46 
       (.I0(tmp_1_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_47 
       (.I0(tmp_1_reg_137[1]),
        .O(p_0_in[1]));
  CARRY4 \tmp5_reg_1391_reg[11]_i_35 
       (.CI(\tmp5_reg_1391_reg[7]_i_37_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_35_n_0 ,\tmp5_reg_1391_reg[11]_i_35_n_1 ,\tmp5_reg_1391_reg[11]_i_35_n_2 ,\tmp5_reg_1391_reg[11]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_0[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp5_reg_1391_reg[15]_i_35 
       (.CI(\tmp5_reg_1391_reg[11]_i_35_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_35_n_0 ,\tmp5_reg_1391_reg[15]_i_35_n_1 ,\tmp5_reg_1391_reg[15]_i_35_n_2 ,\tmp5_reg_1391_reg[15]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_0[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp5_reg_1391_reg[19]_i_35 
       (.CI(\tmp5_reg_1391_reg[15]_i_35_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_35_n_0 ,\tmp5_reg_1391_reg[19]_i_35_n_1 ,\tmp5_reg_1391_reg[19]_i_35_n_2 ,\tmp5_reg_1391_reg[19]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_0[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp5_reg_1391_reg[23]_i_38 
       (.CI(\tmp5_reg_1391_reg[23]_i_41_n_0 ),
        .CO({\NLW_tmp5_reg_1391_reg[23]_i_38_CO_UNCONNECTED [3:2],\tmp5_reg_1391_reg[23]_0 ,\NLW_tmp5_reg_1391_reg[23]_i_38_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_38_O_UNCONNECTED [3:1],tmp_8_fu_103_p2_0[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp5_reg_1391_reg[23]_i_41 
       (.CI(\tmp5_reg_1391_reg[19]_i_35_n_0 ),
        .CO({\tmp5_reg_1391_reg[23]_i_41_n_0 ,\tmp5_reg_1391_reg[23]_i_41_n_1 ,\tmp5_reg_1391_reg[23]_i_41_n_2 ,\tmp5_reg_1391_reg[23]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_0[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp5_reg_1391_reg[7]_i_37 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[7]_i_37_n_0 ,\tmp5_reg_1391_reg[7]_i_37_n_1 ,\tmp5_reg_1391_reg[7]_i_37_n_2 ,\tmp5_reg_1391_reg[7]_i_37_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_0[4:1]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(\tmp5_reg_1391_reg[3] ),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_5
   (ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    tmp_1_reg_137,
    tmp_8_fu_103_p2,
    CO,
    tmp_fu_88_p2,
    p_64_in,
    ap_clk,
    Q,
    kernel_6,
    tmp_3_fu_38_p2,
    D);
  output [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  output [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  output [21:0]tmp_1_reg_137;
  output [20:0]tmp_8_fu_103_p2;
  output [0:0]CO;
  output [0:0]tmp_fu_88_p2;
  input p_64_in;
  input ap_clk;
  input [31:0]Q;
  input [1:0]kernel_6;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;

  wire [0:0]CO;
  wire [30:0]D;
  wire [31:0]Q;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__6_n_0 ;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [1:0]kernel_6;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire \tmp5_reg_1391_reg[11]_i_17_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_17_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_17_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_17_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_17_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_17_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_17_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_17_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_17_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_17_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_17_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_17_n_3 ;
  wire \tmp5_reg_1391_reg[23]_i_19_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_19_n_1 ;
  wire \tmp5_reg_1391_reg[23]_i_19_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_19_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_17_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_17_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_17_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_17_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [0:0]tmp_fu_88_p2;
  wire [3:0]\NLW_tmp5_reg_1391_reg[23]_i_16_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_reg_1391_reg[23]_i_16_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1__5 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1__5 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1__5 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1__5 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1__5 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1__5 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1__5 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1__5 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1__5 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1__5 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1__5 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1__5 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1__5 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1__5 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1__5 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1__5 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1__5 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1__5 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1__5 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1__5 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1__5 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1__5 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1__5 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__6 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1__5 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1__5 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1__5 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1__5 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1__5 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1__5 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1__5 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__6_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_573/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_573/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_6[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_6[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_12 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_30 
       (.I0(tmp_1_reg_137[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_31 
       (.I0(tmp_1_reg_137[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_32 
       (.I0(tmp_1_reg_137[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_33 
       (.I0(tmp_1_reg_137[5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_30 
       (.I0(tmp_1_reg_137[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_31 
       (.I0(tmp_1_reg_137[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_32 
       (.I0(tmp_1_reg_137[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_33 
       (.I0(tmp_1_reg_137[9]),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_30 
       (.I0(tmp_1_reg_137[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_31 
       (.I0(tmp_1_reg_137[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_32 
       (.I0(tmp_1_reg_137[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_33 
       (.I0(tmp_1_reg_137[13]),
        .O(p_0_in[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_18 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(tmp_fu_88_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_31 
       (.I0(tmp_1_reg_137[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_32 
       (.I0(tmp_1_reg_137[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_33 
       (.I0(tmp_1_reg_137[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_34 
       (.I0(tmp_1_reg_137[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_35 
       (.I0(tmp_1_reg_137[17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_31 
       (.I0(tmp_1_reg_137[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_32 
       (.I0(tmp_1_reg_137[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_33 
       (.I0(tmp_1_reg_137[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_34 
       (.I0(tmp_1_reg_137[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_35 
       (.I0(tmp_1_reg_137[1]),
        .O(p_0_in[1]));
  CARRY4 \tmp5_reg_1391_reg[11]_i_17 
       (.CI(\tmp5_reg_1391_reg[7]_i_17_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_17_n_0 ,\tmp5_reg_1391_reg[11]_i_17_n_1 ,\tmp5_reg_1391_reg[11]_i_17_n_2 ,\tmp5_reg_1391_reg[11]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[7:4]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp5_reg_1391_reg[15]_i_17 
       (.CI(\tmp5_reg_1391_reg[11]_i_17_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_17_n_0 ,\tmp5_reg_1391_reg[15]_i_17_n_1 ,\tmp5_reg_1391_reg[15]_i_17_n_2 ,\tmp5_reg_1391_reg[15]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[11:8]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp5_reg_1391_reg[19]_i_17 
       (.CI(\tmp5_reg_1391_reg[15]_i_17_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_17_n_0 ,\tmp5_reg_1391_reg[19]_i_17_n_1 ,\tmp5_reg_1391_reg[19]_i_17_n_2 ,\tmp5_reg_1391_reg[19]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[15:12]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp5_reg_1391_reg[23]_i_16 
       (.CI(\tmp5_reg_1391_reg[23]_i_19_n_0 ),
        .CO({\NLW_tmp5_reg_1391_reg[23]_i_16_CO_UNCONNECTED [3:2],CO,\NLW_tmp5_reg_1391_reg[23]_i_16_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_16_O_UNCONNECTED [3:1],tmp_8_fu_103_p2[20]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp5_reg_1391_reg[23]_i_19 
       (.CI(\tmp5_reg_1391_reg[19]_i_17_n_0 ),
        .CO({\tmp5_reg_1391_reg[23]_i_19_n_0 ,\tmp5_reg_1391_reg[23]_i_19_n_1 ,\tmp5_reg_1391_reg[23]_i_19_n_2 ,\tmp5_reg_1391_reg[23]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[19:16]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp5_reg_1391_reg[7]_i_17 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[7]_i_17_n_0 ,\tmp5_reg_1391_reg[7]_i_17_n_1 ,\tmp5_reg_1391_reg[7]_i_17_n_2 ,\tmp5_reg_1391_reg[7]_i_17_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2[3:0]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_6
   (D,
    tmp1_fu_1031_p2,
    \tmp5_reg_1391_reg[24] ,
    window_2_0_phi_fu_498_p41,
    p_64_in,
    ap_clk,
    kernel_7,
    CO,
    S,
    tmp_fu_88_p2,
    tmp_1_reg_137,
    tmp_8_fu_103_p2,
    \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0_0 ,
    Q,
    ap_enable_reg_pp3_iter2,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ,
    \window_2_0_reg_495_reg[31] ,
    ap_enable_reg_pp3_iter2_reg_rep__0,
    \tmp_1_reg_137_reg[21]_0 ,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ,
    tmp_3_fu_38_p2,
    \int_kernel_7_reg[31] ,
    ap_enable_reg_pp3_iter2_reg_rep);
  output [0:0]D;
  output [22:0]tmp1_fu_1031_p2;
  output [4:0]\tmp5_reg_1391_reg[24] ;
  output window_2_0_phi_fu_498_p41;
  input p_64_in;
  input ap_clk;
  input [1:0]kernel_7;
  input [0:0]CO;
  input [2:0]S;
  input [0:0]tmp_fu_88_p2;
  input [21:0]tmp_1_reg_137;
  input [20:0]tmp_8_fu_103_p2;
  input [0:0]\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0_0 ;
  input [31:0]Q;
  input ap_enable_reg_pp3_iter2;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  input [31:0]\window_2_0_reg_495_reg[31] ;
  input ap_enable_reg_pp3_iter2_reg_rep__0;
  input [0:0]\tmp_1_reg_137_reg[21]_0 ;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]\int_kernel_7_reg[31] ;
  input ap_enable_reg_pp3_iter2_reg_rep;

  wire [0:0]CO;
  wire [0:0]D;
  wire [31:0]Q;
  wire [2:0]S;
  wire [30:0]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1_n_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg_rep;
  wire ap_enable_reg_pp3_iter2_reg_rep__0;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_0;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  wire [0:0]\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0_0 ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ;
  wire \ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ;
  wire [31:0]b_assign_reg_132;
  wire cnn_conv_d26x26_kbkb_U0_n_0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_8;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [21:0]grp_fixed_point_mul_fu_580_ap_return;
  wire [30:0]\int_kernel_7_reg[31] ;
  wire [1:0]kernel_7;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [22:0]tmp1_fu_1031_p2;
  wire \tmp5_reg_1391[11]_i_11_n_0 ;
  wire \tmp5_reg_1391[11]_i_12_n_0 ;
  wire \tmp5_reg_1391[11]_i_13_n_0 ;
  wire \tmp5_reg_1391[11]_i_14_n_0 ;
  wire \tmp5_reg_1391[15]_i_11_n_0 ;
  wire \tmp5_reg_1391[15]_i_12_n_0 ;
  wire \tmp5_reg_1391[15]_i_13_n_0 ;
  wire \tmp5_reg_1391[15]_i_14_n_0 ;
  wire \tmp5_reg_1391[19]_i_11_n_0 ;
  wire \tmp5_reg_1391[19]_i_12_n_0 ;
  wire \tmp5_reg_1391[19]_i_13_n_0 ;
  wire \tmp5_reg_1391[19]_i_14_n_0 ;
  wire \tmp5_reg_1391[23]_i_10_n_0 ;
  wire \tmp5_reg_1391[23]_i_11_n_0 ;
  wire \tmp5_reg_1391[23]_i_12_n_0 ;
  wire \tmp5_reg_1391[23]_i_3_n_0 ;
  wire \tmp5_reg_1391[23]_i_7_n_0 ;
  wire \tmp5_reg_1391[3]_i_11_n_0 ;
  wire \tmp5_reg_1391[3]_i_12_n_0 ;
  wire \tmp5_reg_1391[3]_i_13_n_0 ;
  wire \tmp5_reg_1391[3]_i_14_n_0 ;
  wire \tmp5_reg_1391[7]_i_11_n_0 ;
  wire \tmp5_reg_1391[7]_i_12_n_0 ;
  wire \tmp5_reg_1391[7]_i_13_n_0 ;
  wire \tmp5_reg_1391[7]_i_14_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_16_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_16_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_16_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_16_n_3 ;
  wire \tmp5_reg_1391_reg[11]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[11]_i_2_n_1 ;
  wire \tmp5_reg_1391_reg[11]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[11]_i_2_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_16_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_16_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_16_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_16_n_3 ;
  wire \tmp5_reg_1391_reg[15]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[15]_i_2_n_1 ;
  wire \tmp5_reg_1391_reg[15]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[15]_i_2_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_16_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_16_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_16_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_16_n_3 ;
  wire \tmp5_reg_1391_reg[19]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[19]_i_2_n_1 ;
  wire \tmp5_reg_1391_reg[19]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[19]_i_2_n_3 ;
  wire \tmp5_reg_1391_reg[23]_i_14_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_15_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_15_n_1 ;
  wire \tmp5_reg_1391_reg[23]_i_15_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_15_n_3 ;
  wire \tmp5_reg_1391_reg[23]_i_1_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_1_n_1 ;
  wire \tmp5_reg_1391_reg[23]_i_1_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_1_n_3 ;
  wire \tmp5_reg_1391_reg[23]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[23]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[23]_i_2_n_3 ;
  wire [4:0]\tmp5_reg_1391_reg[24] ;
  wire \tmp5_reg_1391_reg[3]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[3]_i_2_n_1 ;
  wire \tmp5_reg_1391_reg[3]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[3]_i_2_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_16_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_16_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_16_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_16_n_3 ;
  wire \tmp5_reg_1391_reg[7]_i_2_n_0 ;
  wire \tmp5_reg_1391_reg[7]_i_2_n_1 ;
  wire \tmp5_reg_1391_reg[7]_i_2_n_2 ;
  wire \tmp5_reg_1391_reg[7]_i_2_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [21:0]tmp_1_reg_137_2;
  wire [0:0]\tmp_1_reg_137_reg[21]_0 ;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [21:1]tmp_8_fu_103_p2_3;
  wire [0:0]tmp_fu_88_p2;
  wire [31:31]tmp_fu_88_p2_4;
  wire window_2_0_phi_fu_498_p41;
  wire [31:0]\window_2_0_reg_495_reg[31] ;
  wire [3:0]\NLW_tmp5_reg_1391_reg[23]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_reg_1391_reg[23]_i_14_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp5_reg_1391_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp5_reg_1391_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp5_reg_1391_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp5_reg_1391_reg[24]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFB08)) 
    \a_assign_reg_127[0]_i_1__1 
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp3_iter2_reg_rep),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ),
        .I3(\window_2_0_reg_495_reg[31] [0]),
        .O(a_assign_fu_44_p3[0]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[10]_i_1__6 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [10]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[10]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[11]_i_1__6 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [11]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[11]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[12]_i_1__6 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [12]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[12]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[13]_i_1__6 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [13]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[13]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[14]_i_1__6 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [14]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[14]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[15]_i_1__6 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [15]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[15]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[16]_i_1__6 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [16]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[16]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[17]_i_1__6 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [17]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[17]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[18]_i_1__6 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [18]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[18]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[19]_i_1__6 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [19]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[19]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[1]_i_1__6 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [1]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[1]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[20]_i_1__6 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [20]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[20]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[21]_i_1__6 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [21]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[21]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[22]_i_1__6 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [22]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[22]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[23]_i_1__6 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [23]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[23]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[24]_i_1__6 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [24]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[24]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[25]_i_1__6 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [25]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[25]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[26]_i_1__6 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [26]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[26]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[27]_i_1__6 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [27]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[27]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[28]_i_1__6 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [28]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[28]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[29]_i_1__6 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [29]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[29]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[2]_i_1__6 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [2]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[2]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[30]_i_1__6 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [30]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \a_assign_reg_127[30]_i_2 
       (.I0(ap_enable_reg_pp3_iter2_reg_rep__0),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ),
        .O(window_2_0_phi_fu_498_p41));
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \a_assign_reg_127[31]_i_1 
       (.I0(\window_2_0_reg_495_reg[31] [31]),
        .I1(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0]_rep__0 ),
        .I2(ap_enable_reg_pp3_iter2_reg_rep__0),
        .I3(Q[31]),
        .I4(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[3]_i_1__6 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [3]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[3]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[4]_i_1__6 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [4]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[4]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[5]_i_1__6 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [5]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[5]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[6]_i_1__6 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [6]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[6]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[7]_i_1__6 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [7]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[7]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[8]_i_1__6 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [8]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[8]));
  LUT6 #(
    .INIT(64'hAAAACACAAFA0CFC0)) 
    \a_assign_reg_127[9]_i_1__6 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(window_2_0_phi_fu_498_p41),
        .I3(\window_2_0_reg_495_reg[31] [9]),
        .I4(Q[31]),
        .I5(\window_2_0_reg_495_reg[31] [31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(D),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_580/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_580/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_7[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_7[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\int_kernel_7_reg[31] [8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb_10 cnn_conv_d26x26_kbkb_U0
       (.Q(a_assign_reg_127),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .p_64_in(p_64_in),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_7,cnn_conv_d26x26_kbkb_U0_n_8,cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_1),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_0));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_10 
       (.I0(tmp_8_fu_103_p2_3[8]),
        .I1(tmp_1_reg_137_2[8]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[8]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[11]),
        .I2(tmp_8_fu_103_p2_3[11]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[11]),
        .I5(tmp_8_fu_103_p2[10]),
        .O(\tmp5_reg_1391[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[10]),
        .I2(tmp_8_fu_103_p2_3[10]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[10]),
        .I5(tmp_8_fu_103_p2[9]),
        .O(\tmp5_reg_1391[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_13 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[9]),
        .I2(tmp_8_fu_103_p2_3[9]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[9]),
        .I5(tmp_8_fu_103_p2[8]),
        .O(\tmp5_reg_1391[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[11]_i_14 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[8]),
        .I2(tmp_8_fu_103_p2_3[8]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[8]),
        .I5(tmp_8_fu_103_p2[7]),
        .O(\tmp5_reg_1391[11]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_26 
       (.I0(tmp_1_reg_137_2[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_27 
       (.I0(tmp_1_reg_137_2[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_28 
       (.I0(tmp_1_reg_137_2[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[11]_i_29 
       (.I0(tmp_1_reg_137_2[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_7 
       (.I0(tmp_8_fu_103_p2_3[11]),
        .I1(tmp_1_reg_137_2[11]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_8 
       (.I0(tmp_8_fu_103_p2_3[10]),
        .I1(tmp_1_reg_137_2[10]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[11]_i_9 
       (.I0(tmp_8_fu_103_p2_3[9]),
        .I1(tmp_1_reg_137_2[9]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_10 
       (.I0(tmp_8_fu_103_p2_3[12]),
        .I1(tmp_1_reg_137_2[12]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[12]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[15]),
        .I2(tmp_8_fu_103_p2_3[15]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[15]),
        .I5(tmp_8_fu_103_p2[14]),
        .O(\tmp5_reg_1391[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[14]),
        .I2(tmp_8_fu_103_p2_3[14]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[14]),
        .I5(tmp_8_fu_103_p2[13]),
        .O(\tmp5_reg_1391[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_13 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[13]),
        .I2(tmp_8_fu_103_p2_3[13]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[13]),
        .I5(tmp_8_fu_103_p2[12]),
        .O(\tmp5_reg_1391[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[15]_i_14 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[12]),
        .I2(tmp_8_fu_103_p2_3[12]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[12]),
        .I5(tmp_8_fu_103_p2[11]),
        .O(\tmp5_reg_1391[15]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_26 
       (.I0(tmp_1_reg_137_2[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_27 
       (.I0(tmp_1_reg_137_2[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_28 
       (.I0(tmp_1_reg_137_2[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[15]_i_29 
       (.I0(tmp_1_reg_137_2[9]),
        .O(p_0_in[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_7 
       (.I0(tmp_8_fu_103_p2_3[15]),
        .I1(tmp_1_reg_137_2[15]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_8 
       (.I0(tmp_8_fu_103_p2_3[14]),
        .I1(tmp_1_reg_137_2[14]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[15]_i_9 
       (.I0(tmp_8_fu_103_p2_3[13]),
        .I1(tmp_1_reg_137_2[13]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_10 
       (.I0(tmp_8_fu_103_p2_3[16]),
        .I1(tmp_1_reg_137_2[16]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[16]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[19]),
        .I2(tmp_8_fu_103_p2_3[19]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[19]),
        .I5(tmp_8_fu_103_p2[18]),
        .O(\tmp5_reg_1391[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[18]),
        .I2(tmp_8_fu_103_p2_3[18]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[18]),
        .I5(tmp_8_fu_103_p2[17]),
        .O(\tmp5_reg_1391[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_13 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[17]),
        .I2(tmp_8_fu_103_p2_3[17]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[17]),
        .I5(tmp_8_fu_103_p2[16]),
        .O(\tmp5_reg_1391[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[19]_i_14 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[16]),
        .I2(tmp_8_fu_103_p2_3[16]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[16]),
        .I5(tmp_8_fu_103_p2[15]),
        .O(\tmp5_reg_1391[19]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_26 
       (.I0(tmp_1_reg_137_2[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_27 
       (.I0(tmp_1_reg_137_2[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_28 
       (.I0(tmp_1_reg_137_2[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[19]_i_29 
       (.I0(tmp_1_reg_137_2[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_7 
       (.I0(tmp_8_fu_103_p2_3[19]),
        .I1(tmp_1_reg_137_2[19]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[19]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_8 
       (.I0(tmp_8_fu_103_p2_3[18]),
        .I1(tmp_1_reg_137_2[18]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[18]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[19]_i_9 
       (.I0(tmp_8_fu_103_p2_3[17]),
        .I1(tmp_1_reg_137_2[17]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[17]));
  LUT6 #(
    .INIT(64'h141414EB14EB1414)) 
    \tmp5_reg_1391[23]_i_10 
       (.I0(\tmp5_reg_1391_reg[23]_i_14_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .I3(\tmp_1_reg_137_reg[21]_0 ),
        .I4(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I5(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(\tmp5_reg_1391[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[23]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[21]),
        .I2(tmp_8_fu_103_p2_3[21]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[21]),
        .I5(tmp_8_fu_103_p2[20]),
        .O(\tmp5_reg_1391[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[23]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[20]),
        .I2(tmp_8_fu_103_p2_3[20]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[20]),
        .I5(tmp_8_fu_103_p2[19]),
        .O(\tmp5_reg_1391[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_17 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(tmp_fu_88_p2_4));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_26 
       (.I0(tmp_1_reg_137_2[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_27 
       (.I0(tmp_1_reg_137_2[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_28 
       (.I0(tmp_1_reg_137_2[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_29 
       (.I0(tmp_1_reg_137_2[18]),
        .O(p_0_in[18]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[23]_i_3 
       (.I0(\tmp5_reg_1391_reg[23]_i_2_n_0 ),
        .I1(\ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0_0 ),
        .O(\tmp5_reg_1391[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[23]_i_30 
       (.I0(tmp_1_reg_137_2[17]),
        .O(p_0_in[17]));
  LUT3 #(
    .INIT(8'hEB)) 
    \tmp5_reg_1391[23]_i_7 
       (.I0(\tmp5_reg_1391_reg[23]_i_14_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(\tmp5_reg_1391[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[23]_i_8 
       (.I0(tmp_8_fu_103_p2_3[21]),
        .I1(tmp_1_reg_137_2[21]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[21]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[23]_i_9 
       (.I0(tmp_8_fu_103_p2_3[20]),
        .I1(tmp_1_reg_137_2[20]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp5_reg_1391[3]_i_10 
       (.I0(tmp_1_reg_137_2[0]),
        .O(grp_fixed_point_mul_fu_580_ap_return[0]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[3]),
        .I2(tmp_8_fu_103_p2_3[3]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[3]),
        .I5(tmp_8_fu_103_p2[2]),
        .O(\tmp5_reg_1391[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[2]),
        .I2(tmp_8_fu_103_p2_3[2]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[2]),
        .I5(tmp_8_fu_103_p2[1]),
        .O(\tmp5_reg_1391[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[3]_i_13 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[1]),
        .I2(tmp_8_fu_103_p2_3[1]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[1]),
        .I5(tmp_8_fu_103_p2[0]),
        .O(\tmp5_reg_1391[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp5_reg_1391[3]_i_14 
       (.I0(tmp_1_reg_137_2[0]),
        .I1(tmp_1_reg_137[0]),
        .O(\tmp5_reg_1391[3]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_7 
       (.I0(tmp_8_fu_103_p2_3[3]),
        .I1(tmp_1_reg_137_2[3]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_8 
       (.I0(tmp_8_fu_103_p2_3[2]),
        .I1(tmp_1_reg_137_2[2]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[3]_i_9 
       (.I0(tmp_8_fu_103_p2_3[1]),
        .I1(tmp_1_reg_137_2[1]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_10 
       (.I0(tmp_8_fu_103_p2_3[4]),
        .I1(tmp_1_reg_137_2[4]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[4]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_11 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[7]),
        .I2(tmp_8_fu_103_p2_3[7]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[7]),
        .I5(tmp_8_fu_103_p2[6]),
        .O(\tmp5_reg_1391[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_12 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[6]),
        .I2(tmp_8_fu_103_p2_3[6]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[6]),
        .I5(tmp_8_fu_103_p2[5]),
        .O(\tmp5_reg_1391[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_13 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[5]),
        .I2(tmp_8_fu_103_p2_3[5]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[5]),
        .I5(tmp_8_fu_103_p2[4]),
        .O(\tmp5_reg_1391[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp5_reg_1391[7]_i_14 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[4]),
        .I2(tmp_8_fu_103_p2_3[4]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[4]),
        .I5(tmp_8_fu_103_p2[3]),
        .O(\tmp5_reg_1391[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_26 
       (.I0(tmp_1_reg_137_2[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_27 
       (.I0(tmp_1_reg_137_2[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_28 
       (.I0(tmp_1_reg_137_2[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_29 
       (.I0(tmp_1_reg_137_2[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp5_reg_1391[7]_i_30 
       (.I0(tmp_1_reg_137_2[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_7 
       (.I0(tmp_8_fu_103_p2_3[7]),
        .I1(tmp_1_reg_137_2[7]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_8 
       (.I0(tmp_8_fu_103_p2_3[6]),
        .I1(tmp_1_reg_137_2[6]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp5_reg_1391[7]_i_9 
       (.I0(tmp_8_fu_103_p2_3[5]),
        .I1(tmp_1_reg_137_2[5]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_580_ap_return[5]));
  CARRY4 \tmp5_reg_1391_reg[11]_i_16 
       (.CI(\tmp5_reg_1391_reg[7]_i_16_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_16_n_0 ,\tmp5_reg_1391_reg[11]_i_16_n_1 ,\tmp5_reg_1391_reg[11]_i_16_n_2 ,\tmp5_reg_1391_reg[11]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp5_reg_1391_reg[11]_i_2 
       (.CI(\tmp5_reg_1391_reg[7]_i_2_n_0 ),
        .CO({\tmp5_reg_1391_reg[11]_i_2_n_0 ,\tmp5_reg_1391_reg[11]_i_2_n_1 ,\tmp5_reg_1391_reg[11]_i_2_n_2 ,\tmp5_reg_1391_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_580_ap_return[11:8]),
        .O(tmp1_fu_1031_p2[11:8]),
        .S({\tmp5_reg_1391[11]_i_11_n_0 ,\tmp5_reg_1391[11]_i_12_n_0 ,\tmp5_reg_1391[11]_i_13_n_0 ,\tmp5_reg_1391[11]_i_14_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[15]_i_16 
       (.CI(\tmp5_reg_1391_reg[11]_i_16_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_16_n_0 ,\tmp5_reg_1391_reg[15]_i_16_n_1 ,\tmp5_reg_1391_reg[15]_i_16_n_2 ,\tmp5_reg_1391_reg[15]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp5_reg_1391_reg[15]_i_2 
       (.CI(\tmp5_reg_1391_reg[11]_i_2_n_0 ),
        .CO({\tmp5_reg_1391_reg[15]_i_2_n_0 ,\tmp5_reg_1391_reg[15]_i_2_n_1 ,\tmp5_reg_1391_reg[15]_i_2_n_2 ,\tmp5_reg_1391_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_580_ap_return[15:12]),
        .O(tmp1_fu_1031_p2[15:12]),
        .S({\tmp5_reg_1391[15]_i_11_n_0 ,\tmp5_reg_1391[15]_i_12_n_0 ,\tmp5_reg_1391[15]_i_13_n_0 ,\tmp5_reg_1391[15]_i_14_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[19]_i_16 
       (.CI(\tmp5_reg_1391_reg[15]_i_16_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_16_n_0 ,\tmp5_reg_1391_reg[19]_i_16_n_1 ,\tmp5_reg_1391_reg[19]_i_16_n_2 ,\tmp5_reg_1391_reg[19]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp5_reg_1391_reg[19]_i_2 
       (.CI(\tmp5_reg_1391_reg[15]_i_2_n_0 ),
        .CO({\tmp5_reg_1391_reg[19]_i_2_n_0 ,\tmp5_reg_1391_reg[19]_i_2_n_1 ,\tmp5_reg_1391_reg[19]_i_2_n_2 ,\tmp5_reg_1391_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_580_ap_return[19:16]),
        .O(tmp1_fu_1031_p2[19:16]),
        .S({\tmp5_reg_1391[19]_i_11_n_0 ,\tmp5_reg_1391[19]_i_12_n_0 ,\tmp5_reg_1391[19]_i_13_n_0 ,\tmp5_reg_1391[19]_i_14_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[23]_i_1 
       (.CI(CO),
        .CO({\tmp5_reg_1391_reg[23]_i_1_n_0 ,\tmp5_reg_1391_reg[23]_i_1_n_1 ,\tmp5_reg_1391_reg[23]_i_1_n_2 ,\tmp5_reg_1391_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp5_reg_1391_reg[23]_i_2_n_0 ,tmp1_fu_1031_p2[22:20]}),
        .O(\tmp5_reg_1391_reg[24] [3:0]),
        .S({\tmp5_reg_1391[23]_i_3_n_0 ,S}));
  CARRY4 \tmp5_reg_1391_reg[23]_i_14 
       (.CI(\tmp5_reg_1391_reg[23]_i_15_n_0 ),
        .CO({\NLW_tmp5_reg_1391_reg[23]_i_14_CO_UNCONNECTED [3:2],\tmp5_reg_1391_reg[23]_i_14_n_2 ,\NLW_tmp5_reg_1391_reg[23]_i_14_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_14_O_UNCONNECTED [3:1],tmp_8_fu_103_p2_3[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp5_reg_1391_reg[23]_i_15 
       (.CI(\tmp5_reg_1391_reg[19]_i_16_n_0 ),
        .CO({\tmp5_reg_1391_reg[23]_i_15_n_0 ,\tmp5_reg_1391_reg[23]_i_15_n_1 ,\tmp5_reg_1391_reg[23]_i_15_n_2 ,\tmp5_reg_1391_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp5_reg_1391_reg[23]_i_2 
       (.CI(\tmp5_reg_1391_reg[19]_i_2_n_0 ),
        .CO({\tmp5_reg_1391_reg[23]_i_2_n_0 ,\NLW_tmp5_reg_1391_reg[23]_i_2_CO_UNCONNECTED [2],\tmp5_reg_1391_reg[23]_i_2_n_2 ,\tmp5_reg_1391_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp5_reg_1391[23]_i_7_n_0 ,grp_fixed_point_mul_fu_580_ap_return[21:20]}),
        .O({\NLW_tmp5_reg_1391_reg[23]_i_2_O_UNCONNECTED [3],tmp1_fu_1031_p2[22:20]}),
        .S({1'b1,\tmp5_reg_1391[23]_i_10_n_0 ,\tmp5_reg_1391[23]_i_11_n_0 ,\tmp5_reg_1391[23]_i_12_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[24]_i_1 
       (.CI(\tmp5_reg_1391_reg[23]_i_1_n_0 ),
        .CO(\NLW_tmp5_reg_1391_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp5_reg_1391_reg[24]_i_1_O_UNCONNECTED [3:1],\tmp5_reg_1391_reg[24] [4]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp5_reg_1391_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[3]_i_2_n_0 ,\tmp5_reg_1391_reg[3]_i_2_n_1 ,\tmp5_reg_1391_reg[3]_i_2_n_2 ,\tmp5_reg_1391_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_580_ap_return[3:0]),
        .O(tmp1_fu_1031_p2[3:0]),
        .S({\tmp5_reg_1391[3]_i_11_n_0 ,\tmp5_reg_1391[3]_i_12_n_0 ,\tmp5_reg_1391[3]_i_13_n_0 ,\tmp5_reg_1391[3]_i_14_n_0 }));
  CARRY4 \tmp5_reg_1391_reg[7]_i_16 
       (.CI(1'b0),
        .CO({\tmp5_reg_1391_reg[7]_i_16_n_0 ,\tmp5_reg_1391_reg[7]_i_16_n_1 ,\tmp5_reg_1391_reg[7]_i_16_n_2 ,\tmp5_reg_1391_reg[7]_i_16_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[4:1]),
        .S(p_0_in[4:1]));
  CARRY4 \tmp5_reg_1391_reg[7]_i_2 
       (.CI(\tmp5_reg_1391_reg[3]_i_2_n_0 ),
        .CO({\tmp5_reg_1391_reg[7]_i_2_n_0 ,\tmp5_reg_1391_reg[7]_i_2_n_1 ,\tmp5_reg_1391_reg[7]_i_2_n_2 ,\tmp5_reg_1391_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_580_ap_return[7:4]),
        .O(tmp1_fu_1031_p2[7:4]),
        .S({\tmp5_reg_1391[7]_i_11_n_0 ,\tmp5_reg_1391[7]_i_12_n_0 ,\tmp5_reg_1391[7]_i_13_n_0 ,\tmp5_reg_1391[7]_i_14_n_0 }));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137_2[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137_2[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137_2[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137_2[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137_2[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137_2[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137_2[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137_2[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137_2[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137_2[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137_2[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137_2[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_8),
        .Q(tmp_1_reg_137_2[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137_2[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137_2[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137_2[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137_2[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137_2[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_0),
        .Q(tmp_1_reg_137_2[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137_2[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137_2[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137_2[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \window_2_0_read_as_fu_188[31]_i_1 
       (.I0(Q[31]),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(\ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1341_reg[0] ),
        .I3(\window_2_0_reg_495_reg[31] [31]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "fixed_point_mul" *) 
module design_1_cnn_conv_d26x26_k3x3_0_0_fixed_point_mul_7
   (p_64_in,
    tmp7_fu_1087_p2,
    S,
    buff1_reg__0,
    ap_clk,
    Q,
    kernel_8,
    tmp_fu_88_p2,
    tmp_1_reg_137,
    tmp_8_fu_103_p2,
    ap_NS_fsm6,
    \ap_CS_fsm_reg[7] ,
    CO,
    ap_pipeline_reg_pp0_iter6_b_read_reg_117,
    ap_pipeline_reg_pp0_iter6_a_read_reg_122,
    tmp_3_fu_38_p2,
    D);
  output p_64_in;
  output [22:0]tmp7_fu_1087_p2;
  output [0:0]S;
  output buff1_reg__0;
  input ap_clk;
  input [31:0]Q;
  input [1:0]kernel_8;
  input [0:0]tmp_fu_88_p2;
  input [21:0]tmp_1_reg_137;
  input [20:0]tmp_8_fu_103_p2;
  input ap_NS_fsm6;
  input [0:0]\ap_CS_fsm_reg[7] ;
  input [0:0]CO;
  input [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  input [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  input [30:0]tmp_3_fu_38_p2;
  input [30:0]D;

  wire [0:0]CO;
  wire [30:0]D;
  wire [31:0]Q;
  wire [0:0]S;
  wire [30:1]a_assign_fu_44_p3;
  wire [31:0]a_assign_reg_127;
  wire \a_assign_reg_127[31]_i_1__7_n_0 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ;
  wire [0:0]ap_pipeline_reg_pp0_iter6_a_read_reg_122;
  wire [31:31]ap_pipeline_reg_pp0_iter6_a_read_reg_122_0;
  wire [0:0]ap_pipeline_reg_pp0_iter6_b_read_reg_117;
  wire [31:31]ap_pipeline_reg_pp0_iter6_b_read_reg_117_1;
  wire [31:0]b_assign_reg_132;
  wire buff1_reg__0;
  wire cnn_conv_d26x26_kbkb_U0_n_1;
  wire cnn_conv_d26x26_kbkb_U0_n_10;
  wire cnn_conv_d26x26_kbkb_U0_n_11;
  wire cnn_conv_d26x26_kbkb_U0_n_12;
  wire cnn_conv_d26x26_kbkb_U0_n_13;
  wire cnn_conv_d26x26_kbkb_U0_n_14;
  wire cnn_conv_d26x26_kbkb_U0_n_15;
  wire cnn_conv_d26x26_kbkb_U0_n_16;
  wire cnn_conv_d26x26_kbkb_U0_n_17;
  wire cnn_conv_d26x26_kbkb_U0_n_18;
  wire cnn_conv_d26x26_kbkb_U0_n_19;
  wire cnn_conv_d26x26_kbkb_U0_n_2;
  wire cnn_conv_d26x26_kbkb_U0_n_20;
  wire cnn_conv_d26x26_kbkb_U0_n_21;
  wire cnn_conv_d26x26_kbkb_U0_n_22;
  wire cnn_conv_d26x26_kbkb_U0_n_23;
  wire cnn_conv_d26x26_kbkb_U0_n_3;
  wire cnn_conv_d26x26_kbkb_U0_n_4;
  wire cnn_conv_d26x26_kbkb_U0_n_5;
  wire cnn_conv_d26x26_kbkb_U0_n_6;
  wire cnn_conv_d26x26_kbkb_U0_n_7;
  wire cnn_conv_d26x26_kbkb_U0_n_9;
  wire [21:0]grp_fixed_point_mul_fu_588_ap_return;
  wire [1:0]kernel_8;
  wire [21:0]p_0_in;
  wire p_64_in;
  wire [22:0]tmp7_fu_1087_p2;
  wire \tmp8_reg_1401[11]_i_20_n_0 ;
  wire \tmp8_reg_1401[11]_i_21_n_0 ;
  wire \tmp8_reg_1401[11]_i_22_n_0 ;
  wire \tmp8_reg_1401[11]_i_23_n_0 ;
  wire \tmp8_reg_1401[15]_i_20_n_0 ;
  wire \tmp8_reg_1401[15]_i_21_n_0 ;
  wire \tmp8_reg_1401[15]_i_22_n_0 ;
  wire \tmp8_reg_1401[15]_i_23_n_0 ;
  wire \tmp8_reg_1401[23]_i_11_n_0 ;
  wire \tmp8_reg_1401[23]_i_14_n_0 ;
  wire \tmp8_reg_1401[23]_i_15_n_0 ;
  wire \tmp8_reg_1401[23]_i_16_n_0 ;
  wire \tmp8_reg_1401[23]_i_23_n_0 ;
  wire \tmp8_reg_1401[23]_i_24_n_0 ;
  wire \tmp8_reg_1401[23]_i_25_n_0 ;
  wire \tmp8_reg_1401[23]_i_26_n_0 ;
  wire \tmp8_reg_1401[3]_i_15_n_0 ;
  wire \tmp8_reg_1401[3]_i_16_n_0 ;
  wire \tmp8_reg_1401[3]_i_17_n_0 ;
  wire \tmp8_reg_1401[3]_i_18_n_0 ;
  wire \tmp8_reg_1401[7]_i_21_n_0 ;
  wire \tmp8_reg_1401[7]_i_22_n_0 ;
  wire \tmp8_reg_1401[7]_i_23_n_0 ;
  wire \tmp8_reg_1401[7]_i_24_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_11_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_11_n_1 ;
  wire \tmp8_reg_1401_reg[11]_i_11_n_2 ;
  wire \tmp8_reg_1401_reg[11]_i_11_n_3 ;
  wire \tmp8_reg_1401_reg[11]_i_24_n_0 ;
  wire \tmp8_reg_1401_reg[11]_i_24_n_1 ;
  wire \tmp8_reg_1401_reg[11]_i_24_n_2 ;
  wire \tmp8_reg_1401_reg[11]_i_24_n_3 ;
  wire \tmp8_reg_1401_reg[15]_i_11_n_0 ;
  wire \tmp8_reg_1401_reg[15]_i_11_n_1 ;
  wire \tmp8_reg_1401_reg[15]_i_11_n_2 ;
  wire \tmp8_reg_1401_reg[15]_i_11_n_3 ;
  wire \tmp8_reg_1401_reg[15]_i_24_n_0 ;
  wire \tmp8_reg_1401_reg[15]_i_24_n_1 ;
  wire \tmp8_reg_1401_reg[15]_i_24_n_2 ;
  wire \tmp8_reg_1401_reg[15]_i_24_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_27_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_28_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_28_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_28_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_28_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_2_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_2_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_2_n_3 ;
  wire \tmp8_reg_1401_reg[23]_i_38_n_0 ;
  wire \tmp8_reg_1401_reg[23]_i_38_n_1 ;
  wire \tmp8_reg_1401_reg[23]_i_38_n_2 ;
  wire \tmp8_reg_1401_reg[23]_i_38_n_3 ;
  wire \tmp8_reg_1401_reg[3]_i_10_n_0 ;
  wire \tmp8_reg_1401_reg[3]_i_10_n_1 ;
  wire \tmp8_reg_1401_reg[3]_i_10_n_2 ;
  wire \tmp8_reg_1401_reg[3]_i_10_n_3 ;
  wire \tmp8_reg_1401_reg[7]_i_11_n_0 ;
  wire \tmp8_reg_1401_reg[7]_i_11_n_1 ;
  wire \tmp8_reg_1401_reg[7]_i_11_n_2 ;
  wire \tmp8_reg_1401_reg[7]_i_11_n_3 ;
  wire \tmp8_reg_1401_reg[7]_i_25_n_0 ;
  wire \tmp8_reg_1401_reg[7]_i_25_n_1 ;
  wire \tmp8_reg_1401_reg[7]_i_25_n_2 ;
  wire \tmp8_reg_1401_reg[7]_i_25_n_3 ;
  wire [21:0]tmp_1_reg_137;
  wire [21:0]tmp_1_reg_137_2;
  wire [30:0]tmp_3_fu_38_p2;
  wire [20:0]tmp_8_fu_103_p2;
  wire [21:1]tmp_8_fu_103_p2_3;
  wire [0:0]tmp_fu_88_p2;
  wire [31:31]tmp_fu_88_p2_4;
  wire [2:2]\NLW_tmp8_reg_1401_reg[23]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp8_reg_1401_reg[23]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp8_reg_1401_reg[23]_i_27_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_1401_reg[23]_i_27_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[10]_i_1__7 
       (.I0(tmp_3_fu_38_p2[9]),
        .I1(Q[10]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[11]_i_1__7 
       (.I0(tmp_3_fu_38_p2[10]),
        .I1(Q[11]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[12]_i_1__7 
       (.I0(tmp_3_fu_38_p2[11]),
        .I1(Q[12]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[13]_i_1__7 
       (.I0(tmp_3_fu_38_p2[12]),
        .I1(Q[13]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[14]_i_1__7 
       (.I0(tmp_3_fu_38_p2[13]),
        .I1(Q[14]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[15]_i_1__7 
       (.I0(tmp_3_fu_38_p2[14]),
        .I1(Q[15]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[16]_i_1__7 
       (.I0(tmp_3_fu_38_p2[15]),
        .I1(Q[16]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[17]_i_1__7 
       (.I0(tmp_3_fu_38_p2[16]),
        .I1(Q[17]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[18]_i_1__7 
       (.I0(tmp_3_fu_38_p2[17]),
        .I1(Q[18]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[19]_i_1__7 
       (.I0(tmp_3_fu_38_p2[18]),
        .I1(Q[19]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[1]_i_1__7 
       (.I0(tmp_3_fu_38_p2[0]),
        .I1(Q[1]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[20]_i_1__7 
       (.I0(tmp_3_fu_38_p2[19]),
        .I1(Q[20]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[21]_i_1__7 
       (.I0(tmp_3_fu_38_p2[20]),
        .I1(Q[21]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[22]_i_1__7 
       (.I0(tmp_3_fu_38_p2[21]),
        .I1(Q[22]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[23]_i_1__7 
       (.I0(tmp_3_fu_38_p2[22]),
        .I1(Q[23]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[24]_i_1__7 
       (.I0(tmp_3_fu_38_p2[23]),
        .I1(Q[24]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[25]_i_1__7 
       (.I0(tmp_3_fu_38_p2[24]),
        .I1(Q[25]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[26]_i_1__7 
       (.I0(tmp_3_fu_38_p2[25]),
        .I1(Q[26]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[26]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[27]_i_1__7 
       (.I0(tmp_3_fu_38_p2[26]),
        .I1(Q[27]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[27]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[28]_i_1__7 
       (.I0(tmp_3_fu_38_p2[27]),
        .I1(Q[28]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[28]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[29]_i_1__7 
       (.I0(tmp_3_fu_38_p2[28]),
        .I1(Q[29]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[29]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[2]_i_1__7 
       (.I0(tmp_3_fu_38_p2[1]),
        .I1(Q[2]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[30]_i_1__7 
       (.I0(tmp_3_fu_38_p2[29]),
        .I1(Q[30]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[30]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \a_assign_reg_127[31]_i_1__7 
       (.I0(Q[31]),
        .I1(tmp_3_fu_38_p2[30]),
        .O(\a_assign_reg_127[31]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[3]_i_1__7 
       (.I0(tmp_3_fu_38_p2[2]),
        .I1(Q[3]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[4]_i_1__7 
       (.I0(tmp_3_fu_38_p2[3]),
        .I1(Q[4]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[5]_i_1__7 
       (.I0(tmp_3_fu_38_p2[4]),
        .I1(Q[5]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[6]_i_1__7 
       (.I0(tmp_3_fu_38_p2[5]),
        .I1(Q[6]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[7]_i_1__7 
       (.I0(tmp_3_fu_38_p2[6]),
        .I1(Q[7]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[8]_i_1__7 
       (.I0(tmp_3_fu_38_p2[7]),
        .I1(Q[8]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_assign_reg_127[9]_i_1__7 
       (.I0(tmp_3_fu_38_p2[8]),
        .I1(Q[9]),
        .I2(Q[31]),
        .O(a_assign_fu_44_p3[9]));
  FDRE \a_assign_reg_127_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(Q[0]),
        .Q(a_assign_reg_127[0]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[10]),
        .Q(a_assign_reg_127[10]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[11]),
        .Q(a_assign_reg_127[11]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[12]),
        .Q(a_assign_reg_127[12]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[13]),
        .Q(a_assign_reg_127[13]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[14]),
        .Q(a_assign_reg_127[14]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[15]),
        .Q(a_assign_reg_127[15]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[16]),
        .Q(a_assign_reg_127[16]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[17]),
        .Q(a_assign_reg_127[17]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[18]),
        .Q(a_assign_reg_127[18]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[19]),
        .Q(a_assign_reg_127[19]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[1]),
        .Q(a_assign_reg_127[1]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[20]),
        .Q(a_assign_reg_127[20]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[21]),
        .Q(a_assign_reg_127[21]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[22]),
        .Q(a_assign_reg_127[22]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[23]),
        .Q(a_assign_reg_127[23]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[24]),
        .Q(a_assign_reg_127[24]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[25]),
        .Q(a_assign_reg_127[25]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[26]),
        .Q(a_assign_reg_127[26]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[27]),
        .Q(a_assign_reg_127[27]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[28]),
        .Q(a_assign_reg_127[28]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[29]),
        .Q(a_assign_reg_127[29]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[2]),
        .Q(a_assign_reg_127[2]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[30]),
        .Q(a_assign_reg_127[30]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\a_assign_reg_127[31]_i_1__7_n_0 ),
        .Q(a_assign_reg_127[31]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[3]),
        .Q(a_assign_reg_127[3]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[4]),
        .Q(a_assign_reg_127[4]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[5]),
        .Q(a_assign_reg_127[5]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[6]),
        .Q(a_assign_reg_127[6]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[7]),
        .Q(a_assign_reg_127[7]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[8]),
        .Q(a_assign_reg_127[8]),
        .R(1'b0));
  FDRE \a_assign_reg_127_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(a_assign_fu_44_p3[9]),
        .Q(a_assign_reg_127[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(Q[31]),
        .Q(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ));
  (* srl_bus_name = "inst/\grp_fixed_point_mul_fu_588/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg " *) 
  (* srl_name = "inst/\grp_fixed_point_mul_fu_588/ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_64_in),
        .CLK(ap_clk),
        .D(kernel_8[1]),
        .Q(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_a_read_reg_122_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_a_read_reg_122_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_b_read_reg_117_reg[31]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(\ap_pipeline_reg_pp0_iter5_b_read_reg_117_reg[31]_srl6_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(kernel_8[0]),
        .Q(b_assign_reg_132[0]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[9]),
        .Q(b_assign_reg_132[10]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[10]),
        .Q(b_assign_reg_132[11]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[11]),
        .Q(b_assign_reg_132[12]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[12]),
        .Q(b_assign_reg_132[13]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[13]),
        .Q(b_assign_reg_132[14]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[14]),
        .Q(b_assign_reg_132[15]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[15]),
        .Q(b_assign_reg_132[16]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[16]),
        .Q(b_assign_reg_132[17]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[17]),
        .Q(b_assign_reg_132[18]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[18]),
        .Q(b_assign_reg_132[19]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[1] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[0]),
        .Q(b_assign_reg_132[1]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[19]),
        .Q(b_assign_reg_132[20]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[20]),
        .Q(b_assign_reg_132[21]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[22] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[21]),
        .Q(b_assign_reg_132[22]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[23] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[22]),
        .Q(b_assign_reg_132[23]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[24] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[23]),
        .Q(b_assign_reg_132[24]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[25] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[24]),
        .Q(b_assign_reg_132[25]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[26] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[25]),
        .Q(b_assign_reg_132[26]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[27] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[26]),
        .Q(b_assign_reg_132[27]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[28] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[27]),
        .Q(b_assign_reg_132[28]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[29] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[28]),
        .Q(b_assign_reg_132[29]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[2] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[1]),
        .Q(b_assign_reg_132[2]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[30] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[29]),
        .Q(b_assign_reg_132[30]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[31] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[30]),
        .Q(b_assign_reg_132[31]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[3] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[2]),
        .Q(b_assign_reg_132[3]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[4] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[3]),
        .Q(b_assign_reg_132[4]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[5] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[4]),
        .Q(b_assign_reg_132[5]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[6] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[5]),
        .Q(b_assign_reg_132[6]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[6]),
        .Q(b_assign_reg_132[7]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[7]),
        .Q(b_assign_reg_132[8]),
        .R(1'b0));
  FDRE \b_assign_reg_132_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(D[8]),
        .Q(b_assign_reg_132[9]),
        .R(1'b0));
  design_1_cnn_conv_d26x26_k3x3_0_0_cnn_conv_d26x26_kbkb cnn_conv_d26x26_kbkb_U0
       (.E(p_64_in),
        .Q(a_assign_reg_127),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_NS_fsm6(ap_NS_fsm6),
        .ap_clk(ap_clk),
        .\b_assign_reg_132_reg[31] (b_assign_reg_132),
        .buff1_reg__0(buff1_reg__0),
        .\tmp_1_reg_137_reg[0]__0 (cnn_conv_d26x26_kbkb_U0_n_7),
        .\tmp_1_reg_137_reg[1]__0 (cnn_conv_d26x26_kbkb_U0_n_6),
        .\tmp_1_reg_137_reg[21] ({cnn_conv_d26x26_kbkb_U0_n_9,cnn_conv_d26x26_kbkb_U0_n_10,cnn_conv_d26x26_kbkb_U0_n_11,cnn_conv_d26x26_kbkb_U0_n_12,cnn_conv_d26x26_kbkb_U0_n_13,cnn_conv_d26x26_kbkb_U0_n_14,cnn_conv_d26x26_kbkb_U0_n_15,cnn_conv_d26x26_kbkb_U0_n_16,cnn_conv_d26x26_kbkb_U0_n_17,cnn_conv_d26x26_kbkb_U0_n_18,cnn_conv_d26x26_kbkb_U0_n_19,cnn_conv_d26x26_kbkb_U0_n_20,cnn_conv_d26x26_kbkb_U0_n_21,cnn_conv_d26x26_kbkb_U0_n_22,cnn_conv_d26x26_kbkb_U0_n_23}),
        .\tmp_1_reg_137_reg[2]__0 (cnn_conv_d26x26_kbkb_U0_n_5),
        .\tmp_1_reg_137_reg[3]__0 (cnn_conv_d26x26_kbkb_U0_n_4),
        .\tmp_1_reg_137_reg[4]__0 (cnn_conv_d26x26_kbkb_U0_n_3),
        .\tmp_1_reg_137_reg[5]__0 (cnn_conv_d26x26_kbkb_U0_n_2),
        .\tmp_1_reg_137_reg[6]__0 (cnn_conv_d26x26_kbkb_U0_n_1));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_16 
       (.I0(tmp_8_fu_103_p2_3[11]),
        .I1(tmp_1_reg_137_2[11]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[11]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_17 
       (.I0(tmp_8_fu_103_p2_3[10]),
        .I1(tmp_1_reg_137_2[10]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[10]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_18 
       (.I0(tmp_8_fu_103_p2_3[9]),
        .I1(tmp_1_reg_137_2[9]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[9]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[11]_i_19 
       (.I0(tmp_8_fu_103_p2_3[8]),
        .I1(tmp_1_reg_137_2[8]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[8]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[11]_i_20 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[11]),
        .I2(tmp_8_fu_103_p2_3[11]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[11]),
        .I5(tmp_8_fu_103_p2[10]),
        .O(\tmp8_reg_1401[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[11]_i_21 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[10]),
        .I2(tmp_8_fu_103_p2_3[10]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[10]),
        .I5(tmp_8_fu_103_p2[9]),
        .O(\tmp8_reg_1401[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[11]_i_22 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[9]),
        .I2(tmp_8_fu_103_p2_3[9]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[9]),
        .I5(tmp_8_fu_103_p2[8]),
        .O(\tmp8_reg_1401[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[11]_i_23 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[8]),
        .I2(tmp_8_fu_103_p2_3[8]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[8]),
        .I5(tmp_8_fu_103_p2[7]),
        .O(\tmp8_reg_1401[11]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_26 
       (.I0(tmp_1_reg_137_2[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_27 
       (.I0(tmp_1_reg_137_2[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_28 
       (.I0(tmp_1_reg_137_2[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[11]_i_29 
       (.I0(tmp_1_reg_137_2[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_16 
       (.I0(tmp_8_fu_103_p2_3[15]),
        .I1(tmp_1_reg_137_2[15]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[15]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_17 
       (.I0(tmp_8_fu_103_p2_3[14]),
        .I1(tmp_1_reg_137_2[14]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[14]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_18 
       (.I0(tmp_8_fu_103_p2_3[13]),
        .I1(tmp_1_reg_137_2[13]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[13]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[15]_i_19 
       (.I0(tmp_8_fu_103_p2_3[12]),
        .I1(tmp_1_reg_137_2[12]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[12]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[15]_i_20 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[15]),
        .I2(tmp_8_fu_103_p2_3[15]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[15]),
        .I5(tmp_8_fu_103_p2[14]),
        .O(\tmp8_reg_1401[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[15]_i_21 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[14]),
        .I2(tmp_8_fu_103_p2_3[14]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[14]),
        .I5(tmp_8_fu_103_p2[13]),
        .O(\tmp8_reg_1401[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[15]_i_22 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[13]),
        .I2(tmp_8_fu_103_p2_3[13]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[13]),
        .I5(tmp_8_fu_103_p2[12]),
        .O(\tmp8_reg_1401[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[15]_i_23 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[12]),
        .I2(tmp_8_fu_103_p2_3[12]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[12]),
        .I5(tmp_8_fu_103_p2[11]),
        .O(\tmp8_reg_1401[15]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_26 
       (.I0(tmp_1_reg_137_2[12]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_27 
       (.I0(tmp_1_reg_137_2[11]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_28 
       (.I0(tmp_1_reg_137_2[10]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[15]_i_29 
       (.I0(tmp_1_reg_137_2[9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'hEB)) 
    \tmp8_reg_1401[23]_i_11 
       (.I0(\tmp8_reg_1401_reg[23]_i_27_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(\tmp8_reg_1401[23]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_12 
       (.I0(tmp_8_fu_103_p2_3[21]),
        .I1(tmp_1_reg_137_2[21]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[21]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_13 
       (.I0(tmp_8_fu_103_p2_3[20]),
        .I1(tmp_1_reg_137_2[20]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[20]));
  LUT6 #(
    .INIT(64'h141414EB14EB1414)) 
    \tmp8_reg_1401[23]_i_14 
       (.I0(\tmp8_reg_1401_reg[23]_i_27_n_2 ),
        .I1(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I2(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .I3(CO),
        .I4(ap_pipeline_reg_pp0_iter6_b_read_reg_117),
        .I5(ap_pipeline_reg_pp0_iter6_a_read_reg_122),
        .O(\tmp8_reg_1401[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_15 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[21]),
        .I2(tmp_8_fu_103_p2_3[21]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[21]),
        .I5(tmp_8_fu_103_p2[20]),
        .O(\tmp8_reg_1401[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_16 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[20]),
        .I2(tmp_8_fu_103_p2_3[20]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[20]),
        .I5(tmp_8_fu_103_p2[19]),
        .O(\tmp8_reg_1401[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_19 
       (.I0(tmp_8_fu_103_p2_3[19]),
        .I1(tmp_1_reg_137_2[19]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[19]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_20 
       (.I0(tmp_8_fu_103_p2_3[18]),
        .I1(tmp_1_reg_137_2[18]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[18]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_21 
       (.I0(tmp_8_fu_103_p2_3[17]),
        .I1(tmp_1_reg_137_2[17]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[17]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[23]_i_22 
       (.I0(tmp_8_fu_103_p2_3[16]),
        .I1(tmp_1_reg_137_2[16]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[16]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_23 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[19]),
        .I2(tmp_8_fu_103_p2_3[19]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[19]),
        .I5(tmp_8_fu_103_p2[18]),
        .O(\tmp8_reg_1401[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_24 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[18]),
        .I2(tmp_8_fu_103_p2_3[18]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[18]),
        .I5(tmp_8_fu_103_p2[17]),
        .O(\tmp8_reg_1401[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_25 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[17]),
        .I2(tmp_8_fu_103_p2_3[17]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[17]),
        .I5(tmp_8_fu_103_p2[16]),
        .O(\tmp8_reg_1401[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[23]_i_26 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[16]),
        .I2(tmp_8_fu_103_p2_3[16]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[16]),
        .I5(tmp_8_fu_103_p2[15]),
        .O(\tmp8_reg_1401[23]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1401[23]_i_30 
       (.I0(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I1(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(tmp_fu_88_p2_4));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_40 
       (.I0(tmp_1_reg_137_2[21]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_41 
       (.I0(tmp_1_reg_137_2[20]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_42 
       (.I0(tmp_1_reg_137_2[19]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_43 
       (.I0(tmp_1_reg_137_2[18]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_44 
       (.I0(tmp_1_reg_137_2[17]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_50 
       (.I0(tmp_1_reg_137_2[16]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_51 
       (.I0(tmp_1_reg_137_2[15]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_52 
       (.I0(tmp_1_reg_137_2[14]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[23]_i_53 
       (.I0(tmp_1_reg_137_2[13]),
        .O(p_0_in[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1401[23]_i_6 
       (.I0(tmp7_fu_1087_p2[22]),
        .I1(\tmp8_reg_1401_reg[23]_i_2_n_0 ),
        .O(S));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_11 
       (.I0(tmp_8_fu_103_p2_3[3]),
        .I1(tmp_1_reg_137_2[3]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[3]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_12 
       (.I0(tmp_8_fu_103_p2_3[2]),
        .I1(tmp_1_reg_137_2[2]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[2]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[3]_i_13 
       (.I0(tmp_8_fu_103_p2_3[1]),
        .I1(tmp_1_reg_137_2[1]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[1]));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp8_reg_1401[3]_i_14 
       (.I0(tmp_1_reg_137_2[0]),
        .O(grp_fixed_point_mul_fu_588_ap_return[0]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[3]_i_15 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[3]),
        .I2(tmp_8_fu_103_p2_3[3]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[3]),
        .I5(tmp_8_fu_103_p2[2]),
        .O(\tmp8_reg_1401[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[3]_i_16 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[2]),
        .I2(tmp_8_fu_103_p2_3[2]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[2]),
        .I5(tmp_8_fu_103_p2[1]),
        .O(\tmp8_reg_1401[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[3]_i_17 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[1]),
        .I2(tmp_8_fu_103_p2_3[1]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[1]),
        .I5(tmp_8_fu_103_p2[0]),
        .O(\tmp8_reg_1401[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_1401[3]_i_18 
       (.I0(tmp_1_reg_137_2[0]),
        .I1(tmp_1_reg_137[0]),
        .O(\tmp8_reg_1401[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_17 
       (.I0(tmp_8_fu_103_p2_3[7]),
        .I1(tmp_1_reg_137_2[7]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[7]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_18 
       (.I0(tmp_8_fu_103_p2_3[6]),
        .I1(tmp_1_reg_137_2[6]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[6]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_19 
       (.I0(tmp_8_fu_103_p2_3[5]),
        .I1(tmp_1_reg_137_2[5]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[5]));
  LUT4 #(
    .INIT(16'hCAAC)) 
    \tmp8_reg_1401[7]_i_20 
       (.I0(tmp_8_fu_103_p2_3[4]),
        .I1(tmp_1_reg_137_2[4]),
        .I2(ap_pipeline_reg_pp0_iter6_b_read_reg_117_1),
        .I3(ap_pipeline_reg_pp0_iter6_a_read_reg_122_0),
        .O(grp_fixed_point_mul_fu_588_ap_return[4]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[7]_i_21 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[7]),
        .I2(tmp_8_fu_103_p2_3[7]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[7]),
        .I5(tmp_8_fu_103_p2[6]),
        .O(\tmp8_reg_1401[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[7]_i_22 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[6]),
        .I2(tmp_8_fu_103_p2_3[6]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[6]),
        .I5(tmp_8_fu_103_p2[5]),
        .O(\tmp8_reg_1401[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[7]_i_23 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[5]),
        .I2(tmp_8_fu_103_p2_3[5]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[5]),
        .I5(tmp_8_fu_103_p2[4]),
        .O(\tmp8_reg_1401[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \tmp8_reg_1401[7]_i_24 
       (.I0(tmp_fu_88_p2_4),
        .I1(tmp_1_reg_137_2[4]),
        .I2(tmp_8_fu_103_p2_3[4]),
        .I3(tmp_fu_88_p2),
        .I4(tmp_1_reg_137[4]),
        .I5(tmp_8_fu_103_p2[3]),
        .O(\tmp8_reg_1401[7]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_27 
       (.I0(tmp_1_reg_137_2[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_28 
       (.I0(tmp_1_reg_137_2[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_29 
       (.I0(tmp_1_reg_137_2[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_30 
       (.I0(tmp_1_reg_137_2[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp8_reg_1401[7]_i_31 
       (.I0(tmp_1_reg_137_2[1]),
        .O(p_0_in[1]));
  CARRY4 \tmp8_reg_1401_reg[11]_i_11 
       (.CI(\tmp8_reg_1401_reg[7]_i_11_n_0 ),
        .CO({\tmp8_reg_1401_reg[11]_i_11_n_0 ,\tmp8_reg_1401_reg[11]_i_11_n_1 ,\tmp8_reg_1401_reg[11]_i_11_n_2 ,\tmp8_reg_1401_reg[11]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_588_ap_return[11:8]),
        .O(tmp7_fu_1087_p2[11:8]),
        .S({\tmp8_reg_1401[11]_i_20_n_0 ,\tmp8_reg_1401[11]_i_21_n_0 ,\tmp8_reg_1401[11]_i_22_n_0 ,\tmp8_reg_1401[11]_i_23_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[11]_i_24 
       (.CI(\tmp8_reg_1401_reg[7]_i_25_n_0 ),
        .CO({\tmp8_reg_1401_reg[11]_i_24_n_0 ,\tmp8_reg_1401_reg[11]_i_24_n_1 ,\tmp8_reg_1401_reg[11]_i_24_n_2 ,\tmp8_reg_1401_reg[11]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[8:5]),
        .S(p_0_in[8:5]));
  CARRY4 \tmp8_reg_1401_reg[15]_i_11 
       (.CI(\tmp8_reg_1401_reg[11]_i_11_n_0 ),
        .CO({\tmp8_reg_1401_reg[15]_i_11_n_0 ,\tmp8_reg_1401_reg[15]_i_11_n_1 ,\tmp8_reg_1401_reg[15]_i_11_n_2 ,\tmp8_reg_1401_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_588_ap_return[15:12]),
        .O(tmp7_fu_1087_p2[15:12]),
        .S({\tmp8_reg_1401[15]_i_20_n_0 ,\tmp8_reg_1401[15]_i_21_n_0 ,\tmp8_reg_1401[15]_i_22_n_0 ,\tmp8_reg_1401[15]_i_23_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[15]_i_24 
       (.CI(\tmp8_reg_1401_reg[11]_i_24_n_0 ),
        .CO({\tmp8_reg_1401_reg[15]_i_24_n_0 ,\tmp8_reg_1401_reg[15]_i_24_n_1 ,\tmp8_reg_1401_reg[15]_i_24_n_2 ,\tmp8_reg_1401_reg[15]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[12:9]),
        .S(p_0_in[12:9]));
  CARRY4 \tmp8_reg_1401_reg[23]_i_10 
       (.CI(\tmp8_reg_1401_reg[15]_i_11_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_10_n_0 ,\tmp8_reg_1401_reg[23]_i_10_n_1 ,\tmp8_reg_1401_reg[23]_i_10_n_2 ,\tmp8_reg_1401_reg[23]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_588_ap_return[19:16]),
        .O(tmp7_fu_1087_p2[19:16]),
        .S({\tmp8_reg_1401[23]_i_23_n_0 ,\tmp8_reg_1401[23]_i_24_n_0 ,\tmp8_reg_1401[23]_i_25_n_0 ,\tmp8_reg_1401[23]_i_26_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[23]_i_2 
       (.CI(\tmp8_reg_1401_reg[23]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_2_n_0 ,\NLW_tmp8_reg_1401_reg[23]_i_2_CO_UNCONNECTED [2],\tmp8_reg_1401_reg[23]_i_2_n_2 ,\tmp8_reg_1401_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp8_reg_1401[23]_i_11_n_0 ,grp_fixed_point_mul_fu_588_ap_return[21:20]}),
        .O({\NLW_tmp8_reg_1401_reg[23]_i_2_O_UNCONNECTED [3],tmp7_fu_1087_p2[22:20]}),
        .S({1'b1,\tmp8_reg_1401[23]_i_14_n_0 ,\tmp8_reg_1401[23]_i_15_n_0 ,\tmp8_reg_1401[23]_i_16_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[23]_i_27 
       (.CI(\tmp8_reg_1401_reg[23]_i_28_n_0 ),
        .CO({\NLW_tmp8_reg_1401_reg[23]_i_27_CO_UNCONNECTED [3:2],\tmp8_reg_1401_reg[23]_i_27_n_2 ,\NLW_tmp8_reg_1401_reg[23]_i_27_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp8_reg_1401_reg[23]_i_27_O_UNCONNECTED [3:1],tmp_8_fu_103_p2_3[21]}),
        .S({1'b0,1'b0,1'b1,p_0_in[21]}));
  CARRY4 \tmp8_reg_1401_reg[23]_i_28 
       (.CI(\tmp8_reg_1401_reg[23]_i_38_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_28_n_0 ,\tmp8_reg_1401_reg[23]_i_28_n_1 ,\tmp8_reg_1401_reg[23]_i_28_n_2 ,\tmp8_reg_1401_reg[23]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[20:17]),
        .S(p_0_in[20:17]));
  CARRY4 \tmp8_reg_1401_reg[23]_i_38 
       (.CI(\tmp8_reg_1401_reg[15]_i_24_n_0 ),
        .CO({\tmp8_reg_1401_reg[23]_i_38_n_0 ,\tmp8_reg_1401_reg[23]_i_38_n_1 ,\tmp8_reg_1401_reg[23]_i_38_n_2 ,\tmp8_reg_1401_reg[23]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[16:13]),
        .S(p_0_in[16:13]));
  CARRY4 \tmp8_reg_1401_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\tmp8_reg_1401_reg[3]_i_10_n_0 ,\tmp8_reg_1401_reg[3]_i_10_n_1 ,\tmp8_reg_1401_reg[3]_i_10_n_2 ,\tmp8_reg_1401_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_588_ap_return[3:0]),
        .O(tmp7_fu_1087_p2[3:0]),
        .S({\tmp8_reg_1401[3]_i_15_n_0 ,\tmp8_reg_1401[3]_i_16_n_0 ,\tmp8_reg_1401[3]_i_17_n_0 ,\tmp8_reg_1401[3]_i_18_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[7]_i_11 
       (.CI(\tmp8_reg_1401_reg[3]_i_10_n_0 ),
        .CO({\tmp8_reg_1401_reg[7]_i_11_n_0 ,\tmp8_reg_1401_reg[7]_i_11_n_1 ,\tmp8_reg_1401_reg[7]_i_11_n_2 ,\tmp8_reg_1401_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(grp_fixed_point_mul_fu_588_ap_return[7:4]),
        .O(tmp7_fu_1087_p2[7:4]),
        .S({\tmp8_reg_1401[7]_i_21_n_0 ,\tmp8_reg_1401[7]_i_22_n_0 ,\tmp8_reg_1401[7]_i_23_n_0 ,\tmp8_reg_1401[7]_i_24_n_0 }));
  CARRY4 \tmp8_reg_1401_reg[7]_i_25 
       (.CI(1'b0),
        .CO({\tmp8_reg_1401_reg[7]_i_25_n_0 ,\tmp8_reg_1401_reg[7]_i_25_n_1 ,\tmp8_reg_1401_reg[7]_i_25_n_2 ,\tmp8_reg_1401_reg[7]_i_25_n_3 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_8_fu_103_p2_3[4:1]),
        .S(p_0_in[4:1]));
  FDRE \tmp_1_reg_137_reg[0]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_7),
        .Q(tmp_1_reg_137_2[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[10] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_20),
        .Q(tmp_1_reg_137_2[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[11] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_19),
        .Q(tmp_1_reg_137_2[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[12] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_18),
        .Q(tmp_1_reg_137_2[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[13] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_17),
        .Q(tmp_1_reg_137_2[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[14] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_16),
        .Q(tmp_1_reg_137_2[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[15] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_15),
        .Q(tmp_1_reg_137_2[15]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[16] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_14),
        .Q(tmp_1_reg_137_2[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[17] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_13),
        .Q(tmp_1_reg_137_2[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[18] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_12),
        .Q(tmp_1_reg_137_2[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[19] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_11),
        .Q(tmp_1_reg_137_2[19]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[1]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_6),
        .Q(tmp_1_reg_137_2[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[20] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_10),
        .Q(tmp_1_reg_137_2[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[21] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_9),
        .Q(tmp_1_reg_137_2[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[2]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_5),
        .Q(tmp_1_reg_137_2[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[3]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_4),
        .Q(tmp_1_reg_137_2[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[4]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_3),
        .Q(tmp_1_reg_137_2[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[5]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_2),
        .Q(tmp_1_reg_137_2[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[6]__0 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_1),
        .Q(tmp_1_reg_137_2[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[7] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_23),
        .Q(tmp_1_reg_137_2[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[8] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_22),
        .Q(tmp_1_reg_137_2[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_137_reg[9] 
       (.C(ap_clk),
        .CE(p_64_in),
        .D(cnn_conv_d26x26_kbkb_U0_n_21),
        .Q(tmp_1_reg_137_2[9]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
