axi_bram_ctrl_dummy.vhd,vhdl,xil_defaultlib,../../../../../lowrisc-chip-imp/lowrisc-chip-imp.srcs/sources_1/ip/axi_bram_ctrl_dummy/sim/axi_bram_ctrl_dummy.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
