

================================================================
== Synthesis Summary Report of 'adders'
================================================================
+ General Information: 
    * Date:           Tue Oct 11 20:13:32 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        adders_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ adders  |     -|  2.93|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  64 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| in1       | ap_none | 32       |
| in2       | ap_none | 32       |
| in3       | ap_none | 32       |
+-----------+---------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int      |
| in2      | in        | int      |
| in3      | in        | int      |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in1      | in1          | port    |
| in2      | in2          | port    |
| in3      | in3          | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-------------------------------+
| Type      | Options                       | Location                      |
+-----------+-------------------------------+-------------------------------+
| interface | mode=ap_ctrl_none port=return | adders.c:49 in adders, return |
+-----------+-------------------------------+-------------------------------+


