

================================================================
== Vitis HLS Report for 'MUL_MOD_2'
================================================================
* Date:           Wed Feb  5 12:49:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.056 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  98.000 ns|  98.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    624|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     670|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|    1285|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1955|    832|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |mul_15ns_16ns_31_2_1_U116  |mul_15ns_16ns_31_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U105  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U106  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U107  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U109  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U110  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U111  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U112  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U114  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U115  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mux_3_2_20_1_1_U108        |mux_3_2_20_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_31_1_1_U113        |mux_3_2_31_1_1        |        0|   0|   0|  14|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |Total                      |                      |        0|  10| 670|  48|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    +---------------------------------------+----------------------------------+--------------+
    |                Instance               |              Module              |  Expression  |
    +---------------------------------------+----------------------------------+--------------+
    |mac_muladd_16ns_15ns_32ns_33_4_1_U118  |mac_muladd_16ns_15ns_32ns_33_4_1  |  i0 * i1 + i2|
    |mac_muladd_16ns_16ns_32ns_33_4_1_U117  |mac_muladd_16ns_16ns_32ns_33_4_1  |  i0 + i1 * i2|
    +---------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_291_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln30_3_fu_287_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln74_fu_333_p2        |         +|   0|  0|  55|          48|          48|
    |res_mult_fu_184_p2        |         +|   0|  0|  71|          64|          64|
    |res_mult_shift_fu_327_p2  |         +|   0|  0|  71|          64|          64|
    |res_shift_fu_435_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln85_fu_451_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln89_fu_459_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln90_fu_475_p2        |         -|   0|  0|  71|          64|          64|
    |ap_return                 |    select|   0|  0|  32|           1|          32|
    |select_ln92_fu_507_p3     |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 624|         499|         561|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                 |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_539            |   2|   0|    2|          0|
    |add_ln30_1_reg_666                |  33|   0|   33|          0|
    |add_ln30_2_reg_746                |  33|   0|   33|          0|
    |add_ln30_3_reg_661                |  32|   0|   32|          0|
    |add_ln30_reg_589                  |  33|   0|   33|          0|
    |input1_high_1_reg_604             |  16|   0|   16|          0|
    |input1_low_1_reg_599              |  16|   0|   16|          0|
    |input1_val_int_reg                |  32|   0|   32|          0|
    |input2_val_int_reg                |  32|   0|   32|          0|
    |mod_reg_683                       |  31|   0|   31|          0|
    |res_mult_reg_594                  |  64|   0|   64|          0|
    |res_mult_shift_part_reg_671       |  16|   0|   16|          0|
    |res_shift_reg_741                 |  64|   0|   64|          0|
    |res_shift_reg_741_pp0_iter12_reg  |  64|   0|   64|          0|
    |sub_ln85_reg_751                  |  64|   0|   64|          0|
    |temp1_1_reg_633                   |  32|   0|   32|          0|
    |temp1_1_reg_633_pp0_iter7_reg     |  32|   0|   32|          0|
    |temp1_2_reg_721                   |  32|   0|   32|          0|
    |temp1_reg_569                     |  32|   0|   32|          0|
    |temp2_1_reg_639                   |  32|   0|   32|          0|
    |temp2_reg_574                     |  32|   0|   32|          0|
    |temp3_1_reg_645                   |  32|   0|   32|          0|
    |temp3_2_reg_726                   |  32|   0|   32|          0|
    |temp4_1_reg_651                   |  32|   0|   32|          0|
    |temp4_1_reg_651_pp0_iter7_reg     |  32|   0|   32|          0|
    |temp4_2_reg_731                   |  31|   0|   31|          0|
    |temp4_reg_579                     |  32|   0|   32|          0|
    |trunc_ln29_reg_656                |  16|   0|   16|          0|
    |trunc_ln29_reg_656_pp0_iter7_reg  |  16|   0|   16|          0|
    |trunc_ln3_reg_677                 |  16|   0|   16|          0|
    |MOD_INDEX_read_reg_539            |  64|  32|    2|          0|
    |mod_reg_683                       |  64|  32|   31|          0|
    |res_mult_reg_594                  |  64|  32|   64|          0|
    |temp1_reg_569                     |  64|  32|   32|          0|
    |temp4_reg_579                     |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1285| 160| 1126|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     MUL_MOD.2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     MUL_MOD.2|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     MUL_MOD.2|  return value|
|input1_val  |   in|   32|     ap_none|    input1_val|        scalar|
|input2_val  |   in|   32|     ap_none|    input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|     MOD_INDEX|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [Arithmetic.cpp:62]   --->   Operation 16 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val" [Arithmetic.cpp:62]   --->   Operation 17 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [Arithmetic.cpp:62]   --->   Operation 18 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_val_read" [Arithmetic.cpp:62]   --->   Operation 19 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read" [Arithmetic.cpp:62]   --->   Operation 20 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69]   --->   Operation 21 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 22 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 23 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:69]   --->   Operation 24 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_val_read, i32 16, i32 31" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 25 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 26 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.34ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69]   --->   Operation 27 'mul' 'temp1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [2/2] (3.34ns)   --->   "%temp2 = mul i32 %zext_ln20, i32 %zext_ln17" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 28 'mul' 'temp2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [3/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 29 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [2/2] (3.34ns)   --->   "%temp4 = mul i32 %zext_ln20, i32 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69]   --->   Operation 30 'mul' 'temp4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 31 [1/2] (3.34ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69]   --->   Operation 31 'mul' 'temp1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (3.34ns)   --->   "%temp2 = mul i32 %zext_ln20, i32 %zext_ln17" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 32 'mul' 'temp2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 33 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/2] (3.34ns)   --->   "%temp4 = mul i32 %zext_ln20, i32 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69]   --->   Operation 34 'mul' 'temp4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 35 'mul' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 36 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%zext_ln30_1 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 37 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 38 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 39 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 39 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:69]   --->   Operation 40 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 41 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:69]   --->   Operation 42 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (3.52ns)   --->   "%res_mult = add i64 %sum1, i64 %zext_ln28" [Arithmetic.cpp:32->Arithmetic.cpp:69]   --->   Operation 43 'add' 'res_mult' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%input1_low_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [Arithmetic.cpp:73]   --->   Operation 44 'partselect' 'input1_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%input1_high_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 45 'partselect' 'input1_high_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.05>
ST_6 : Operation 46 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:64]   --->   Operation 46 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%input2_low_1 = trunc i20 %m" [Arithmetic.cpp:64]   --->   Operation 47 'trunc' 'input2_low_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %input1_low_1" [Arithmetic.cpp:17->Arithmetic.cpp:75]   --->   Operation 48 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i16 %input1_high_1" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 49 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %input2_low_1" [Arithmetic.cpp:19->Arithmetic.cpp:75]   --->   Operation 50 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%input2_high_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 51 'partselect' 'input2_high_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i4 %input2_high_1" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 52 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i16 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 53 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (3.34ns)   --->   "%temp1_1 = mul i32 %zext_ln17_1, i32 %zext_ln19_1" [Arithmetic.cpp:22->Arithmetic.cpp:75]   --->   Operation 54 'mul' 'temp1_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [2/2] (3.34ns)   --->   "%temp2_1 = mul i32 %zext_ln17_1, i32 %zext_ln20_1" [Arithmetic.cpp:23->Arithmetic.cpp:75]   --->   Operation 55 'mul' 'temp2_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [2/2] (3.34ns)   --->   "%temp3_1 = mul i32 %zext_ln18_1, i32 %zext_ln19_1" [Arithmetic.cpp:24->Arithmetic.cpp:75]   --->   Operation 56 'mul' 'temp3_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [2/2] (3.34ns)   --->   "%temp4_1 = mul i32 %zext_ln18_1, i32 %zext_ln20_1" [Arithmetic.cpp:25->Arithmetic.cpp:75]   --->   Operation 57 'mul' 'temp4_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 58 [1/2] (3.34ns)   --->   "%temp1_1 = mul i32 %zext_ln17_1, i32 %zext_ln19_1" [Arithmetic.cpp:22->Arithmetic.cpp:75]   --->   Operation 58 'mul' 'temp1_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/2] (3.34ns)   --->   "%temp2_1 = mul i32 %zext_ln17_1, i32 %zext_ln20_1" [Arithmetic.cpp:23->Arithmetic.cpp:75]   --->   Operation 59 'mul' 'temp2_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/2] (3.34ns)   --->   "%temp3_1 = mul i32 %zext_ln18_1, i32 %zext_ln19_1" [Arithmetic.cpp:24->Arithmetic.cpp:75]   --->   Operation 60 'mul' 'temp3_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/2] (3.34ns)   --->   "%temp4_1 = mul i32 %zext_ln18_1, i32 %zext_ln20_1" [Arithmetic.cpp:25->Arithmetic.cpp:75]   --->   Operation 61 'mul' 'temp4_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_1" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 62 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %temp2_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 63 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 64 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln30_3 = add i32 %temp2_1, i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 65 'add' 'add_ln30_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln30_1 = add i33 %zext_ln30_2, i33 %zext_ln30_3" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 66 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%sum1_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_1, i32 %temp1_1" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 67 'bitconcatenate' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%sum2_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_1, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 68 'bitconcatenate' 'sum2_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i49 %sum2_1" [Arithmetic.cpp:28->Arithmetic.cpp:75]   --->   Operation 69 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_1" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_3, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 71 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_1, i64 %sum1_1" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 72 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (3.10ns)   --->   "%add_ln74 = add i48 %trunc_ln2, i48 %tmp" [Arithmetic.cpp:74]   --->   Operation 73 'add' 'add_ln74' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln74, i32 32, i32 47" [Arithmetic.cpp:80]   --->   Operation 74 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 75 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.05>
ST_10 : Operation 76 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:89]   --->   Operation 76 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%input2_low_2 = trunc i31 %mod" [Arithmetic.cpp:62]   --->   Operation 77 'trunc' 'input2_low_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 78 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 79 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i16 %input2_low_2" [Arithmetic.cpp:19->Arithmetic.cpp:81]   --->   Operation 80 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%input2_high_2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 81 'partselect' 'input2_high_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i15 %input2_high_2" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 82 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (3.34ns)   --->   "%temp1_2 = mul i32 %zext_ln17_2, i32 %zext_ln19_2" [Arithmetic.cpp:22->Arithmetic.cpp:81]   --->   Operation 83 'mul' 'temp1_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 84 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln3" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 85 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i16 %trunc_ln3" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 86 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (3.34ns)   --->   "%temp3_2 = mul i32 %zext_ln19_2, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 87 'mul' 'temp3_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [2/2] (3.34ns)   --->   "%temp4_2 = mul i31 %zext_ln20_2, i31 %zext_ln24_1" [Arithmetic.cpp:25->Arithmetic.cpp:81]   --->   Operation 88 'mul' 'temp4_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 89 [1/2] (3.34ns)   --->   "%temp1_2 = mul i32 %zext_ln17_2, i32 %zext_ln19_2" [Arithmetic.cpp:22->Arithmetic.cpp:81]   --->   Operation 89 'mul' 'temp1_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 90 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 91 [1/2] (3.34ns)   --->   "%temp3_2 = mul i32 %zext_ln19_2, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 91 'mul' 'temp3_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/2] (3.34ns)   --->   "%temp4_2 = mul i31 %zext_ln20_2, i31 %zext_ln24_1" [Arithmetic.cpp:25->Arithmetic.cpp:81]   --->   Operation 92 'mul' 'temp4_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.52>
ST_12 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 93 'mul' 'temp2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sum1_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_2, i32 %temp1_2" [Arithmetic.cpp:29->Arithmetic.cpp:81]   --->   Operation 94 'bitconcatenate' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i63 %sum1_2" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 95 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%zext_ln30_4 = zext i31 %temp2_2" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 96 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %temp3_2" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 97 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 98 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 99 [1/1] (3.52ns)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln28_2" [Arithmetic.cpp:32->Arithmetic.cpp:81]   --->   Operation 99 'sub' 'res_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 100 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.52>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%sum2_2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_2, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 101 'bitconcatenate' 'sum2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i49 %sum2_2" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 102 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (3.52ns)   --->   "%sub_ln85 = sub i64 %res_shift, i64 %zext_ln28_3" [Arithmetic.cpp:85]   --->   Operation 103 'sub' 'sub_ln85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.21>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [Arithmetic.cpp:62]   --->   Operation 104 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %mod" [Arithmetic.cpp:89]   --->   Operation 105 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (3.52ns)   --->   "%sub_ln89 = sub i64 %sub_ln85, i64 %zext_ln89" [Arithmetic.cpp:89]   --->   Operation 106 'sub' 'sub_ln89' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln90_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:90]   --->   Operation 107 'bitconcatenate' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %zext_ln90_cast" [Arithmetic.cpp:90]   --->   Operation 108 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (3.52ns)   --->   "%sub_ln90 = sub i64 %sub_ln85, i64 %zext_ln90" [Arithmetic.cpp:90]   --->   Operation 109 'sub' 'sub_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln89, i32 63" [Arithmetic.cpp:92]   --->   Operation 110 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln90, i32 63" [Arithmetic.cpp:92]   --->   Operation 111 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92 = trunc i64 %sub_ln85" [Arithmetic.cpp:92]   --->   Operation 112 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92_1 = trunc i64 %sub_ln89" [Arithmetic.cpp:92]   --->   Operation 113 'trunc' 'trunc_ln92_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%trunc_ln92_2 = trunc i64 %sub_ln90" [Arithmetic.cpp:92]   --->   Operation 114 'trunc' 'trunc_ln92_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_1)   --->   "%select_ln92 = select i1 %tmp_2, i32 %trunc_ln92_1, i32 %trunc_ln92_2" [Arithmetic.cpp:92]   --->   Operation 115 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_1 = select i1 %tmp_1, i32 %trunc_ln92, i32 %select_ln92" [Arithmetic.cpp:92]   --->   Operation 116 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln94 = ret i32 %select_ln92_1" [Arithmetic.cpp:94]   --->   Operation 117 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 0111111111100000]
input2_val_read     (read          ) [ 0000000000000000]
input1_val_read     (read          ) [ 0000000000000000]
input2_low          (trunc         ) [ 0000000000000000]
input1_low          (trunc         ) [ 0000000000000000]
zext_ln17           (zext          ) [ 0110000000000000]
input1_high         (partselect    ) [ 0000000000000000]
zext_ln18           (zext          ) [ 0111000000000000]
zext_ln19           (zext          ) [ 0111000000000000]
input2_high         (partselect    ) [ 0000000000000000]
zext_ln20           (zext          ) [ 0110000000000000]
temp1               (mul           ) [ 0101110000000000]
temp2               (mul           ) [ 0101000000000000]
temp4               (mul           ) [ 0101110000000000]
temp3               (mul           ) [ 0000000000000000]
zext_ln30           (zext          ) [ 0100100000000000]
zext_ln30_1         (zext          ) [ 0100100000000000]
add_ln30            (add           ) [ 0100010000000000]
sum1                (bitconcatenate) [ 0000000000000000]
sum2                (bitconcatenate) [ 0000000000000000]
zext_ln28           (zext          ) [ 0000000000000000]
res_mult            (add           ) [ 0100001111111000]
input1_low_1        (partselect    ) [ 0100001000000000]
input1_high_1       (partselect    ) [ 0100001000000000]
m                   (mux           ) [ 0000000000000000]
input2_low_1        (trunc         ) [ 0000000000000000]
zext_ln17_1         (zext          ) [ 0100000100000000]
zext_ln18_1         (zext          ) [ 0100000100000000]
zext_ln19_1         (zext          ) [ 0100000100000000]
input2_high_1       (partselect    ) [ 0000000000000000]
sext_ln20           (sext          ) [ 0000000000000000]
zext_ln20_1         (zext          ) [ 0100000100000000]
temp1_1             (mul           ) [ 0100000011000000]
temp2_1             (mul           ) [ 0100000010000000]
temp3_1             (mul           ) [ 0100000010000000]
temp4_1             (mul           ) [ 0100000011000000]
trunc_ln29          (trunc         ) [ 0100000011000000]
zext_ln30_2         (zext          ) [ 0000000000000000]
zext_ln30_3         (zext          ) [ 0000000000000000]
add_ln30_3          (add           ) [ 0100000001000000]
add_ln30_1          (add           ) [ 0100000001000000]
sum1_1              (bitconcatenate) [ 0000000000000000]
sum2_1              (bitconcatenate) [ 0000000000000000]
zext_ln28_1         (zext          ) [ 0000000000000000]
tmp                 (bitconcatenate) [ 0000000000000000]
trunc_ln2           (bitconcatenate) [ 0000000000000000]
res_mult_shift      (add           ) [ 0000000000000000]
add_ln74            (add           ) [ 0000000000000000]
res_mult_shift_part (partselect    ) [ 0100000000100000]
trunc_ln3           (partselect    ) [ 0100000000100000]
mod                 (mux           ) [ 0100000000011111]
input2_low_2        (trunc         ) [ 0000000000000000]
zext_ln17_2         (zext          ) [ 0100000000010000]
zext_ln17_3         (zext          ) [ 0100000000011000]
zext_ln19_2         (zext          ) [ 0100000000010000]
input2_high_2       (partselect    ) [ 0000000000000000]
zext_ln20_2         (zext          ) [ 0100000000011000]
zext_ln24           (zext          ) [ 0100000000010000]
zext_ln24_1         (zext          ) [ 0100000000010000]
temp1_2             (mul           ) [ 0100000000001000]
temp3_2             (mul           ) [ 0100000000001000]
temp4_2             (mul           ) [ 0100000000001000]
temp2_2             (mul           ) [ 0000000000000000]
sum1_2              (bitconcatenate) [ 0000000000000000]
zext_ln28_2         (zext          ) [ 0000000000000000]
zext_ln30_4         (zext          ) [ 0100000000000100]
zext_ln30_5         (zext          ) [ 0100000000000100]
res_shift           (sub           ) [ 0100000000000110]
add_ln30_2          (add           ) [ 0100000000000010]
sum2_2              (bitconcatenate) [ 0000000000000000]
zext_ln28_3         (zext          ) [ 0000000000000000]
sub_ln85            (sub           ) [ 0100000000000001]
specpipeline_ln62   (specpipeline  ) [ 0000000000000000]
zext_ln89           (zext          ) [ 0000000000000000]
sub_ln89            (sub           ) [ 0000000000000000]
zext_ln90_cast      (bitconcatenate) [ 0000000000000000]
zext_ln90           (zext          ) [ 0000000000000000]
sub_ln90            (sub           ) [ 0000000000000000]
tmp_1               (bitselect     ) [ 0000000000000000]
tmp_2               (bitselect     ) [ 0000000000000000]
trunc_ln92          (trunc         ) [ 0000000000000000]
trunc_ln92_1        (trunc         ) [ 0000000000000000]
trunc_ln92_2        (trunc         ) [ 0000000000000000]
select_ln92         (select        ) [ 0000000000000000]
select_ln92_1       (select        ) [ 0000000000000000]
ret_ln94            (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="MOD_INDEX_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="0" index="1" bw="2" slack="0"/>
<pin id="87" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input2_val_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input1_val_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input2_low_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input1_low_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="zext_ln17_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input1_high_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln18_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln19_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input2_high_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln20_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln30_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sum1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="3"/>
<pin id="170" dir="0" index="2" bw="32" slack="3"/>
<pin id="171" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sum2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="49" slack="0"/>
<pin id="175" dir="0" index="1" bw="33" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln28_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="49" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="res_mult_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="49" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input1_low_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="0" index="3" bw="7" slack="0"/>
<pin id="195" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_1/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input1_high_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_1/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="m_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="20" slack="0"/>
<pin id="212" dir="0" index="1" bw="17" slack="0"/>
<pin id="213" dir="0" index="2" bw="20" slack="0"/>
<pin id="214" dir="0" index="3" bw="20" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="5"/>
<pin id="216" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input2_low_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_1/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln17_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln18_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln19_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="input2_high_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="20" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_1/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln20_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln20_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_1/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2_1/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_1/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_1/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln29_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln30_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/8 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln30_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln30_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="1"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln30_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sum1_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2"/>
<pin id="300" dir="0" index="2" bw="32" slack="2"/>
<pin id="301" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_1/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sum2_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="49" slack="0"/>
<pin id="305" dir="0" index="1" bw="33" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_1/9 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln28_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="49" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/9 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="48" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2"/>
<pin id="317" dir="0" index="2" bw="32" slack="2"/>
<pin id="318" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="48" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="res_mult_shift_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="49" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="0"/>
<pin id="330" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln74_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="48" slack="0"/>
<pin id="335" dir="0" index="1" bw="48" slack="0"/>
<pin id="336" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="res_mult_shift_part_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="48" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="0" index="3" bw="7" slack="0"/>
<pin id="344" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="mod_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="0" index="1" bw="31" slack="0"/>
<pin id="362" dir="0" index="2" bw="31" slack="0"/>
<pin id="363" dir="0" index="3" bw="31" slack="0"/>
<pin id="364" dir="0" index="4" bw="2" slack="9"/>
<pin id="365" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="mod/10 "/>
</bind>
</comp>

<comp id="370" class="1004" name="input2_low_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_2/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln17_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln17_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln19_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_2/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="input2_high_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="15" slack="0"/>
<pin id="386" dir="0" index="1" bw="31" slack="0"/>
<pin id="387" dir="0" index="2" bw="6" slack="0"/>
<pin id="388" dir="0" index="3" bw="6" slack="0"/>
<pin id="389" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_2/10 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln20_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="15" slack="0"/>
<pin id="396" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/10 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_2/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln24_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/10 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln24_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="1"/>
<pin id="409" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_2/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_2/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sum1_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="63" slack="0"/>
<pin id="424" dir="0" index="1" bw="31" slack="1"/>
<pin id="425" dir="0" index="2" bw="32" slack="1"/>
<pin id="426" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_2/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln28_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="63" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln30_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="res_shift_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="7"/>
<pin id="437" dir="0" index="1" bw="63" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/12 "/>
</bind>
</comp>

<comp id="440" class="1004" name="sum2_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="49" slack="0"/>
<pin id="442" dir="0" index="1" bw="33" slack="1"/>
<pin id="443" dir="0" index="2" bw="1" slack="0"/>
<pin id="444" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_2/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln28_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="49" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/14 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln85_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="2"/>
<pin id="453" dir="0" index="1" bw="49" slack="0"/>
<pin id="454" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln89_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="31" slack="5"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="sub_ln89_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="0" index="1" bw="31" slack="0"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln90_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="31" slack="5"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln90_cast/15 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln90_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/15 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln90_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/15 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="0"/>
<pin id="483" dir="0" index="2" bw="7" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="0" index="2" bw="7" slack="0"/>
<pin id="492" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln92_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/15 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln92_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_1/15 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln92_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_2/15 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln92_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln92_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="0"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/15 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp3/1 zext_ln30_1/3 add_ln30/3 "/>
</bind>
</comp>

<comp id="531" class="1007" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="15" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2_2/10 zext_ln30_4/12 add_ln30_2/12 "/>
</bind>
</comp>

<comp id="539" class="1005" name="MOD_INDEX_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="5"/>
<pin id="541" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="zext_ln17_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln18_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="557" class="1005" name="zext_ln19_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="563" class="1005" name="zext_ln20_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="569" class="1005" name="temp1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="3"/>
<pin id="571" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="temp2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="temp4_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="3"/>
<pin id="581" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp4 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln30_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="33" slack="1"/>
<pin id="586" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="589" class="1005" name="add_ln30_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="33" slack="1"/>
<pin id="591" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="594" class="1005" name="res_mult_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="7"/>
<pin id="596" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="599" class="1005" name="input1_low_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="input1_high_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="1"/>
<pin id="606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="zext_ln17_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="zext_ln18_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="zext_ln19_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln20_1_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="temp1_1_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="2"/>
<pin id="635" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp1_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="temp2_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="temp3_1_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_1 "/>
</bind>
</comp>

<comp id="651" class="1005" name="temp4_1_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2"/>
<pin id="653" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp4_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="trunc_ln29_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="2"/>
<pin id="658" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln30_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln30_1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="33" slack="1"/>
<pin id="668" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="res_mult_shift_part_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="1"/>
<pin id="673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="1"/>
<pin id="679" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="683" class="1005" name="mod_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="31" slack="5"/>
<pin id="685" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="689" class="1005" name="zext_ln17_2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln17_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="1"/>
<pin id="696" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_3 "/>
</bind>
</comp>

<comp id="699" class="1005" name="zext_ln19_2_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_2 "/>
</bind>
</comp>

<comp id="705" class="1005" name="zext_ln20_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="1"/>
<pin id="707" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="zext_ln24_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="716" class="1005" name="zext_ln24_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="31" slack="1"/>
<pin id="718" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="temp1_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="temp3_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_2 "/>
</bind>
</comp>

<comp id="731" class="1005" name="temp4_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="31" slack="1"/>
<pin id="733" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="temp4_2 "/>
</bind>
</comp>

<comp id="736" class="1005" name="zext_ln30_5_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="33" slack="1"/>
<pin id="738" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_5 "/>
</bind>
</comp>

<comp id="741" class="1005" name="res_shift_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="2"/>
<pin id="743" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="res_shift "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln30_2_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="33" slack="1"/>
<pin id="748" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sub_ln85_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="1"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="96" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="102" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="90" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="128" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="110" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="110" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="142" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="124" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="167" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="184" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="184" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="210" pin="5"/><net_sink comp="221" pin=0"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="210" pin="5"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="12" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="42" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="225" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="231" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="225" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="249" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="228" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="231" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="228" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="249" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="297" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="320" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="314" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="355"><net_src comp="22" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="327" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="62" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="64" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="359" pin="5"/><net_sink comp="370" pin=0"/></net>

<net id="383"><net_src comp="370" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="359" pin="5"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="397"><net_src comp="384" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="374" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="380" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="414"><net_src comp="380" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="394" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="407" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="422" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="18" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="80" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="464" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="82" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="459" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="493"><net_src comp="82" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="475" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="502"><net_src comp="459" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="475" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="488" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="499" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="480" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="496" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="507" pin="3"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="128" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="124" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="164" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="377" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="394" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="432" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="84" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="359" pin=4"/></net>

<net id="548"><net_src comp="110" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="554"><net_src comp="124" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="560"><net_src comp="128" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="566"><net_src comp="142" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="572"><net_src comp="146" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="577"><net_src comp="152" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="582"><net_src comp="158" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="587"><net_src comp="164" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="592"><net_src comp="523" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="597"><net_src comp="184" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="602"><net_src comp="190" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="607"><net_src comp="200" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="612"><net_src comp="225" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="618"><net_src comp="228" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="624"><net_src comp="231" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="630"><net_src comp="249" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="636"><net_src comp="253" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="642"><net_src comp="259" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="648"><net_src comp="265" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="654"><net_src comp="271" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="659"><net_src comp="277" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="664"><net_src comp="287" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="669"><net_src comp="291" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="674"><net_src comp="339" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="680"><net_src comp="349" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="686"><net_src comp="359" pin="5"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="692"><net_src comp="374" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="697"><net_src comp="377" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="702"><net_src comp="380" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="708"><net_src comp="394" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="714"><net_src comp="404" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="719"><net_src comp="407" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="724"><net_src comp="398" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="729"><net_src comp="410" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="734"><net_src comp="416" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="739"><net_src comp="432" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="744"><net_src comp="435" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="749"><net_src comp="531" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="754"><net_src comp="451" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="496" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input1_val | {}
	Port: input2_val | {}
	Port: MOD_INDEX | {}
 - Input state : 
	Port: MUL_MOD.2 : input1_val | {1 }
	Port: MUL_MOD.2 : input2_val | {1 }
	Port: MUL_MOD.2 : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln17 : 1
		zext_ln18 : 1
		zext_ln19 : 1
		zext_ln20 : 1
		temp1 : 2
		temp2 : 2
		temp3 : 2
		temp4 : 2
	State 2
	State 3
		zext_ln30_1 : 1
		add_ln30 : 2
	State 4
	State 5
		zext_ln28 : 1
		res_mult : 2
		input1_low_1 : 3
		input1_high_1 : 3
	State 6
		input2_low_1 : 1
		zext_ln19_1 : 2
		input2_high_1 : 1
		sext_ln20 : 2
		zext_ln20_1 : 3
		temp1_1 : 3
		temp2_1 : 4
		temp3_1 : 3
		temp4_1 : 4
	State 7
		trunc_ln29 : 1
	State 8
		add_ln30_1 : 1
	State 9
		zext_ln28_1 : 1
		res_mult_shift : 2
		add_ln74 : 1
		res_mult_shift_part : 2
		trunc_ln3 : 3
	State 10
		input2_low_2 : 1
		zext_ln19_2 : 2
		input2_high_2 : 1
		zext_ln20_2 : 2
		temp1_2 : 3
		temp2_2 : 3
		temp3_2 : 3
		temp4_2 : 3
	State 11
	State 12
		zext_ln28_2 : 1
		zext_ln30_4 : 1
		add_ln30_2 : 2
		res_shift : 2
	State 13
	State 14
		zext_ln28_3 : 1
		sub_ln85 : 2
	State 15
		sub_ln89 : 1
		zext_ln90 : 1
		sub_ln90 : 2
		tmp_1 : 2
		tmp_2 : 3
		trunc_ln92_1 : 2
		trunc_ln92_2 : 3
		select_ln92 : 4
		select_ln92_1 : 5
		ret_ln94 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_146         |    1    |    67   |    2    |
|          |         grp_fu_152         |    1    |    67   |    2    |
|          |         grp_fu_158         |    1    |    67   |    2    |
|          |         grp_fu_253         |    1    |    67   |    2    |
|    mul   |         grp_fu_259         |    1    |    67   |    2    |
|          |         grp_fu_265         |    1    |    67   |    2    |
|          |         grp_fu_271         |    1    |    67   |    2    |
|          |         grp_fu_398         |    1    |    67   |    2    |
|          |         grp_fu_410         |    1    |    67   |    2    |
|          |         grp_fu_416         |    1    |    67   |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      res_shift_fu_435      |    0    |    0    |    71   |
|    sub   |       sub_ln85_fu_451      |    0    |    0    |    71   |
|          |       sub_ln89_fu_459      |    0    |    0    |    71   |
|          |       sub_ln90_fu_475      |    0    |    0    |    71   |
|----------|----------------------------|---------|---------|---------|
|          |       res_mult_fu_184      |    0    |    0    |    71   |
|          |      add_ln30_3_fu_287     |    0    |    0    |    39   |
|    add   |      add_ln30_1_fu_291     |    0    |    0    |    39   |
|          |    res_mult_shift_fu_327   |    0    |    0    |    71   |
|          |       add_ln74_fu_333      |    0    |    0    |    55   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln92_fu_507     |    0    |    0    |    32   |
|          |    select_ln92_1_fu_515    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    mux   |          m_fu_210          |    0    |    0    |    14   |
|          |         mod_fu_359         |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_523         |    1    |    0    |    0    |
|          |         grp_fu_531         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_84 |    0    |    0    |    0    |
|   read   | input2_val_read_read_fu_90 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      input2_low_fu_102     |    0    |    0    |    0    |
|          |      input1_low_fu_106     |    0    |    0    |    0    |
|          |     input2_low_1_fu_221    |    0    |    0    |    0    |
|   trunc  |      trunc_ln29_fu_277     |    0    |    0    |    0    |
|          |     input2_low_2_fu_370    |    0    |    0    |    0    |
|          |      trunc_ln92_fu_496     |    0    |    0    |    0    |
|          |     trunc_ln92_1_fu_499    |    0    |    0    |    0    |
|          |     trunc_ln92_2_fu_503    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln17_fu_110      |    0    |    0    |    0    |
|          |      zext_ln18_fu_124      |    0    |    0    |    0    |
|          |      zext_ln19_fu_128      |    0    |    0    |    0    |
|          |      zext_ln20_fu_142      |    0    |    0    |    0    |
|          |      zext_ln30_fu_164      |    0    |    0    |    0    |
|          |      zext_ln28_fu_180      |    0    |    0    |    0    |
|          |     zext_ln17_1_fu_225     |    0    |    0    |    0    |
|          |     zext_ln18_1_fu_228     |    0    |    0    |    0    |
|          |     zext_ln19_1_fu_231     |    0    |    0    |    0    |
|          |     zext_ln20_1_fu_249     |    0    |    0    |    0    |
|          |     zext_ln30_2_fu_281     |    0    |    0    |    0    |
|   zext   |     zext_ln30_3_fu_284     |    0    |    0    |    0    |
|          |     zext_ln28_1_fu_310     |    0    |    0    |    0    |
|          |     zext_ln17_2_fu_374     |    0    |    0    |    0    |
|          |     zext_ln17_3_fu_377     |    0    |    0    |    0    |
|          |     zext_ln19_2_fu_380     |    0    |    0    |    0    |
|          |     zext_ln20_2_fu_394     |    0    |    0    |    0    |
|          |      zext_ln24_fu_404      |    0    |    0    |    0    |
|          |     zext_ln24_1_fu_407     |    0    |    0    |    0    |
|          |     zext_ln28_2_fu_428     |    0    |    0    |    0    |
|          |     zext_ln30_5_fu_432     |    0    |    0    |    0    |
|          |     zext_ln28_3_fu_447     |    0    |    0    |    0    |
|          |      zext_ln89_fu_456      |    0    |    0    |    0    |
|          |      zext_ln90_fu_471      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     input1_high_fu_114     |    0    |    0    |    0    |
|          |     input2_high_fu_132     |    0    |    0    |    0    |
|          |     input1_low_1_fu_190    |    0    |    0    |    0    |
|partselect|    input1_high_1_fu_200    |    0    |    0    |    0    |
|          |    input2_high_1_fu_235    |    0    |    0    |    0    |
|          | res_mult_shift_part_fu_339 |    0    |    0    |    0    |
|          |      trunc_ln3_fu_349      |    0    |    0    |    0    |
|          |    input2_high_2_fu_384    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         sum1_fu_167        |    0    |    0    |    0    |
|          |         sum2_fu_173        |    0    |    0    |    0    |
|          |        sum1_1_fu_297       |    0    |    0    |    0    |
|          |        sum2_1_fu_303       |    0    |    0    |    0    |
|bitconcatenate|         tmp_fu_314         |    0    |    0    |    0    |
|          |      trunc_ln2_fu_320      |    0    |    0    |    0    |
|          |        sum1_2_fu_422       |    0    |    0    |    0    |
|          |        sum2_2_fu_440       |    0    |    0    |    0    |
|          |    zext_ln90_cast_fu_464   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln20_fu_245      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_1_fu_480        |    0    |    0    |    0    |
|          |        tmp_2_fu_488        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    12   |   670   |   671   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_539  |    2   |
|     add_ln30_1_reg_666    |   33   |
|     add_ln30_2_reg_746    |   33   |
|     add_ln30_3_reg_661    |   32   |
|      add_ln30_reg_589     |   33   |
|   input1_high_1_reg_604   |   16   |
|    input1_low_1_reg_599   |   16   |
|        mod_reg_683        |   31   |
|      res_mult_reg_594     |   64   |
|res_mult_shift_part_reg_671|   16   |
|     res_shift_reg_741     |   64   |
|      sub_ln85_reg_751     |   64   |
|      temp1_1_reg_633      |   32   |
|      temp1_2_reg_721      |   32   |
|       temp1_reg_569       |   32   |
|      temp2_1_reg_639      |   32   |
|       temp2_reg_574       |   32   |
|      temp3_1_reg_645      |   32   |
|      temp3_2_reg_726      |   32   |
|      temp4_1_reg_651      |   32   |
|      temp4_2_reg_731      |   31   |
|       temp4_reg_579       |   32   |
|     trunc_ln29_reg_656    |   16   |
|     trunc_ln3_reg_677     |   16   |
|    zext_ln17_1_reg_609    |   32   |
|    zext_ln17_2_reg_689    |   32   |
|    zext_ln17_3_reg_694    |   31   |
|     zext_ln17_reg_545     |   32   |
|    zext_ln18_1_reg_615    |   32   |
|     zext_ln18_reg_551     |   32   |
|    zext_ln19_1_reg_621    |   32   |
|    zext_ln19_2_reg_699    |   32   |
|     zext_ln19_reg_557     |   32   |
|    zext_ln20_1_reg_627    |   32   |
|    zext_ln20_2_reg_705    |   31   |
|     zext_ln20_reg_563     |   32   |
|    zext_ln24_1_reg_716    |   31   |
|     zext_ln24_reg_711     |   32   |
|    zext_ln30_5_reg_736    |   33   |
|     zext_ln30_reg_584     |   33   |
+---------------------------+--------+
|           Total           |  1266  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_146 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_146 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_152 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_152 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_158 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_158 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_253 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_253 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_259 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_259 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_265 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_265 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_271 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_271 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_398 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_398 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_410 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_410 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_416 |  p0  |   2  |  15  |   30   ||    9    |
| grp_fu_416 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_523 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_523 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_531 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_531 |  p1  |   3  |  15  |   45   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   795  || 38.3506 ||   226   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   670  |   671  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   226  |
|  Register |    -   |    -   |  1266  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   38   |  1936  |   897  |
+-----------+--------+--------+--------+--------+
