Source Block: oh/elink/hdl/emaxi.v@172:182@HdlIdDef
   wire [AW-1:0]       rxwr_srcaddr;

   wire [1:0] 	       rxrd_datamode;
   wire [3:0] 	       rxrd_ctrlmode;
   wire [AW-1:0]       rxrd_dstaddr;
   wire [AW-1:0]       rxrd_srcaddr;

   //#########################################################################
   //EMESH 2 PACKET CONVERSION
   //#########################################################################


Diff Content:
+ 177    wire [1:0] 	       txrr_datamode_fifo;
+ 177    wire [3:0] 	       txrr_ctrlmode_fifo;
+ 177    wire [31:0] 	       txrr_dstaddr_fifo;
+ 177    wire [2:0] 	       txrr_alignaddr_fifo;
+ 177    wire [103:0]        packet_out;   
+ 177    wire 	       fifo_prog_full;
+ 177    wire 	       fifo_full;   	
+ 177    wire 	       fifo_rd_en;
+ 177    wire 	       fifo_wr_en;

Clone Blocks:
Clone Blocks 1:
oh/etrace/dv/dut_etrace.v@44:54
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [3:0]		mi_ctrlmode;		// From e2p of packet2emesh.v
   wire [DW-1:0]	mi_data;		// From e2p of packet2emesh.v
   wire [1:0]		mi_datamode;		// From e2p of packet2emesh.v
   wire [AW-1:0]	mi_dstaddr;		// From e2p of packet2emesh.v
   wire [AW-1:0]	mi_srcaddr;		// From e2p of packet2emesh.v
   wire			mi_write;		// From e2p of packet2emesh.v
   // End of automatics
   

Clone Blocks 2:
oh/elink/hdl/emaxi.v@171:181
   wire [DW-1:0]       rxwr_data;
   wire [AW-1:0]       rxwr_srcaddr;

   wire [1:0] 	       rxrd_datamode;
   wire [3:0] 	       rxrd_ctrlmode;
   wire [AW-1:0]       rxrd_dstaddr;
   wire [AW-1:0]       rxrd_srcaddr;

   //#########################################################################
   //EMESH 2 PACKET CONVERSION
   //#########################################################################

Clone Blocks 3:
oh/elink/hdl/emaxi.v@170:180
   wire [AW-1:0]       rxwr_dstaddr;
   wire [DW-1:0]       rxwr_data;
   wire [AW-1:0]       rxwr_srcaddr;

   wire [1:0] 	       rxrd_datamode;
   wire [3:0] 	       rxrd_ctrlmode;
   wire [AW-1:0]       rxrd_dstaddr;
   wire [AW-1:0]       rxrd_srcaddr;

   //#########################################################################
   //EMESH 2 PACKET CONVERSION

