#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 20 14:14:08 2018
# Process ID: 5108
# Current directory: C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/top.vds
# Journal file: C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 365.871 ; gain = 98.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:14]
INFO: [Synth 8-3491] module 'clk' declared at 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:5' bound to instance 'clk1' of component 'clk' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:12]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/realtime/clk_wiz_0_stub.v:5' bound to instance 'clk1' of component 'clk_wiz_0' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/imports/new/clk.vhd:12]
INFO: [Synth 8-3491] module 'spi' declared at 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:6' bound to instance 'spi1' of component 'spi' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-638] synthesizing module 'spi' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:14]
WARNING: [Synth 8-614] signal 'edge' is read in the process but is not in the sensitivity list [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
WARNING: [Synth 8-614] signal 'dataSPI' is read in the process but is not in the sensitivity list [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
WARNING: [Synth 8-614] signal 'bit_number' is read in the process but is not in the sensitivity list [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'spi' (3#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:14]
INFO: [Synth 8-3491] module 'vga' declared at 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:7' bound to instance 'vga1' of component 'vga' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'vga' (4#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:14]
INFO: [Synth 8-3491] module 'image' declared at 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:7' bound to instance 'image1' of component 'image' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:75]
INFO: [Synth 8-638] synthesizing module 'image' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:14]
INFO: [Synth 8-4471] merging register 'blue_reg[3:0]' into 'green_reg[3:0]' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'image' (5#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/image.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/top.vhd:14]
WARNING: [Synth 8-3331] design image has unconnected port h_count[9]
WARNING: [Synth 8-3331] design image has unconnected port h_count[8]
WARNING: [Synth 8-3331] design image has unconnected port h_count[7]
WARNING: [Synth 8-3331] design image has unconnected port h_count[6]
WARNING: [Synth 8-3331] design image has unconnected port h_count[5]
WARNING: [Synth 8-3331] design image has unconnected port h_count[4]
WARNING: [Synth 8-3331] design image has unconnected port h_count[3]
WARNING: [Synth 8-3331] design image has unconnected port h_count[2]
WARNING: [Synth 8-3331] design image has unconnected port h_count[1]
WARNING: [Synth 8-3331] design image has unconnected port h_count[0]
WARNING: [Synth 8-3331] design image has unconnected port v_count[9]
WARNING: [Synth 8-3331] design image has unconnected port v_count[8]
WARNING: [Synth 8-3331] design image has unconnected port v_count[7]
WARNING: [Synth 8-3331] design image has unconnected port v_count[6]
WARNING: [Synth 8-3331] design image has unconnected port v_count[5]
WARNING: [Synth 8-3331] design image has unconnected port v_count[4]
WARNING: [Synth 8-3331] design image has unconnected port v_count[3]
WARNING: [Synth 8-3331] design image has unconnected port v_count[2]
WARNING: [Synth 8-3331] design image has unconnected port v_count[1]
WARNING: [Synth 8-3331] design image has unconnected port v_count[0]
WARNING: [Synth 8-3331] design spi has unconnected port clk100MHz
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 417.730 ; gain = 150.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 417.730 ; gain = 150.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Finished Parsing XDC File [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk1/clk1'
Parsing XDC File [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 754.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100MHz. (constraint file  C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/dcp1/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100MHz. (constraint file  C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/.Xil/Vivado-5108-DESKTOP-UBGEV9I/dcp1/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk1/clk1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "new_frame_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'new_frame_ready_reg' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:25]
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_reg' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'bit_number_reg' [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/spi.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module image 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element vga1/h_count_reg was removed.  [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element vga1/v_count_reg was removed.  [C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.srcs/sources_1/new/vga.vhd:25]
INFO: [Synth 8-5545] ROM "spi1/new_frame_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "spi1/bit_number" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vga1/vcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'image1/green_reg[0]' (FD) to 'image1/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'image1/green_reg[1]' (FD) to 'image1/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'image1/green_reg[2]' (FD) to 'image1/green_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\image1/green_reg[3] )
WARNING: [Synth 8-3332] Sequential element (spi1/new_frame_ready_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/rx_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (spi1/bit_number_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/Q3_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/clkstate_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clk1/edge_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (image1/green_reg[3]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk1/clk1/clk_out1' to pin 'clk1/clk1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 754.293 ; gain = 486.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |LUT2      |     6|
|3     |LUT3      |     6|
|4     |LUT4      |     7|
|5     |LUT5      |     6|
|6     |LUT6      |    13|
|7     |FDRE      |    24|
|8     |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    77|
|2     |  clk1   |clk    |     1|
|3     |  image1 |image  |     1|
|4     |  vga1   |vga    |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 760.363 ; gain = 156.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 760.363 ; gain = 493.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 764.355 ; gain = 508.465
INFO: [Common 17-1381] The checkpoint 'C:/Users/jobgr/stack/Computer/Documenten/GitHub/pong/FPGA/3d_pong/3d_pong.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 764.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 20 14:14:50 2018...
