

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sam3_pmc.h File Reference</div>  </div>
</div>
<div class="contents">

<p>SAM3 PMC hardware.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="macros_8h_source.html">cfg/macros.h</a>&gt;</code><br/>
<code>#include &lt;<a class="el" href="debug_8h_source.html">cfg/debug.h</a>&gt;</code><br/>
</div>
<p><a href="sam3__pmc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4e92bd47dc68cc81e62c344586a4cdfa">PMC_BASE</a>&#160;&#160;&#160;0x400E0400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC registers base.  <a href="#a4e92bd47dc68cc81e62c344586a4cdfa"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac57935782ff7a5f9fa5a901c53807896">PMC_SCER_OFF</a>&#160;&#160;&#160;0x00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC register offsets.  <a href="#ac57935782ff7a5f9fa5a901c53807896"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc651075be14efbb6c4e24830e3c6684"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCDR_OFF" ref="adc651075be14efbb6c4e24830e3c6684" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#adc651075be14efbb6c4e24830e3c6684">PMC_SCDR_OFF</a>&#160;&#160;&#160;0x04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aced1a9af18e26cc854bb85095753097a"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCSR_OFF" ref="aced1a9af18e26cc854bb85095753097a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aced1a9af18e26cc854bb85095753097a">PMC_SCSR_OFF</a>&#160;&#160;&#160;0x08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3a447ed945819e9e4d741d137563295"></a><!-- doxytag: member="sam3_pmc.h::PMC_MOR_OFF" ref="ad3a447ed945819e9e4d741d137563295" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad3a447ed945819e9e4d741d137563295">PMC_MOR_OFF</a>&#160;&#160;&#160;0x20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dc396562c2cb421c6c3f126998adcad"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCFR_OFF" ref="a9dc396562c2cb421c6c3f126998adcad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9dc396562c2cb421c6c3f126998adcad">PMC_MCFR_OFF</a>&#160;&#160;&#160;0x24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Clock Frequency Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8cf62f8e73b4c8c9fcc0aa84cebcc87"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_OFF" ref="ab8cf62f8e73b4c8c9fcc0aa84cebcc87" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab8cf62f8e73b4c8c9fcc0aa84cebcc87">PMC_MCKR_OFF</a>&#160;&#160;&#160;0x30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa296bf2932d0b15f2a34a80fec65e473"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_OFF" ref="aa296bf2932d0b15f2a34a80fec65e473" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa296bf2932d0b15f2a34a80fec65e473">PMC_IER_OFF</a>&#160;&#160;&#160;0x60</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a159dcfa85d83a98c45edcb340596a7e1"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_OFF" ref="a159dcfa85d83a98c45edcb340596a7e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a159dcfa85d83a98c45edcb340596a7e1">PMC_IDR_OFF</a>&#160;&#160;&#160;0x64</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b621b2f1370008816dd0f520ec95fe"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_OFF" ref="a10b621b2f1370008816dd0f520ec95fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a10b621b2f1370008816dd0f520ec95fe">PMC_SR_OFF</a>&#160;&#160;&#160;0x68</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82850084e926bad22ee439d84d02ab00"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_OFF" ref="a82850084e926bad22ee439d84d02ab00" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a82850084e926bad22ee439d84d02ab00">PMC_IMR_OFF</a>&#160;&#160;&#160;0x6C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f1321122a3f5d8f3470239bed0a3128"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_OFF" ref="a9f1321122a3f5d8f3470239bed0a3128" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9f1321122a3f5d8f3470239bed0a3128">PMC_FSMR_OFF</a>&#160;&#160;&#160;0x70</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd7aeb99047717c4c4b2cb1d3371a702"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_OFF" ref="acd7aeb99047717c4c4b2cb1d3371a702" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#acd7aeb99047717c4c4b2cb1d3371a702">PMC_FSPR_OFF</a>&#160;&#160;&#160;0x74</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Polarity Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27b4091c2cb7d8bdda599aa2b5a4f811"></a><!-- doxytag: member="sam3_pmc.h::PMC_FOCR_OFF" ref="a27b4091c2cb7d8bdda599aa2b5a4f811" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a27b4091c2cb7d8bdda599aa2b5a4f811">PMC_FOCR_OFF</a>&#160;&#160;&#160;0x78</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault Output Clear Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15257a336fb9922766b51cce3680bcaf"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR_OFF" ref="a15257a336fb9922766b51cce3680bcaf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a15257a336fb9922766b51cce3680bcaf">PMC_WPMR_OFF</a>&#160;&#160;&#160;0xE4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ae012e6cb85096cbc3f0131e6769440"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPSR_OFF" ref="a9ae012e6cb85096cbc3f0131e6769440" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9ae012e6cb85096cbc3f0131e6769440">PMC_WPSR_OFF</a>&#160;&#160;&#160;0xE8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect Status Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef92710edc79f8934cef87b4f75587b0"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK0_ID" ref="aef92710edc79f8934cef87b4f75587b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aef92710edc79f8934cef87b4f75587b0">PMC_PCK0_ID</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock ids. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08038278030dc12e3276fecf260232d4"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK1_ID" ref="a08038278030dc12e3276fecf260232d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a08038278030dc12e3276fecf260232d4">PMC_PCK1_ID</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock ids. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c8d748e32ec9662cbd209e54f8603a7"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK2_ID" ref="a0c8d748e32ec9662cbd209e54f8603a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0c8d748e32ec9662cbd209e54f8603a7">PMC_PCK2_ID</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock ids. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a67041b38199ca237da64ae011be2f3d5">PMC_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock status.  <a href="#a67041b38199ca237da64ae011be2f3d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75692fa03f715930ce1f5608e6926716"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCKRDY1" ref="a75692fa03f715930ce1f5608e6926716" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a75692fa03f715930ce1f5608e6926716">PMC_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 1 ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74dde1449f9a560230d349dfc428c6da"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCKRDY2" ref="a74dde1449f9a560230d349dfc428c6da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a74dde1449f9a560230d349dfc428c6da">PMC_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable clock 2 ready. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">PMC_SCER</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PMC registers.  <a href="#aacd36b77ddfa06bec89a6cd95c831e92"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4807f134f3d0d90daa37f59220f6a83"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCDR" ref="aa4807f134f3d0d90daa37f59220f6a83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">PMC_SCDR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72b837f4a2dfe540e16e049c3a20155f"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCSR" ref="a72b837f4a2dfe540e16e049c3a20155f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">PMC_SCSR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Clock Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a108629f56688058183fff4032ed2a7dd"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR" ref="a108629f56688058183fff4032ed2a7dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a108629f56688058183fff4032ed2a7dd">CKGR_MOR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_MOR_OFF )))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac41ecef7cbcca0567b1bdf0bcbd1e745"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MCFR" ref="ac41ecef7cbcca0567b1bdf0bcbd1e745" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">CKGR_MCFR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_MCFR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Clock Frequency Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314a6e99b335233bb6335868cf5ea446"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR" ref="a314a6e99b335233bb6335868cf5ea446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446">PMC_MCKR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_MCKR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c2d24c6c42778ac54cffb0b264c641f"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER" ref="a4c2d24c6c42778ac54cffb0b264c641f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">PMC_IER</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IER_OFF )))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae23a907cb7ef6560bf055246a7465722"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR" ref="ae23a907cb7ef6560bf055246a7465722" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae23a907cb7ef6560bf055246a7465722">PMC_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IDR_OFF )))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Disable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa809adcd1690770e60a2395914c18887"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR" ref="aa809adcd1690770e60a2395914c18887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa809adcd1690770e60a2395914c18887">PMC_SR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SR_OFF  )))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59741d665166a51370dad4f6bc48431c"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR" ref="a59741d665166a51370dad4f6bc48431c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a59741d665166a51370dad4f6bc48431c">PMC_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_IMR_OFF )))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Mask Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ebcbf2711fde885581ff074e4669f54"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR" ref="a1ebcbf2711fde885581ff074e4669f54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a1ebcbf2711fde885581ff074e4669f54">PMC_FSMR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_FSMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ab17f88d2105b20d324714119f2411b"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR" ref="a8ab17f88d2105b20d324714119f2411b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a8ab17f88d2105b20d324714119f2411b">PMC_FSPR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_FSPR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Polarity Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeed5116161fed05fe043c01061b26fdd"></a><!-- doxytag: member="sam3_pmc.h::PMC_FOCR" ref="aeed5116161fed05fe043c01061b26fdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeed5116161fed05fe043c01061b26fdd">PMC_FOCR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_FOCR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fault Output Clear Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b109e32ca6b05391a287de746ce2be"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR" ref="ac2b109e32ca6b05391a287de746ce2be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac2b109e32ca6b05391a287de746ce2be">PMC_WPMR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_WPMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect Mode Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2afdbc7466006cef4ee360c98d9fae7e"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPSR" ref="a2afdbc7466006cef4ee360c98d9fae7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a2afdbc7466006cef4ee360c98d9fae7e">PMC_WPSR</a>&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_WPSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect Status Register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae45b5a1bc47f5ae6c583a28e0abbf008">PMC_SCER_PCK0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_SCER register.  <a href="#ae45b5a1bc47f5ae6c583a28e0abbf008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e4fb5bfac14f33c79cd9c544b615a24"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCER_PCK1" ref="a7e4fb5bfac14f33c79cd9c544b615a24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a7e4fb5bfac14f33c79cd9c544b615a24">PMC_SCER_PCK1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 1 Output Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50b5c54beb192dbe558ca65acf0b4302"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCER_PCK2" ref="a50b5c54beb192dbe558ca65acf0b4302" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a50b5c54beb192dbe558ca65acf0b4302">PMC_SCER_PCK2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 2 Output Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9369a0afa9e84879986ef3520e5c336f">PMC_SCDR_PCK0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_SCDR register.  <a href="#a9369a0afa9e84879986ef3520e5c336f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e56788de94ca08e9da777cc2a1c325d"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCDR_PCK1" ref="a6e56788de94ca08e9da777cc2a1c325d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6e56788de94ca08e9da777cc2a1c325d">PMC_SCDR_PCK1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 1 Output Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83c2dc788d1adb2240ff22467939144a"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCDR_PCK2" ref="a83c2dc788d1adb2240ff22467939144a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a83c2dc788d1adb2240ff22467939144a">PMC_SCDR_PCK2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 2 Output Disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6eabb3e97d15e03c3d972905170d971c">PMC_SCSR_PCK0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_SCSR register.  <a href="#a6eabb3e97d15e03c3d972905170d971c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb9d3d3ebc60d5e7c5770b2ff71c6279"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCSR_PCK1" ref="aeb9d3d3ebc60d5e7c5770b2ff71c6279" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeb9d3d3ebc60d5e7c5770b2ff71c6279">PMC_SCSR_PCK1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 1 Output Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab940ccf3130ecb8a67ca288ac82e6ee6"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCSR_PCK2" ref="ab940ccf3130ecb8a67ca288ac82e6ee6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab940ccf3130ecb8a67ca288ac82e6ee6">PMC_SCSR_PCK2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock 2 Output Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab26d4c9e71b22e36955d8cf672d2b5ce">CKGR_MOR_MOSCXTEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#ab26d4c9e71b22e36955d8cf672d2b5ce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae14b847f323d0724a35baa93f5ed7933"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCXTBY" ref="ae14b847f323d0724a35baa93f5ed7933" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae14b847f323d0724a35baa93f5ed7933">CKGR_MOR_MOSCXTBY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Crystal Oscillator Bypass. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d4e91e3f7fa4bb51841ac6d9776a639"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_WAITMODE" ref="a0d4e91e3f7fa4bb51841ac6d9776a639" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0d4e91e3f7fa4bb51841ac6d9776a639">CKGR_MOR_WAITMODE</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait Mode Command. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af83c14c0c2fc1939f462489c9e7ff28c"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCEN" ref="af83c14c0c2fc1939f462489c9e7ff28c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af83c14c0c2fc1939f462489c9e7ff28c">CKGR_MOR_MOSCRCEN</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Oscillator Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#adfa4218b35150217109c538979af3e0c">CKGR_MOR_MOSCRCF_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#adfa4218b35150217109c538979af3e0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92e6c654b056a839ac64fb2c26ce85a5"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF_MASK" ref="a92e6c654b056a839ac64fb2c26ce85a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a92e6c654b056a839ac64fb2c26ce85a5">CKGR_MOR_MOSCRCF_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Oscillator Frequency Selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aad17af413878fe8e9865eda83214e6a3">CKGR_MOR_MOSCRCF</a>(value)&#160;&#160;&#160;((CKGR_MOR_MOSCRCF_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#aad17af413878fe8e9865eda83214e6a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeabe957f8449d2e75a78e61d0522106d">CKGR_MOR_MOSCRCF_4MHZ</a>&#160;&#160;&#160;(0x0 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#aeabe957f8449d2e75a78e61d0522106d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af234690e92f0ac88542d9c98665b0d65">CKGR_MOR_MOSCRCF_8MHZ</a>&#160;&#160;&#160;(0x1 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#af234690e92f0ac88542d9c98665b0d65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a53dc20223304621a866a80379386318e">CKGR_MOR_MOSCRCF_12MHZ</a>&#160;&#160;&#160;(0x2 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#a53dc20223304621a866a80379386318e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6c52d471b253f2b9e61db259da4e8342">CKGR_MOR_MOSCXTST_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#a6c52d471b253f2b9e61db259da4e8342"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc45d22a1ccfa8d00e8cacc1d48c7f14"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCXTST_MASK" ref="acc45d22a1ccfa8d00e8cacc1d48c7f14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#acc45d22a1ccfa8d00e8cacc1d48c7f14">CKGR_MOR_MOSCXTST_MASK</a>&#160;&#160;&#160;(0xff &lt;&lt; CKGR_MOR_MOSCXTST_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Crystal Oscillator Start-up Time. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6ff4c5a00cbdfc5bad9f7f2a482e2ef2">CKGR_MOR_MOSCXTST</a>(value)&#160;&#160;&#160;((CKGR_MOR_MOSCXTST_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#a6ff4c5a00cbdfc5bad9f7f2a482e2ef2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac14f7f2c2410e10a84c9135bad762042">CKGR_MOR_KEY_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#ac14f7f2c2410e10a84c9135bad762042"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2faf279ea558b8580434889bc6aa7d47"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_KEY_MASK" ref="a2faf279ea558b8580434889bc6aa7d47" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a2faf279ea558b8580434889bc6aa7d47">CKGR_MOR_KEY_MASK</a>&#160;&#160;&#160;(0xffu &lt;&lt; CKGR_MOR_KEY_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Password. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae1b69b2332a2f424eecbd61f6d038fbd">CKGR_MOR_KEY</a>(value)&#160;&#160;&#160;((CKGR_MOR_KEY_MASK &amp; ((value) &lt;&lt; CKGR_MOR_KEY_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MOR register.  <a href="#ae1b69b2332a2f424eecbd61f6d038fbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1d09a0e1aea4606def1a71287833035"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCSEL" ref="aa1d09a0e1aea4606def1a71287833035" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa1d09a0e1aea4606def1a71287833035">CKGR_MOR_MOSCSEL</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb0661f3af5679f457c07a3a3ace4af4"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_CFDEN" ref="adb0661f3af5679f457c07a3a3ace4af4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#adb0661f3af5679f457c07a3a3ace4af4">CKGR_MOR_CFDEN</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a24706a5aaceaa6c4538c1c04a818b02a">CKGR_MCFR_MAINF_MASK</a>&#160;&#160;&#160;0xffff</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_MCFR register.  <a href="#a24706a5aaceaa6c4538c1c04a818b02a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e1266d112bc784de35e25c613f827eb"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MCFR_MAINFRDY" ref="a7e1266d112bc784de35e25c613f827eb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a7e1266d112bc784de35e25c613f827eb">CKGR_MCFR_MAINFRDY</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Clock Ready. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a51d59ac2deb23aa4dfa756069883570a">CKGR_PLLR_DIV_MASK</a>&#160;&#160;&#160;0xff</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a51d59ac2deb23aa4dfa756069883570a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a787395773077f944cec45dfaba554fd9">CKGR_PLLR_DIV</a>(value)&#160;&#160;&#160;(CKGR_PLLR_DIV_MASK &amp; (value))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a787395773077f944cec45dfaba554fd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6f3961f57e4a60912745c266a315c7f4">CKGR_PLLR_PLLCOUNT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a6f3961f57e4a60912745c266a315c7f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64d3e310e116031ce8122a2501fa45f9"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_PLLCOUNT_MASK" ref="a64d3e310e116031ce8122a2501fa45f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a64d3e310e116031ce8122a2501fa45f9">CKGR_PLLR_PLLCOUNT_MASK</a>&#160;&#160;&#160;(0x3f &lt;&lt; CKGR_PLLR_PLLCOUNT_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Counter mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5c3590477e15d8b9b0ba405c116c5db5">CKGR_PLLR_PLLCOUNT</a>(value)&#160;&#160;&#160;(CKGR_PLLR_PLLCOUNT_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_PLLCOUNT_SHIFT))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a5c3590477e15d8b9b0ba405c116c5db5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a631f7e0ea148b6c0e72f063e065a3d30">CKGR_PLLR_MUL_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a631f7e0ea148b6c0e72f063e065a3d30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81d6036faba4bfe1a9def5ba3d33905c"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_MUL_MASK" ref="a81d6036faba4bfe1a9def5ba3d33905c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a81d6036faba4bfe1a9def5ba3d33905c">CKGR_PLLR_MUL_MASK</a>&#160;&#160;&#160;(0x7ff &lt;&lt; CKGR_PLLR_MUL_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Multiplier mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a42b1fad22287f9cb841f8f12de22d8b3">CKGR_PLLR_MUL</a>(value)&#160;&#160;&#160;(CKGR_PLLR_MUL_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_MUL_SHIFT))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a42b1fad22287f9cb841f8f12de22d8b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a21c4e90338aff95bad6e73c3c60e4efa">CKGR_PLLR_STUCKTO1</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in CKGR_PLLR register.  <a href="#a21c4e90338aff95bad6e73c3c60e4efa"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5c99222c9a9cf7d95321553581a831d4">PMC_MCKR_CSS_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_MCKR register.  <a href="#a5c99222c9a9cf7d95321553581a831d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac30f30d82aa0a8e6ffd94e278d561b84"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_CSS_SLOW_CLK" ref="ac30f30d82aa0a8e6ffd94e278d561b84" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac30f30d82aa0a8e6ffd94e278d561b84">PMC_MCKR_CSS_SLOW_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1083253fbc37fcfcc9aa078dbc35f067"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_CSS_MAIN_CLK" ref="a1083253fbc37fcfcc9aa078dbc35f067" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a1083253fbc37fcfcc9aa078dbc35f067">PMC_MCKR_CSS_MAIN_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5451a2059b0611c9f884fc587a68aaa0"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_CSS_PLL_CLK" ref="a5451a2059b0611c9f884fc587a68aaa0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5451a2059b0611c9f884fc587a68aaa0">PMC_MCKR_CSS_PLL_CLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a877a32d9bbb1e9f1f46882ef2d353bd4">PMC_MCKR_PRES_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_MCKR register.  <a href="#a877a32d9bbb1e9f1f46882ef2d353bd4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b884a47945bd44f0e796b116545141a"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_MASK" ref="a5b884a47945bd44f0e796b116545141a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5b884a47945bd44f0e796b116545141a">PMC_MCKR_PRES_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor Clock Prescaler mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88f74671cd522397fd786a2ff03bfd6b"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK" ref="a88f74671cd522397fd786a2ff03bfd6b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a88f74671cd522397fd786a2ff03bfd6b">PMC_MCKR_PRES_CLK</a>&#160;&#160;&#160;(0x0 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e304039640aaab4c22e5226c0b21f41"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_2" ref="a1e304039640aaab4c22e5226c0b21f41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a1e304039640aaab4c22e5226c0b21f41">PMC_MCKR_PRES_CLK_2</a>&#160;&#160;&#160;(0x1 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e5f5657a40b36bdb8cf9c194d071b78"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_4" ref="a0e5f5657a40b36bdb8cf9c194d071b78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0e5f5657a40b36bdb8cf9c194d071b78">PMC_MCKR_PRES_CLK_4</a>&#160;&#160;&#160;(0x2 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6733179b1d3014df5d1a5e39faebf3c"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_8" ref="ac6733179b1d3014df5d1a5e39faebf3c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac6733179b1d3014df5d1a5e39faebf3c">PMC_MCKR_PRES_CLK_8</a>&#160;&#160;&#160;(0x3 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d7ab99a5fd4c91a6b9d73c60cabdb51"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_16" ref="a0d7ab99a5fd4c91a6b9d73c60cabdb51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0d7ab99a5fd4c91a6b9d73c60cabdb51">PMC_MCKR_PRES_CLK_16</a>&#160;&#160;&#160;(0x4 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc17a93badac7dbfd366a583312c04f"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_32" ref="a6fc17a93badac7dbfd366a583312c04f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6fc17a93badac7dbfd366a583312c04f">PMC_MCKR_PRES_CLK_32</a>&#160;&#160;&#160;(0x5 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad808a234a1b8256c9849e73ce629c087"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_64" ref="ad808a234a1b8256c9849e73ce629c087" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad808a234a1b8256c9849e73ce629c087">PMC_MCKR_PRES_CLK_64</a>&#160;&#160;&#160;(0x6 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 64. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e626b5b53297fc7304e8ca9a74e0778"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_CLK_3" ref="a8e626b5b53297fc7304e8ca9a74e0778" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a8e626b5b53297fc7304e8ca9a74e0778">PMC_MCKR_PRES_CLK_3</a>&#160;&#160;&#160;(0x7 &lt;&lt; PMC_MCKR_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae671c703c3ad6458fd4796a78b4cbdeb"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PLLDIV2" ref="ae671c703c3ad6458fd4796a78b4cbdeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae671c703c3ad6458fd4796a78b4cbdeb">PMC_MCKR_PLLDIV2</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Divisor by 2. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab7a83bd4a7e5264e930593611c373575">PMC_PCK_CSS_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_PCK[3] register.  <a href="#ab7a83bd4a7e5264e930593611c373575"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaf798ce15f243b85ffcd8b492dc1630"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_CSS_SLOW" ref="adaf798ce15f243b85ffcd8b492dc1630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#adaf798ce15f243b85ffcd8b492dc1630">PMC_PCK_CSS_SLOW</a>&#160;&#160;&#160;0x0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1ce1b24b5eb439e29d7e99503310136"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_CSS_MAIN" ref="ae1ce1b24b5eb439e29d7e99503310136" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae1ce1b24b5eb439e29d7e99503310136">PMC_PCK_CSS_MAIN</a>&#160;&#160;&#160;0x1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa2e8597ddb6680b57a32c6a8ae01938"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_CSS_PLL" ref="afa2e8597ddb6680b57a32c6a8ae01938" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#afa2e8597ddb6680b57a32c6a8ae01938">PMC_PCK_CSS_PLL</a>&#160;&#160;&#160;0x2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34161a5c27e914a675d3d0d99be23f6c"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_CSS_MCK" ref="a34161a5c27e914a675d3d0d99be23f6c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a34161a5c27e914a675d3d0d99be23f6c">PMC_PCK_CSS_MCK</a>&#160;&#160;&#160;0x4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock is selected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa696fb8980c00435a4bd1a90b5541521">PMC_PCK_PRES_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_PCK[3] register.  <a href="#aa696fb8980c00435a4bd1a90b5541521"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad1dec3e94fecc7566577e94d31787f4"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_MASK" ref="aad1dec3e94fecc7566577e94d31787f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aad1dec3e94fecc7566577e94d31787f4">PMC_PCK_PRES_MASK</a>&#160;&#160;&#160;(0x7 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Prescaler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1df628eaffe57ed5f555ab2a5ec7fbd"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK" ref="af1df628eaffe57ed5f555ab2a5ec7fbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af1df628eaffe57ed5f555ab2a5ec7fbd">PMC_PCK_PRES_CLK</a>&#160;&#160;&#160;(0x0 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad05118a343a478e9cf56d7aba682aa16"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_2" ref="ad05118a343a478e9cf56d7aba682aa16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad05118a343a478e9cf56d7aba682aa16">PMC_PCK_PRES_CLK_2</a>&#160;&#160;&#160;(0x1 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae89e0e45a8aaeeab1907e7a9eb0f8b9d"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_4" ref="ae89e0e45a8aaeeab1907e7a9eb0f8b9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae89e0e45a8aaeeab1907e7a9eb0f8b9d">PMC_PCK_PRES_CLK_4</a>&#160;&#160;&#160;(0x2 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80accd7bdbb4ffd96ce17f1b25312354"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_8" ref="a80accd7bdbb4ffd96ce17f1b25312354" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a80accd7bdbb4ffd96ce17f1b25312354">PMC_PCK_PRES_CLK_8</a>&#160;&#160;&#160;(0x3 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13c7ca8e17d1dc9e2c8b19faa77d1558"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_16" ref="a13c7ca8e17d1dc9e2c8b19faa77d1558" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a13c7ca8e17d1dc9e2c8b19faa77d1558">PMC_PCK_PRES_CLK_16</a>&#160;&#160;&#160;(0x4 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9cbcbb0a3c229364e460b3f8042ec68"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_32" ref="ab9cbcbb0a3c229364e460b3f8042ec68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab9cbcbb0a3c229364e460b3f8042ec68">PMC_PCK_PRES_CLK_32</a>&#160;&#160;&#160;(0x5 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a463d8a0aaf69b933e114599799b4fda4"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_CLK_64" ref="a463d8a0aaf69b933e114599799b4fda4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a463d8a0aaf69b933e114599799b4fda4">PMC_PCK_PRES_CLK_64</a>&#160;&#160;&#160;(0x6 &lt;&lt; PMC_PCK_PRES_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selected clock divided by 64. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a335fb6de7476031032d6ed677216309a">PMC_IER_MOSCXTS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_IER register.  <a href="#a335fb6de7476031032d6ed677216309a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cc56143ffe03a492f92640f18331cde"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_LOCK" ref="a5cc56143ffe03a492f92640f18331cde" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5cc56143ffe03a492f92640f18331cde">PMC_IER_LOCK</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Lock Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a253504df313ab46d981bfb0658fce97b"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_MCKRDY" ref="a253504df313ab46d981bfb0658fce97b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a253504df313ab46d981bfb0658fce97b">PMC_IER_MCKRDY</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Ready Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4dc63611af547b0f83ab274c2d4752e"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_PCKRDY0" ref="af4dc63611af547b0f83ab274c2d4752e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af4dc63611af547b0f83ab274c2d4752e">PMC_IER_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 0 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeab0f98979c5b8f870eeee57982c244"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_PCKRDY1" ref="aeeab0f98979c5b8f870eeee57982c244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeeab0f98979c5b8f870eeee57982c244">PMC_IER_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 1 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24a074ed0f89ac6b1509943b02659d3b"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_PCKRDY2" ref="a24a074ed0f89ac6b1509943b02659d3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a24a074ed0f89ac6b1509943b02659d3b">PMC_IER_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 2 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49fddd4922d096f93940f1315798b2f0"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_MOSCSELS" ref="a49fddd4922d096f93940f1315798b2f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a49fddd4922d096f93940f1315798b2f0">PMC_IER_MOSCSELS</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Selection Status Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7be59432ed75edc559d72c9c76105086"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_MOSCRCS" ref="a7be59432ed75edc559d72c9c76105086" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a7be59432ed75edc559d72c9c76105086">PMC_IER_MOSCRCS</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Status Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa104b6a188d4891de1fab952412f6493"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_CFDEV" ref="aa104b6a188d4891de1fab952412f6493" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aa104b6a188d4891de1fab952412f6493">PMC_IER_CFDEV</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Event Interrupt Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a091e3936658c1e6f5c29d7b58c956b85">PMC_IDR_MOSCXTS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_IDR register.  <a href="#a091e3936658c1e6f5c29d7b58c956b85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a7d1b799cf5d8eb40aee8e04606ba1d"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_LOCK" ref="a4a7d1b799cf5d8eb40aee8e04606ba1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4a7d1b799cf5d8eb40aee8e04606ba1d">PMC_IDR_LOCK</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Lock Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad923488932cac3d9d6f156b7ccc78e52"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_MCKRDY" ref="ad923488932cac3d9d6f156b7ccc78e52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad923488932cac3d9d6f156b7ccc78e52">PMC_IDR_MCKRDY</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Ready Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6c95ab23e8b9ad179d3db96fa6c5d7b"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_PCKRDY0" ref="ac6c95ab23e8b9ad179d3db96fa6c5d7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac6c95ab23e8b9ad179d3db96fa6c5d7b">PMC_IDR_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 0 Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41d50baa84ca59665f79584f6c769f54"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_PCKRDY1" ref="a41d50baa84ca59665f79584f6c769f54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a41d50baa84ca59665f79584f6c769f54">PMC_IDR_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 1 Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b5f0b5c79321b5b99ab7f2fdeda0ed1"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_PCKRDY2" ref="a3b5f0b5c79321b5b99ab7f2fdeda0ed1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3b5f0b5c79321b5b99ab7f2fdeda0ed1">PMC_IDR_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 2 Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b8f0026fb52e9ef54f6fa9711251a47"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_MOSCSELS" ref="a4b8f0026fb52e9ef54f6fa9711251a47" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4b8f0026fb52e9ef54f6fa9711251a47">PMC_IDR_MOSCSELS</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Selection Status Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f474ee8ee020e8615af78dc15a94f4f"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_MOSCRCS" ref="a0f474ee8ee020e8615af78dc15a94f4f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0f474ee8ee020e8615af78dc15a94f4f">PMC_IDR_MOSCRCS</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Status Interrupt Disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5c4de338e4ef9731b57b234acc8aec2"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_CFDEV" ref="ad5c4de338e4ef9731b57b234acc8aec2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad5c4de338e4ef9731b57b234acc8aec2">PMC_IDR_CFDEV</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Event Interrupt Disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a8fc9ea4663e676dba2f1ce4025589743">PMC_SR_MOSCXTS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_SR register.  <a href="#a8fc9ea4663e676dba2f1ce4025589743"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad28d788f7a8db49f9028568ff8affc95"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_LOCK" ref="ad28d788f7a8db49f9028568ff8affc95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad28d788f7a8db49f9028568ff8affc95">PMC_SR_LOCK</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Lock Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae742c07d37e3011571a705ca768a5fee"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_MCKRDY" ref="ae742c07d37e3011571a705ca768a5fee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae742c07d37e3011571a705ca768a5fee">PMC_SR_MCKRDY</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3457d80fc8da68f5e954ab338f49fa22"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_OSCSELS" ref="a3457d80fc8da68f5e954ab338f49fa22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3457d80fc8da68f5e954ab338f49fa22">PMC_SR_OSCSELS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow Clock Oscillator Selection. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93e796516593a50d41d0aed02d2f0a27"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_PCKRDY0" ref="a93e796516593a50d41d0aed02d2f0a27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a93e796516593a50d41d0aed02d2f0a27">PMC_SR_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02a40065bfafdb6c76cb8618e00091c1"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_PCKRDY1" ref="a02a40065bfafdb6c76cb8618e00091c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a02a40065bfafdb6c76cb8618e00091c1">PMC_SR_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a838da836c3f0f5774e9ecae5138efe5c"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_PCKRDY2" ref="a838da836c3f0f5774e9ecae5138efe5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a838da836c3f0f5774e9ecae5138efe5c">PMC_SR_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac975de9eb7b93e8ad0b11e7cd6241c4e"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_MOSCSELS" ref="ac975de9eb7b93e8ad0b11e7cd6241c4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac975de9eb7b93e8ad0b11e7cd6241c4e">PMC_SR_MOSCSELS</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Selection Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3934311ed8c252aa3a4e4efe277988a"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_MOSCRCS" ref="ae3934311ed8c252aa3a4e4efe277988a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ae3934311ed8c252aa3a4e4efe277988a">PMC_SR_MOSCRCS</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Oscillator Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3adcbc5d4ac14b059a8fa1bdc190b0b0"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_CFDEV" ref="a3adcbc5d4ac14b059a8fa1bdc190b0b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3adcbc5d4ac14b059a8fa1bdc190b0b0">PMC_SR_CFDEV</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Event. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76baf0ac10e0387d96168f44b4580dff"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_CFDS" ref="a76baf0ac10e0387d96168f44b4580dff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a76baf0ac10e0387d96168f44b4580dff">PMC_SR_CFDS</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a643598dc51cd165a73738e4de195df0e"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_FOS" ref="a643598dc51cd165a73738e4de195df0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a643598dc51cd165a73738e4de195df0e">PMC_SR_FOS</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Fault Output Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#afb541277a0491ee6609499bd2ad386a5">PMC_IMR_MOSCXTS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_IMR register.  <a href="#afb541277a0491ee6609499bd2ad386a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8ebbbee044b479f7dc7b65b95ecdcc4"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_LOCK" ref="ad8ebbbee044b479f7dc7b65b95ecdcc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad8ebbbee044b479f7dc7b65b95ecdcc4">PMC_IMR_LOCK</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Lock Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10cbc612871c8036495de27989a24a82"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_MCKRDY" ref="a10cbc612871c8036495de27989a24a82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a10cbc612871c8036495de27989a24a82">PMC_IMR_MCKRDY</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master Clock Ready Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31f003d970a773e7eb1649c26aed0a68"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_PCKRDY0" ref="a31f003d970a773e7eb1649c26aed0a68" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a31f003d970a773e7eb1649c26aed0a68">PMC_IMR_PCKRDY0</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 0 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac34959a795514620271d158871cf835d"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_PCKRDY1" ref="ac34959a795514620271d158871cf835d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac34959a795514620271d158871cf835d">PMC_IMR_PCKRDY1</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 1 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a900f4f1c6b07e3713ce4a4935eea5fee"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_PCKRDY2" ref="a900f4f1c6b07e3713ce4a4935eea5fee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a900f4f1c6b07e3713ce4a4935eea5fee">PMC_IMR_PCKRDY2</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable Clock Ready 2 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42aecdc82c4cbec841e4d8a23fdc8bcb"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_MOSCSELS" ref="a42aecdc82c4cbec841e4d8a23fdc8bcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a42aecdc82c4cbec841e4d8a23fdc8bcb">PMC_IMR_MOSCSELS</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main Oscillator Selection Status Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3af16d5749c9d5fccbd0a6f736b1b431"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_MOSCRCS" ref="a3af16d5749c9d5fccbd0a6f736b1b431" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3af16d5749c9d5fccbd0a6f736b1b431">PMC_IMR_MOSCRCS</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main On-Chip RC Status Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc35a7393eef5393b500fc89a154cafc"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_CFDEV" ref="abc35a7393eef5393b500fc89a154cafc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#abc35a7393eef5393b500fc89a154cafc">PMC_IMR_CFDEV</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Failure Detector Event Interrupt Mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a12706f73e66ce05cbb86fcc4a90ffcb2">PMC_FSMR_FSTT0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_FSMR register.  <a href="#a12706f73e66ce05cbb86fcc4a90ffcb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ea2a7647ca3147fd349b666b3da4a3a"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT1" ref="a9ea2a7647ca3147fd349b666b3da4a3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9ea2a7647ca3147fd349b666b3da4a3a">PMC_FSMR_FSTT1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc48683196af6e41928ef97958820bc"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT2" ref="abfc48683196af6e41928ef97958820bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#abfc48683196af6e41928ef97958820bc">PMC_FSMR_FSTT2</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a209ebf830fe0d38dec72a4157c8c0285"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT3" ref="a209ebf830fe0d38dec72a4157c8c0285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a209ebf830fe0d38dec72a4157c8c0285">PMC_FSMR_FSTT3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca1b1aa6cc30dfe611abc2f68c1225f"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT4" ref="a6ca1b1aa6cc30dfe611abc2f68c1225f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a6ca1b1aa6cc30dfe611abc2f68c1225f">PMC_FSMR_FSTT4</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bac35f07a6ff0faaf033f61b161f936"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT5" ref="a9bac35f07a6ff0faaf033f61b161f936" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a9bac35f07a6ff0faaf033f61b161f936">PMC_FSMR_FSTT5</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b6da1895ec35cc9df97901ed644ecdb"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT6" ref="a3b6da1895ec35cc9df97901ed644ecdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3b6da1895ec35cc9df97901ed644ecdb">PMC_FSMR_FSTT6</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4ff7e1da5eae4aac4516b218b6c82b3"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT7" ref="af4ff7e1da5eae4aac4516b218b6c82b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af4ff7e1da5eae4aac4516b218b6c82b3">PMC_FSMR_FSTT7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fd561c6fba11d73551dafa5258d3f9a"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT8" ref="a3fd561c6fba11d73551dafa5258d3f9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3fd561c6fba11d73551dafa5258d3f9a">PMC_FSMR_FSTT8</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2257ec0dcad9ff51bda665ecbb7aea49"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT9" ref="a2257ec0dcad9ff51bda665ecbb7aea49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a2257ec0dcad9ff51bda665ecbb7aea49">PMC_FSMR_FSTT9</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 9. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5003254f665d4a31d5cf8868f3d75d4c"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT10" ref="a5003254f665d4a31d5cf8868f3d75d4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5003254f665d4a31d5cf8868f3d75d4c">PMC_FSMR_FSTT10</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 10. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56915eed4e2722adbf69dd25a728251e"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT11" ref="a56915eed4e2722adbf69dd25a728251e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a56915eed4e2722adbf69dd25a728251e">PMC_FSMR_FSTT11</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 11. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af32ce4526f38defc5cf83c0f03befa2e"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT12" ref="af32ce4526f38defc5cf83c0f03befa2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af32ce4526f38defc5cf83c0f03befa2e">PMC_FSMR_FSTT12</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 12. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a965c157ebdda78a7ed073b5babd25c33"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT13" ref="a965c157ebdda78a7ed073b5babd25c33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a965c157ebdda78a7ed073b5babd25c33">PMC_FSMR_FSTT13</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 13. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a105482e512c6b4f25b3f3b94226b173b"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT14" ref="a105482e512c6b4f25b3f3b94226b173b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a105482e512c6b4f25b3f3b94226b173b">PMC_FSMR_FSTT14</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 14. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a3c7b207ee6621a33cd069df0a57575"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT15" ref="a8a3c7b207ee6621a33cd069df0a57575" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a8a3c7b207ee6621a33cd069df0a57575">PMC_FSMR_FSTT15</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Enable 15. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dbc26d096503b7121ca9e3fa7f94174"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_RTTAL" ref="a3dbc26d096503b7121ca9e3fa7f94174" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a3dbc26d096503b7121ca9e3fa7f94174">PMC_FSMR_RTTAL</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTT Alarm Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a369c2d741e5ae3b191e5c7d37c9c6537"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_RTCAL" ref="a369c2d741e5ae3b191e5c7d37c9c6537" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a369c2d741e5ae3b191e5c7d37c9c6537">PMC_FSMR_RTCAL</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alarm Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6c8b1159a9727ccc4ebf3cc2adb7e76"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_LPM" ref="ac6c8b1159a9727ccc4ebf3cc2adb7e76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ac6c8b1159a9727ccc4ebf3cc2adb7e76">PMC_FSMR_LPM</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Power Mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a813b8b86e05864b604df5c1285ba13da">PMC_FSPR_FSTP0</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_FSPR register.  <a href="#a813b8b86e05864b604df5c1285ba13da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e7974990c3071500c1e5fab42781591"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP1" ref="a8e7974990c3071500c1e5fab42781591" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a8e7974990c3071500c1e5fab42781591">PMC_FSPR_FSTP1</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af932ab6bc83c9041e57bf1670f477385"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP2" ref="af932ab6bc83c9041e57bf1670f477385" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af932ab6bc83c9041e57bf1670f477385">PMC_FSPR_FSTP2</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d8ee2db1a6fdb081cb43a505f13f69e"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP3" ref="a1d8ee2db1a6fdb081cb43a505f13f69e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a1d8ee2db1a6fdb081cb43a505f13f69e">PMC_FSPR_FSTP3</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace394bf7a6669894004a5686b22314ee"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP4" ref="ace394bf7a6669894004a5686b22314ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ace394bf7a6669894004a5686b22314ee">PMC_FSPR_FSTP4</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe90d4e41210a882dd735eb1805cc6ca"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP5" ref="afe90d4e41210a882dd735eb1805cc6ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#afe90d4e41210a882dd735eb1805cc6ca">PMC_FSPR_FSTP5</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ba8d250dfcbbb84f799bcdd3e90e241"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP6" ref="a7ba8d250dfcbbb84f799bcdd3e90e241" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a7ba8d250dfcbbb84f799bcdd3e90e241">PMC_FSPR_FSTP6</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd1d93773f32f90714a2bbc198389259"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP7" ref="acd1d93773f32f90714a2bbc198389259" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#acd1d93773f32f90714a2bbc198389259">PMC_FSPR_FSTP7</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a013fa142ef5a0c3688621ff0a61e00cf"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP8" ref="a013fa142ef5a0c3688621ff0a61e00cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a013fa142ef5a0c3688621ff0a61e00cf">PMC_FSPR_FSTP8</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad69238d377d7efe27c2037844a09b1ba"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP9" ref="ad69238d377d7efe27c2037844a09b1ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ad69238d377d7efe27c2037844a09b1ba">PMC_FSPR_FSTP9</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb1604c6625a840d69f9b5f00448434a"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP10" ref="aeb1604c6625a840d69f9b5f00448434a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeb1604c6625a840d69f9b5f00448434a">PMC_FSPR_FSTP10</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2c300cdc4856c2dd7d1e1969886cb9b"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP11" ref="af2c300cdc4856c2dd7d1e1969886cb9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#af2c300cdc4856c2dd7d1e1969886cb9b">PMC_FSPR_FSTP11</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a687949a08c29554e21890356c019e2d8"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP12" ref="a687949a08c29554e21890356c019e2d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a687949a08c29554e21890356c019e2d8">PMC_FSPR_FSTP12</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0cb8b39ace8a891b00b8bc8d961acdd"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP13" ref="ab0cb8b39ace8a891b00b8bc8d961acdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab0cb8b39ace8a891b00b8bc8d961acdd">PMC_FSPR_FSTP13</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d6fe77d7d37e36ab3e289aaa9b9ab31"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP14" ref="a4d6fe77d7d37e36ab3e289aaa9b9ab31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4d6fe77d7d37e36ab3e289aaa9b9ab31">PMC_FSPR_FSTP14</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb71bc909c4ed234066c0acbe8aa2452"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP15" ref="aeb71bc909c4ed234066c0acbe8aa2452" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aeb71bc909c4ed234066c0acbe8aa2452">PMC_FSPR_FSTP15</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Startup Input Polarityx. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a45165c3f02e78973fb1943d7300c05dd">PMC_FOCR_FOCLR</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_FOCR register.  <a href="#a45165c3f02e78973fb1943d7300c05dd"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a48aab300f7348660f60362ea150d8785">PMC_WPMR_WPEN</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_WPMR register.  <a href="#a48aab300f7348660f60362ea150d8785"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a86c3dc76f346e810a65c441a07b8fa2e">PMC_WPMR_WPKEY_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_WPMR register.  <a href="#a86c3dc76f346e810a65c441a07b8fa2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a003450e75ec0ab368bdf0d971daadd6d"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR_WPKEY_MASK" ref="a003450e75ec0ab368bdf0d971daadd6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a003450e75ec0ab368bdf0d971daadd6d">PMC_WPMR_WPKEY_MASK</a>&#160;&#160;&#160;(0xffffff &lt;&lt; PMC_WPMR_WPKEY_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect key mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#aff36f7adbf79a28e57035aa693eee538">PMC_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((PMC_WPMR_WPKEY_MASK &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_WPMR register.  <a href="#aff36f7adbf79a28e57035aa693eee538"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a4eb4746cafdee36e702df0223bb3c640">PMC_WPSR_WPVS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_WPSR register.  <a href="#a4eb4746cafdee36e702df0223bb3c640"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a47dbfc70d8930ae3069f2249226763bd">PMC_WPSR_WPVSRC_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_WPSR register.  <a href="#a47dbfc70d8930ae3069f2249226763bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cf62202d905d4f4e8c6c9987572de27"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPSR_WPVSRC_MASK" ref="a0cf62202d905d4f4e8c6c9987572de27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a0cf62202d905d4f4e8c6c9987572de27">PMC_WPSR_WPVSRC_MASK</a>&#160;&#160;&#160;(0xffff &lt;&lt; PMC_WPSR_WPVSRC_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Protect Violation Source mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#afa4553db88171424c521bef0ebc79583">PMC_OCR_CAL4_MASK</a>&#160;&#160;&#160;0x7f</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#afa4553db88171424c521bef0ebc79583"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ade8c1c8e3ba9b7608a2f284d754883b2">PMC_OCR_CAL4</a>(value)&#160;&#160;&#160;(PMC_OCR_CAL4_MASK &amp; (value))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#ade8c1c8e3ba9b7608a2f284d754883b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66f57c76dd065ade034713e42feb7f66"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_SEL4" ref="a66f57c76dd065ade034713e42feb7f66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a66f57c76dd065ade034713e42feb7f66">PMC_OCR_SEL4</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of RC Oscillator Calibration bits for 4 MHz. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#adacc53a6da3117d8512f84ef85472bf1">PMC_OCR_CAL8_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#adacc53a6da3117d8512f84ef85472bf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab68ae9d45485ba186b90e7b52d8ef4c1"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL8_MASK" ref="ab68ae9d45485ba186b90e7b52d8ef4c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab68ae9d45485ba186b90e7b52d8ef4c1">PMC_OCR_CAL8_MASK</a>&#160;&#160;&#160;(0x7f &lt;&lt; PMC_OCR_CAL8_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Oscillator Calibration bits for 8 MHz mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a914c02dfef2c0a80f6ab649772016836">PMC_OCR_CAL8</a>(value)&#160;&#160;&#160;((PMC_OCR_CAL8_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL8_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#a914c02dfef2c0a80f6ab649772016836"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78fbc712afb0e5fbacf4cf74ca649d5d"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_SEL8" ref="a78fbc712afb0e5fbacf4cf74ca649d5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a78fbc712afb0e5fbacf4cf74ca649d5d">PMC_OCR_SEL8</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of RC Oscillator Calibration bits for 8 MHz. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a003bca07b3845e80c77d8ce0f6aef41e">PMC_OCR_CAL12_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#a003bca07b3845e80c77d8ce0f6aef41e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b8a0d72b0edfa4e09541d948709498"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL12_MASK" ref="a10b8a0d72b0edfa4e09541d948709498" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a10b8a0d72b0edfa4e09541d948709498">PMC_OCR_CAL12_MASK</a>&#160;&#160;&#160;(0x7f &lt;&lt; PMC_OCR_CAL12_SHIFT)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RC Oscillator Calibration bits for 12 MHz mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#abe02650a445a5060a3c8904445b943d7">PMC_OCR_CAL12</a>(value)&#160;&#160;&#160;((PMC_OCR_CAL12_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL12_SHIFT)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines for bit fields in PMC_OCR register.  <a href="#abe02650a445a5060a3c8904445b943d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd373794cde6eef1c27f9a73d54f470"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_SEL12" ref="a2dd373794cde6eef1c27f9a73d54f470" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a2dd373794cde6eef1c27f9a73d54f470">PMC_OCR_SEL12</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Selection of RC Oscillator Calibration bits for 12 MHz. <br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532">pmc_periphEnable</a> (unsigned id)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a peripheral clock.  <a href="#ab52e15eab47e357c27f86a5f8b0ba532"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sam3__pmc_8h.html#a5617abce6bb7499382bbabef36ba84d9">pmc_periphDisable</a> (unsigned id)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral clock.  <a href="#a5617abce6bb7499382bbabef36ba84d9"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SAM3 PMC hardware. </p>

<p>Definition in file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a24706a5aaceaa6c4538c1c04a818b02a"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MCFR_MAINF_MASK" ref="a24706a5aaceaa6c4538c1c04a818b02a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_MAINF_MASK&#160;&#160;&#160;0xffff</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MCFR register. </p>
<p>Main Clock Frequency mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00270">270</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae1b69b2332a2f424eecbd61f6d038fbd"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_KEY" ref="ae1b69b2332a2f424eecbd61f6d038fbd" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((CKGR_MOR_KEY_MASK &amp; ((value) &lt;&lt; CKGR_MOR_KEY_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00261">261</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac14f7f2c2410e10a84c9135bad762042"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_KEY_SHIFT" ref="ac14f7f2c2410e10a84c9135bad762042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00259">259</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad17af413878fe8e9865eda83214e6a3"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF" ref="aad17af413878fe8e9865eda83214e6a3" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((CKGR_MOR_MOSCRCF_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00252">252</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53dc20223304621a866a80379386318e"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF_12MHZ" ref="a53dc20223304621a866a80379386318e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_12MHZ&#160;&#160;&#160;(0x2 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00255">255</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeabe957f8449d2e75a78e61d0522106d"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF_4MHZ" ref="aeabe957f8449d2e75a78e61d0522106d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_4MHZ&#160;&#160;&#160;(0x0 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00253">253</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="af234690e92f0ac88542d9c98665b0d65"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF_8MHZ" ref="af234690e92f0ac88542d9c98665b0d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_8MHZ&#160;&#160;&#160;(0x1 &lt;&lt; CKGR_MOR_MOSCRCF_SHIFT)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00254">254</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfa4218b35150217109c538979af3e0c"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCRCF_SHIFT" ref="adfa4218b35150217109c538979af3e0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00250">250</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab26d4c9e71b22e36955d8cf672d2b5ce"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCXTEN" ref="ab26d4c9e71b22e36955d8cf672d2b5ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00246">246</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ff4c5a00cbdfc5bad9f7f2a482e2ef2"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCXTST" ref="a6ff4c5a00cbdfc5bad9f7f2a482e2ef2" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((CKGR_MOR_MOSCXTST_MASK &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00258">258</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c52d471b253f2b9e61db259da4e8342"></a><!-- doxytag: member="sam3_pmc.h::CKGR_MOR_MOSCXTST_SHIFT" ref="a6c52d471b253f2b9e61db259da4e8342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTST_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_MOR register. </p>
<p>Main Crystal Oscillator Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00256">256</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a787395773077f944cec45dfaba554fd9"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_DIV" ref="a787395773077f944cec45dfaba554fd9" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(CKGR_PLLR_DIV_MASK &amp; (value))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00279">279</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51d59ac2deb23aa4dfa756069883570a"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_DIV_MASK" ref="a51d59ac2deb23aa4dfa756069883570a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_DIV_MASK&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00278">278</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42b1fad22287f9cb841f8f12de22d8b3"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_MUL" ref="a42b1fad22287f9cb841f8f12de22d8b3" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_MUL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(CKGR_PLLR_MUL_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_MUL_SHIFT))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00285">285</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a631f7e0ea148b6c0e72f063e065a3d30"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_MUL_SHIFT" ref="a631f7e0ea148b6c0e72f063e065a3d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_MUL_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00283">283</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c3590477e15d8b9b0ba405c116c5db5"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_PLLCOUNT" ref="a5c3590477e15d8b9b0ba405c116c5db5" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_PLLCOUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(CKGR_PLLR_PLLCOUNT_MASK &amp; ((value) &lt;&lt; CKGR_PLLR_PLLCOUNT_SHIFT))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00282">282</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f3961f57e4a60912745c266a315c7f4"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_PLLCOUNT_SHIFT" ref="a6f3961f57e4a60912745c266a315c7f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_PLLCOUNT_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00280">280</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21c4e90338aff95bad6e73c3c60e4efa"></a><!-- doxytag: member="sam3_pmc.h::CKGR_PLLR_STUCKTO1" ref="a21c4e90338aff95bad6e73c3c60e4efa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLR_STUCKTO1&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in CKGR_PLLR register. </p>
<p>Divider mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00286">286</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e92bd47dc68cc81e62c344586a4cdfa"></a><!-- doxytag: member="sam3_pmc.h::PMC_BASE" ref="a4e92bd47dc68cc81e62c344586a4cdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_BASE&#160;&#160;&#160;0x400E0400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMC registers base. </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00047">47</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45165c3f02e78973fb1943d7300c05dd"></a><!-- doxytag: member="sam3_pmc.h::PMC_FOCR_FOCLR" ref="a45165c3f02e78973fb1943d7300c05dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FOCR_FOCLR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_FOCR register. </p>
<p>Fault Output Clear </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00444">444</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12706f73e66ce05cbb86fcc4a90ffcb2"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSMR_FSTT0" ref="a12706f73e66ce05cbb86fcc4a90ffcb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_FSMR register. </p>
<p>Fast Startup Input Enable 0 </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00397">397</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a813b8b86e05864b604df5c1285ba13da"></a><!-- doxytag: member="sam3_pmc.h::PMC_FSPR_FSTP0" ref="a813b8b86e05864b604df5c1285ba13da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP0&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_FSPR register. </p>
<p>Fast Startup Input Polarityx </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00422">422</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a091e3936658c1e6f5c29d7b58c956b85"></a><!-- doxytag: member="sam3_pmc.h::PMC_IDR_MOSCXTS" ref="a091e3936658c1e6f5c29d7b58c956b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_MOSCXTS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_IDR register. </p>
<p>Main Crystal Oscillator Status Interrupt Disable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00349">349</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a335fb6de7476031032d6ed677216309a"></a><!-- doxytag: member="sam3_pmc.h::PMC_IER_MOSCXTS" ref="a335fb6de7476031032d6ed677216309a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_MOSCXTS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_IER register. </p>
<p>Main Crystal Oscillator Status Interrupt Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00334">334</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb541277a0491ee6609499bd2ad386a5"></a><!-- doxytag: member="sam3_pmc.h::PMC_IMR_MOSCXTS" ref="afb541277a0491ee6609499bd2ad386a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_MOSCXTS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_IMR register. </p>
<p>Main Crystal Oscillator Status Interrupt Mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00382">382</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c99222c9a9cf7d95321553581a831d4"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_CSS_MASK" ref="a5c99222c9a9cf7d95321553581a831d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_MASK&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_MCKR register. </p>
<p>Master Clock Source Selection mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00293">293</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a877a32d9bbb1e9f1f46882ef2d353bd4"></a><!-- doxytag: member="sam3_pmc.h::PMC_MCKR_PRES_SHIFT" ref="a877a32d9bbb1e9f1f46882ef2d353bd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_MCKR register. </p>
<p>Master Clock Source Selection mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00297">297</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe02650a445a5060a3c8904445b943d7"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL12" ref="abe02650a445a5060a3c8904445b943d7" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((PMC_OCR_CAL12_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL12_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00479">479</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a003bca07b3845e80c77d8ce0f6aef41e"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL12_SHIFT" ref="a003bca07b3845e80c77d8ce0f6aef41e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL12_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00477">477</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade8c1c8e3ba9b7608a2f284d754883b2"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL4" ref="ade8c1c8e3ba9b7608a2f284d754883b2" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(PMC_OCR_CAL4_MASK &amp; (value))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00471">471</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa4553db88171424c521bef0ebc79583"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL4_MASK" ref="afa4553db88171424c521bef0ebc79583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL4_MASK&#160;&#160;&#160;0x7f</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00470">470</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a914c02dfef2c0a80f6ab649772016836"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL8" ref="a914c02dfef2c0a80f6ab649772016836" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((PMC_OCR_CAL8_MASK &amp; ((value) &lt;&lt; PMC_OCR_CAL8_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00475">475</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="adacc53a6da3117d8512f84ef85472bf1"></a><!-- doxytag: member="sam3_pmc.h::PMC_OCR_CAL8_SHIFT" ref="adacc53a6da3117d8512f84ef85472bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL8_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_OCR register. </p>
<p>RC Oscillator Calibration bits for 4 MHz mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00473">473</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7a83bd4a7e5264e930593611c373575"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_CSS_MASK" ref="ab7a83bd4a7e5264e930593611c373575" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_MASK&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_PCK[3] register. </p>
<p>Master Clock Source Selection mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00314">314</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa696fb8980c00435a4bd1a90b5541521"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCK_PRES_SHIFT" ref="aa696fb8980c00435a4bd1a90b5541521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_PRES_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_PCK[3] register. </p>
<p>Master Clock Source Selection mask </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00319">319</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67041b38199ca237da64ae011be2f3d5"></a><!-- doxytag: member="sam3_pmc.h::PMC_PCKRDY0" ref="a67041b38199ca237da64ae011be2f3d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCKRDY0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Programmable clock status. </p>
<p>Programmable clock 0 ready. </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00112">112</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9369a0afa9e84879986ef3520e5c336f"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCDR_PCK0" ref="a9369a0afa9e84879986ef3520e5c336f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_SCDR register. </p>
<p>Programmable Clock 0 Output Disable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00228">228</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aacd36b77ddfa06bec89a6cd95c831e92"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCER" ref="aacd36b77ddfa06bec89a6cd95c831e92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER&#160;&#160;&#160;(*((reg32_t *)(PMC_BASE + PMC_SCER_OFF)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMC registers. </p>
<p>System Clock Enable Register </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00121">121</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac57935782ff7a5f9fa5a901c53807896"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCER_OFF" ref="ac57935782ff7a5f9fa5a901c53807896" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_OFF&#160;&#160;&#160;0x00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PMC register offsets. </p>
<p>System Clock Enable Register </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00054">54</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae45b5a1bc47f5ae6c583a28e0abbf008"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCER_PCK0" ref="ae45b5a1bc47f5ae6c583a28e0abbf008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_SCER register. </p>
<p>Programmable Clock 0 Output Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00219">219</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6eabb3e97d15e03c3d972905170d971c"></a><!-- doxytag: member="sam3_pmc.h::PMC_SCSR_PCK0" ref="a6eabb3e97d15e03c3d972905170d971c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK0&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_SCSR register. </p>
<p>Programmable Clock 0 Output Status </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00237">237</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fc9ea4663e676dba2f1ce4025589743"></a><!-- doxytag: member="sam3_pmc.h::PMC_SR_MOSCXTS" ref="a8fc9ea4663e676dba2f1ce4025589743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_MOSCXTS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_SR register. </p>
<p>Main XTAL Oscillator Status </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00364">364</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48aab300f7348660f60362ea150d8785"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR_WPEN" ref="a48aab300f7348660f60362ea150d8785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPEN&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_WPMR register. </p>
<p>Write Protect Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00451">451</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff36f7adbf79a28e57035aa693eee538"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR_WPKEY" ref="aff36f7adbf79a28e57035aa693eee538" args="(value)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((PMC_WPMR_WPKEY_MASK &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_SHIFT)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_WPMR register. </p>
<p>Write Protect Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00454">454</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86c3dc76f346e810a65c441a07b8fa2e"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPMR_WPKEY_SHIFT" ref="a86c3dc76f346e810a65c441a07b8fa2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_WPMR register. </p>
<p>Write Protect Enable </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00452">452</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4eb4746cafdee36e702df0223bb3c640"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPSR_WPVS" ref="a4eb4746cafdee36e702df0223bb3c640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPSR_WPVS&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_WPSR register. </p>
<p>Write Protect Violation Status </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00461">461</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47dbfc70d8930ae3069f2249226763bd"></a><!-- doxytag: member="sam3_pmc.h::PMC_WPSR_WPVSRC_SHIFT" ref="a47dbfc70d8930ae3069f2249226763bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPSR_WPVSRC_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Defines for bit fields in PMC_WPSR register. </p>
<p>Write Protect Violation Status </p>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00462">462</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a5617abce6bb7499382bbabef36ba84d9"></a><!-- doxytag: member="sam3_pmc.h::pmc_periphDisable" ref="a5617abce6bb7499382bbabef36ba84d9" args="(unsigned id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pmc_periphDisable </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Disable a peripheral clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">id</td><td>peripheral id of the peripheral whose clock is enabled </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00207">207</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab52e15eab47e357c27f86a5f8b0ba532"></a><!-- doxytag: member="sam3_pmc.h::pmc_periphEnable" ref="ab52e15eab47e357c27f86a5f8b0ba532" args="(unsigned id)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void pmc_periphEnable </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Enable a peripheral clock. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">id</td><td>peripheral id of the peripheral whose clock is enabled </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="sam3__pmc_8h_source.html#l00181">181</a> of file <a class="el" href="sam3__pmc_8h_source.html">sam3_pmc.h</a>.</p>

</div>
</div>
</div>


