<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mod_uart_rx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mod_uart_rx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mod_uart_rx.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mod_uart_rx.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_uart_rx.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mod_uart_rx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mod_uart_rx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mod_uart_rx.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_uart_rx_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mod_uart_rx_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mod_uart_rx_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mod_uart_rx_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mod_uart_rx_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_rx_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1719484577" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1719484577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484603" xil_pn:in_ck="-7850270846804971163" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1719484603">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../binary_counter/free_run/binary_16b_counter_free_running.v"/>
      <outfile xil_pn:name="v1_4/uart_rx.v"/>
      <outfile xil_pn:name="v2_2/mod_uart_rx.v"/>
      <outfile xil_pn:name="v2_2/mod_uart_rx_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1719484577" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5620714763776418010" xil_pn:start_ts="1719484577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484577" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8680372297194742884" xil_pn:start_ts="1719484577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484577" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3387690981587316892" xil_pn:start_ts="1719484577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484606" xil_pn:in_ck="-7850270846804971163" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1719484606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../binary_counter/free_run/binary_16b_counter_free_running.v"/>
      <outfile xil_pn:name="v1_4/uart_rx.v"/>
      <outfile xil_pn:name="v2_2/mod_uart_rx.v"/>
      <outfile xil_pn:name="v2_2/mod_uart_rx_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1719484610" xil_pn:in_ck="-7850270846804971163" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2360008834233332011" xil_pn:start_ts="1719484606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mod_uart_rx_test_beh.prj"/>
      <outfile xil_pn:name="mod_uart_rx_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1719484610" xil_pn:in_ck="7826658480379142130" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8986773239609498184" xil_pn:start_ts="1719484610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mod_uart_rx_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="463923032508272605" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3387690981587316892" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-494251938709936165" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484646" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="9115391543595763758" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1719484663" xil_pn:in_ck="-1269237803714971434" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1885087810169995049" xil_pn:start_ts="1719484646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mod_uart_rx.lso"/>
      <outfile xil_pn:name="mod_uart_rx.ngc"/>
      <outfile xil_pn:name="mod_uart_rx.ngr"/>
      <outfile xil_pn:name="mod_uart_rx.prj"/>
      <outfile xil_pn:name="mod_uart_rx.stx"/>
      <outfile xil_pn:name="mod_uart_rx.syr"/>
      <outfile xil_pn:name="mod_uart_rx.xst"/>
      <outfile xil_pn:name="mod_uart_rx_test_beh.prj"/>
      <outfile xil_pn:name="mod_uart_rx_test_stx_beh.prj"/>
      <outfile xil_pn:name="mod_uart_rx_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
