$date
	Sat Oct 19 18:31:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4x2_tb $end
$scope module my_4x2_mux $end
$var wire 2 ! a [1:0] $end
$var wire 2 " b [1:0] $end
$var wire 2 # c [1:0] $end
$var wire 2 $ d [1:0] $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 2 ( out [1:0] $end
$var wire 2 ) mux2 [1:0] $end
$var wire 2 * mux1 [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b11 )
b0 (
0'
1&
0%
b11 $
b10 #
b1 "
b0 !
$end
#10
b11 (
1'
#20
b1 (
b10 )
b1 *
0'
0&
1%
#30
b11 (
b11 )
b0 *
1'
1&
0%
