
UART6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005cd8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08005e78  08005e78  00006e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006010  08006010  00008124  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006010  08006010  00007010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006018  08006018  00008124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006018  08006018  00007018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800601c  0800601c  0000701c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000124  20000000  08006020  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000124  08006144  00008124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08006144  000083d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008124  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2a6  00000000  00000000  00008154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d6c  00000000  00000000  000153fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb8  00000000  00000000  00018168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c4  00000000  00000000  00018d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e4d  00000000  00000000  000195e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc7d  00000000  00000000  00032431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000942f5  00000000  00000000  000420ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d63a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003420  00000000  00000000  000d63e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000d9808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000124 	.word	0x20000124
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005e60 	.word	0x08005e60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000128 	.word	0x20000128
 80001dc:	08005e60 	.word	0x08005e60

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005b2:	463b      	mov	r3, r7
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005be:	4b21      	ldr	r3, [pc, #132]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c0:	4a21      	ldr	r2, [pc, #132]	@ (8000648 <MX_ADC1_Init+0x9c>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80005d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005d8:	4b1a      	ldr	r3, [pc, #104]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005da:	2200      	movs	r2, #0
 80005dc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005de:	4b19      	ldr	r3, [pc, #100]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005e6:	4b17      	ldr	r3, [pc, #92]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005ec:	4b15      	ldr	r3, [pc, #84]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005ee:	4a17      	ldr	r2, [pc, #92]	@ (800064c <MX_ADC1_Init+0xa0>)
 80005f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005f2:	4b14      	ldr	r3, [pc, #80]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005f8:	4b12      	ldr	r3, [pc, #72]	@ (8000644 <MX_ADC1_Init+0x98>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005fe:	4b11      	ldr	r3, [pc, #68]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000600:	2200      	movs	r2, #0
 8000602:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <MX_ADC1_Init+0x98>)
 8000608:	2201      	movs	r2, #1
 800060a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800060c:	480d      	ldr	r0, [pc, #52]	@ (8000644 <MX_ADC1_Init+0x98>)
 800060e:	f001 ff83 	bl	8002518 <HAL_ADC_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000618:	f001 f908 	bl	800182c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800061c:	2308      	movs	r3, #8
 800061e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000620:	2301      	movs	r3, #1
 8000622:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000628:	463b      	mov	r3, r7
 800062a:	4619      	mov	r1, r3
 800062c:	4805      	ldr	r0, [pc, #20]	@ (8000644 <MX_ADC1_Init+0x98>)
 800062e:	f002 f9a7 	bl	8002980 <HAL_ADC_ConfigChannel>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000638:	f001 f8f8 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000144 	.word	0x20000144
 8000648:	40012000 	.word	0x40012000
 800064c:	0f000001 	.word	0x0f000001

08000650 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b08a      	sub	sp, #40	@ 0x28
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	f107 0314 	add.w	r3, r7, #20
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4a1b      	ldr	r2, [pc, #108]	@ (80006dc <HAL_ADC_MspInit+0x8c>)
 800066e:	4293      	cmp	r3, r2
 8000670:	d12f      	bne.n	80006d2 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	613b      	str	r3, [r7, #16]
 8000676:	4b1a      	ldr	r3, [pc, #104]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800067a:	4a19      	ldr	r2, [pc, #100]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 800067c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000680:	6453      	str	r3, [r2, #68]	@ 0x44
 8000682:	4b17      	ldr	r3, [pc, #92]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60fb      	str	r3, [r7, #12]
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 8000698:	f043 0302 	orr.w	r3, r3, #2
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <HAL_ADC_MspInit+0x90>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0302 	and.w	r3, r3, #2
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80006aa:	2301      	movs	r3, #1
 80006ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ae:	2303      	movs	r3, #3
 80006b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b2:	2300      	movs	r3, #0
 80006b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006b6:	f107 0314 	add.w	r3, r7, #20
 80006ba:	4619      	mov	r1, r3
 80006bc:	4809      	ldr	r0, [pc, #36]	@ (80006e4 <HAL_ADC_MspInit+0x94>)
 80006be:	f002 fd3b 	bl	8003138 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 80006c2:	2200      	movs	r2, #0
 80006c4:	2105      	movs	r1, #5
 80006c6:	2012      	movs	r0, #18
 80006c8:	f002 fc6d 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006cc:	2012      	movs	r0, #18
 80006ce:	f002 fc86 	bl	8002fde <HAL_NVIC_EnableIRQ>
  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006d2:	bf00      	nop
 80006d4:	3728      	adds	r7, #40	@ 0x28
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40012000 	.word	0x40012000
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40020400 	.word	0x40020400

080006e8 <ADC1_StartIT>:

/* USER CODE BEGIN 1 */

/* 연속 변환 + 인터럽트 시작 */
void ADC1_StartIT(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
    // NVIC은 MspInit에서 한 번만 켜주는 게 정석이지만,
    // 안전하게 여기서도 보장하고 싶다면 아래 두 줄 넣어도 됩니다(중복 호출 무해).
    // HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
    // HAL_NVIC_EnableIRQ(ADC_IRQn);

    HAL_ADC_Start_IT(&hadc1);
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <ADC1_StartIT+0x10>)
 80006ee:	f001 ff57 	bl	80025a0 <HAL_ADC_Start_IT>
}
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	20000144 	.word	0x20000144

080006fc <HAL_ADC_ConvCpltCallback>:

// 변환 완료 시 자동 호출되는 콜백 (HAL 내부에서 호출됨)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4a06      	ldr	r2, [pc, #24]	@ (8000724 <HAL_ADC_ConvCpltCallback+0x28>)
 800070a:	4293      	cmp	r3, r2
 800070c:	d106      	bne.n	800071c <HAL_ADC_ConvCpltCallback+0x20>
    {
        adc_value = HAL_ADC_GetValue(hadc);  // 변환 결과 저장
 800070e:	6878      	ldr	r0, [r7, #4]
 8000710:	f002 f914 	bl	800293c <HAL_ADC_GetValue>
 8000714:	4603      	mov	r3, r0
 8000716:	b29a      	uxth	r2, r3
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <HAL_ADC_ConvCpltCallback+0x2c>)
 800071a:	801a      	strh	r2, [r3, #0]
    }
}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40012000 	.word	0x40012000
 8000728:	20000140 	.word	0x20000140

0800072c <buttonGetPressed>:
                {GPIOA, GPIO_PIN_1, 0},
                {GPIOA, GPIO_PIN_4, 0}
        };

bool buttonGetPressed(uint8_t num)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
    static uint32_t prevTime[7] = {0xFFFFFFFF};

    if(prevTime[num] == 0xFFFFFFFF)
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	4a28      	ldr	r2, [pc, #160]	@ (80007dc <buttonGetPressed+0xb0>)
 800073a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800073e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000742:	d106      	bne.n	8000752 <buttonGetPressed+0x26>
    {
        prevTime[num] = HAL_GetTick();
 8000744:	79fc      	ldrb	r4, [r7, #7]
 8000746:	f001 fedb 	bl	8002500 <HAL_GetTick>
 800074a:	4603      	mov	r3, r0
 800074c:	4a23      	ldr	r2, [pc, #140]	@ (80007dc <buttonGetPressed+0xb0>)
 800074e:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
    }

    bool ret = false;
 8000752:	2300      	movs	r3, #0
 8000754:	73fb      	strb	r3, [r7, #15]

    if(HAL_GPIO_ReadPin(button[num].port, button[num].pinNumber) == button[num].onState)
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	4a21      	ldr	r2, [pc, #132]	@ (80007e0 <buttonGetPressed+0xb4>)
 800075a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	491f      	ldr	r1, [pc, #124]	@ (80007e0 <buttonGetPressed+0xb4>)
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	440b      	add	r3, r1
 8000766:	889b      	ldrh	r3, [r3, #4]
 8000768:	4619      	mov	r1, r3
 800076a:	4610      	mov	r0, r2
 800076c:	f002 fe68 	bl	8003440 <HAL_GPIO_ReadPin>
 8000770:	4603      	mov	r3, r0
 8000772:	4619      	mov	r1, r3
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4a1a      	ldr	r2, [pc, #104]	@ (80007e0 <buttonGetPressed+0xb4>)
 8000778:	00db      	lsls	r3, r3, #3
 800077a:	4413      	add	r3, r2
 800077c:	799b      	ldrb	r3, [r3, #6]
 800077e:	4299      	cmp	r1, r3
 8000780:	d127      	bne.n	80007d2 <buttonGetPressed+0xa6>
    {
        uint32_t currTime = HAL_GetTick();
 8000782:	f001 febd 	bl	8002500 <HAL_GetTick>
 8000786:	60b8      	str	r0, [r7, #8]

        if(currTime - prevTime[num] > 200)
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	4a14      	ldr	r2, [pc, #80]	@ (80007dc <buttonGetPressed+0xb0>)
 800078c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000790:	68ba      	ldr	r2, [r7, #8]
 8000792:	1ad3      	subs	r3, r2, r3
 8000794:	2bc8      	cmp	r3, #200	@ 0xc8
 8000796:	d91c      	bls.n	80007d2 <buttonGetPressed+0xa6>
        {
            if(HAL_GPIO_ReadPin(button[num].port, button[num].pinNumber) == button[num].onState)
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	4a11      	ldr	r2, [pc, #68]	@ (80007e0 <buttonGetPressed+0xb4>)
 800079c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	490f      	ldr	r1, [pc, #60]	@ (80007e0 <buttonGetPressed+0xb4>)
 80007a4:	00db      	lsls	r3, r3, #3
 80007a6:	440b      	add	r3, r1
 80007a8:	889b      	ldrh	r3, [r3, #4]
 80007aa:	4619      	mov	r1, r3
 80007ac:	4610      	mov	r0, r2
 80007ae:	f002 fe47 	bl	8003440 <HAL_GPIO_ReadPin>
 80007b2:	4603      	mov	r3, r0
 80007b4:	4619      	mov	r1, r3
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4a09      	ldr	r2, [pc, #36]	@ (80007e0 <buttonGetPressed+0xb4>)
 80007ba:	00db      	lsls	r3, r3, #3
 80007bc:	4413      	add	r3, r2
 80007be:	799b      	ldrb	r3, [r3, #6]
 80007c0:	4299      	cmp	r1, r3
 80007c2:	d101      	bne.n	80007c8 <buttonGetPressed+0x9c>
            {
                ret = true;
 80007c4:	2301      	movs	r3, #1
 80007c6:	73fb      	strb	r3, [r7, #15]
            }
            prevTime[num] = currTime;
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	4904      	ldr	r1, [pc, #16]	@ (80007dc <buttonGetPressed+0xb0>)
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }
    }
    return ret;
 80007d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd90      	pop	{r4, r7, pc}
 80007dc:	20000038 	.word	0x20000038
 80007e0:	20000000 	.word	0x20000000

080007e4 <is_moving_up>:
/* 호출 방향 보관 */
static buttonUpDownCall target_dir  = 0; // 현재 target의 호출 방향    나 아래층으로 갈거야~
static buttonUpDownCall pending_dir = 0; // pending의 호출 방향

/* ===== 진행 방향 헬퍼 ===== */
static inline bool is_moving_up(void)   { return (target > current); }   //버튼 방향이 아니라 엘리베이터가 움직여야하는 방향
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	4b07      	ldr	r3, [pc, #28]	@ (8000808 <is_moving_up+0x24>)
 80007ea:	f993 2000 	ldrsb.w	r2, [r3]
 80007ee:	4b07      	ldr	r3, [pc, #28]	@ (800080c <is_moving_up+0x28>)
 80007f0:	f993 3000 	ldrsb.w	r3, [r3]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	bfcc      	ite	gt
 80007f8:	2301      	movgt	r3, #1
 80007fa:	2300      	movle	r3, #0
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	4618      	mov	r0, r3
 8000800:	46bd      	mov	sp, r7
 8000802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000806:	4770      	bx	lr
 8000808:	20000055 	.word	0x20000055
 800080c:	20000054 	.word	0x20000054

08000810 <is_moving_down>:
static inline bool is_moving_down(void) { return (target < current); }
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
 8000814:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <is_moving_down+0x24>)
 8000816:	f993 2000 	ldrsb.w	r2, [r3]
 800081a:	4b07      	ldr	r3, [pc, #28]	@ (8000838 <is_moving_down+0x28>)
 800081c:	f993 3000 	ldrsb.w	r3, [r3]
 8000820:	429a      	cmp	r2, r3
 8000822:	bfb4      	ite	lt
 8000824:	2301      	movlt	r3, #1
 8000826:	2300      	movge	r3, #0
 8000828:	b2db      	uxtb	r3, r3
 800082a:	4618      	mov	r0, r3
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr
 8000834:	20000055 	.word	0x20000055
 8000838:	20000054 	.word	0x20000054

0800083c <move_sign>:

/* ===== 공통 헬퍼: 방향/위치 관계 계산 ===== */
// 진행부호: 상행(+1), 하행(-1), 정지(0)
static inline int move_sign(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
    if (target > current) return +1;
 8000840:	4b0d      	ldr	r3, [pc, #52]	@ (8000878 <move_sign+0x3c>)
 8000842:	f993 2000 	ldrsb.w	r2, [r3]
 8000846:	4b0d      	ldr	r3, [pc, #52]	@ (800087c <move_sign+0x40>)
 8000848:	f993 3000 	ldrsb.w	r3, [r3]
 800084c:	429a      	cmp	r2, r3
 800084e:	dd01      	ble.n	8000854 <move_sign+0x18>
 8000850:	2301      	movs	r3, #1
 8000852:	e00b      	b.n	800086c <move_sign+0x30>
    if (target < current) return -1;
 8000854:	4b08      	ldr	r3, [pc, #32]	@ (8000878 <move_sign+0x3c>)
 8000856:	f993 2000 	ldrsb.w	r2, [r3]
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <move_sign+0x40>)
 800085c:	f993 3000 	ldrsb.w	r3, [r3]
 8000860:	429a      	cmp	r2, r3
 8000862:	da02      	bge.n	800086a <move_sign+0x2e>
 8000864:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000868:	e000      	b.n	800086c <move_sign+0x30>
    return 0;
 800086a:	2300      	movs	r3, #0
}
 800086c:	4618      	mov	r0, r3
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	20000055 	.word	0x20000055
 800087c:	20000054 	.word	0x20000054

08000880 <same_dir>:
// 같은 방향 호출인가? 3층 아래 2층 위               target_dir 은 처음 호출한 층으로 갈때 방향     call_dir은 그 다음에 호출한 층으로 갈때 방향
static inline bool same_dir(buttonUpDownCall call_dir, buttonUpDownCall target_dir)
{
 8000880:	b480      	push	{r7}
 8000882:	b085      	sub	sp, #20
 8000884:	af00      	add	r7, sp, #0
 8000886:	4603      	mov	r3, r0
 8000888:	460a      	mov	r2, r1
 800088a:	71fb      	strb	r3, [r7, #7]
 800088c:	4613      	mov	r3, r2
 800088e:	71bb      	strb	r3, [r7, #6]
	bool is_same = (call_dir == target_dir);     // 방향이 같다
 8000890:	79fa      	ldrb	r2, [r7, #7]
 8000892:	79bb      	ldrb	r3, [r7, #6]
 8000894:	429a      	cmp	r2, r3
 8000896:	bf0c      	ite	eq
 8000898:	2301      	moveq	r3, #1
 800089a:	2300      	movne	r3, #0
 800089c:	73fb      	strb	r3, [r7, #15]
	bool call_valid = (call_dir != 0);           // 호출 방향이 유효하다     ,,다음 호출이 들어 왔다
 800089e:	79fb      	ldrb	r3, [r7, #7]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bf14      	ite	ne
 80008a4:	2301      	movne	r3, #1
 80008a6:	2300      	moveq	r3, #0
 80008a8:	73bb      	strb	r3, [r7, #14]
	bool target_valid = (target_dir != 0);       // 타깃 방향이 유효하다     ,,타겟이 있다.
 80008aa:	79bb      	ldrb	r3, [r7, #6]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	bf14      	ite	ne
 80008b0:	2301      	movne	r3, #1
 80008b2:	2300      	moveq	r3, #0
 80008b4:	737b      	strb	r3, [r7, #13]

	if (is_same && call_valid && target_valid)
 80008b6:	7bfb      	ldrb	r3, [r7, #15]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d007      	beq.n	80008cc <same_dir+0x4c>
 80008bc:	7bbb      	ldrb	r3, [r7, #14]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d004      	beq.n	80008cc <same_dir+0x4c>
 80008c2:	7b7b      	ldrb	r3, [r7, #13]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <same_dir+0x4c>
	    return true;
 80008c8:	2301      	movs	r3, #1
 80008ca:	e000      	b.n	80008ce <same_dir+0x4e>
	else
	    return false;
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	3714      	adds	r7, #20
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr

080008da <is_between_on_route>:
// 호출이 '경로 사이'에 있는가?    그니까...
// (상행: current < call < target / 하행: target < call < current)
static inline bool is_between_on_route(int current, int target, int call)
{
 80008da:	b480      	push	{r7}
 80008dc:	b085      	sub	sp, #20
 80008de:	af00      	add	r7, sp, #0
 80008e0:	60f8      	str	r0, [r7, #12]
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
    if (target > current)
 80008e6:	68ba      	ldr	r2, [r7, #8]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	dd0e      	ble.n	800090c <is_between_on_route+0x32>
    	return (current < call && call < target);
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	429a      	cmp	r2, r3
 80008f4:	da05      	bge.n	8000902 <is_between_on_route+0x28>
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	da01      	bge.n	8000902 <is_between_on_route+0x28>
 80008fe:	2301      	movs	r3, #1
 8000900:	e000      	b.n	8000904 <is_between_on_route+0x2a>
 8000902:	2300      	movs	r3, #0
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	b2db      	uxtb	r3, r3
 800090a:	e013      	b.n	8000934 <is_between_on_route+0x5a>
    if (target < current)
 800090c:	68ba      	ldr	r2, [r7, #8]
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	429a      	cmp	r2, r3
 8000912:	da0e      	bge.n	8000932 <is_between_on_route+0x58>
    	return (target < call && call < current);
 8000914:	68ba      	ldr	r2, [r7, #8]
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	429a      	cmp	r2, r3
 800091a:	da05      	bge.n	8000928 <is_between_on_route+0x4e>
 800091c:	687a      	ldr	r2, [r7, #4]
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	429a      	cmp	r2, r3
 8000922:	da01      	bge.n	8000928 <is_between_on_route+0x4e>
 8000924:	2301      	movs	r3, #1
 8000926:	e000      	b.n	800092a <is_between_on_route+0x50>
 8000928:	2300      	movs	r3, #0
 800092a:	f003 0301 	and.w	r3, r3, #1
 800092e:	b2db      	uxtb	r3, r3
 8000930:	e000      	b.n	8000934 <is_between_on_route+0x5a>
    return false;
 8000932:	2300      	movs	r3, #0
}
 8000934:	4618      	mov	r0, r3
 8000936:	3714      	adds	r7, #20
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr

08000940 <beyond_target_on_route>:
// 호출이 타깃을 '넘어선' 위치인가? (진행방향 쪽으로 더 멀리)
bool beyond_target_on_route(int current, int target, int call)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
    if (target > current)       // 상행
 800094c:	68ba      	ldr	r2, [r7, #8]
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	429a      	cmp	r2, r3
 8000952:	dd07      	ble.n	8000964 <beyond_target_on_route+0x24>
      return (call > target);   // call > target이면 true, call ≤ target이면 false
 8000954:	687a      	ldr	r2, [r7, #4]
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	429a      	cmp	r2, r3
 800095a:	bfcc      	ite	gt
 800095c:	2301      	movgt	r3, #1
 800095e:	2300      	movle	r3, #0
 8000960:	b2db      	uxtb	r3, r3
 8000962:	e00c      	b.n	800097e <beyond_target_on_route+0x3e>
    else if (target < current)  // 하행
 8000964:	68ba      	ldr	r2, [r7, #8]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	429a      	cmp	r2, r3
 800096a:	da07      	bge.n	800097c <beyond_target_on_route+0x3c>
      return (call < target);   // call < target이면 true, call ≥ target이면 false
 800096c:	687a      	ldr	r2, [r7, #4]
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	429a      	cmp	r2, r3
 8000972:	bfb4      	ite	lt
 8000974:	2301      	movlt	r3, #1
 8000976:	2300      	movge	r3, #0
 8000978:	b2db      	uxtb	r3, r3
 800097a:	e000      	b.n	800097e <beyond_target_on_route+0x3e>
    else                        // 정지 상태
        return false;
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3714      	adds	r7, #20
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
	...

0800098c <elevator_init>:

/* =========================================================================
 * 초기화
 * ========================================================================= */
void elevator_init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af02      	add	r7, sp, #8
    ADC1_StartIT();        // ADC IT 시작(완료 ISR이 adc_value 갱신)
 8000992:	f7ff fea9 	bl	80006e8 <ADC1_StartIT>
    stepper_init();        // 스텝 상태/핀 초기화
 8000996:	f001 f99b 	bl	8001cd0 <stepper_init>
    ps_init();             // 포토센서 초기화
 800099a:	f001 f871 	bl	8001a80 <ps_init>

    // 500ms 일시정지 타이머 준비(이후 재가동은 Reset 사용)
    softTimer_Init(swTimerID1, 500);
 800099e:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80009a2:	2000      	movs	r0, #0
 80009a4:	f001 fb20 	bl	8001fe8 <softTimer_Init>

    // 속도 모듈(ADC→주기(ms)) 셋업
    motor_speed_init(/*adc_min*/   100,
 80009a8:	2301      	movs	r3, #1
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	2301      	movs	r3, #1
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	230a      	movs	r3, #10
 80009b2:	2201      	movs	r2, #1
 80009b4:	f640 41e4 	movw	r1, #3300	@ 0xce4
 80009b8:	2064      	movs	r0, #100	@ 0x64
 80009ba:	f000 ff7f 	bl	80018bc <motor_speed_init>
                     /*max_ms*/    10,
                     /*ramp_ms*/   1,
                     /*invert*/    true);

    // 부팅 시 ‘막혀있는’ 층을 찾아 현재층 추정
    for (uint8_t floor = 0; floor < 3; floor++)
 80009be:	2300      	movs	r3, #0
 80009c0:	71fb      	strb	r3, [r7, #7]
 80009c2:	e015      	b.n	80009f0 <elevator_init+0x64>
    {
        if (ps_is_blocked(floor))
 80009c4:	79fb      	ldrb	r3, [r7, #7]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f001 f8fa 	bl	8001bc0 <ps_is_blocked>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d00b      	beq.n	80009ea <elevator_init+0x5e>
        {
            current = floor;
 80009d2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80009d6:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <elevator_init+0x9c>)
 80009d8:	701a      	strb	r2, [r3, #0]
            printf("[SET current by ps_is_blocked] %d\n", (int)current);
 80009da:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <elevator_init+0x9c>)
 80009dc:	f993 3000 	ldrsb.w	r3, [r3]
 80009e0:	4619      	mov	r1, r3
 80009e2:	4812      	ldr	r0, [pc, #72]	@ (8000a2c <elevator_init+0xa0>)
 80009e4:	f004 fb72 	bl	80050cc <iprintf>
            break;
 80009e8:	e005      	b.n	80009f6 <elevator_init+0x6a>
    for (uint8_t floor = 0; floor < 3; floor++)
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	3301      	adds	r3, #1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d9e6      	bls.n	80009c4 <elevator_init+0x38>
        }
    }

    target  = -1;  target_dir  = 0;
 80009f6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a30 <elevator_init+0xa4>)
 80009f8:	22ff      	movs	r2, #255	@ 0xff
 80009fa:	701a      	strb	r2, [r3, #0]
 80009fc:	4b0d      	ldr	r3, [pc, #52]	@ (8000a34 <elevator_init+0xa8>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	701a      	strb	r2, [r3, #0]
    pending = -1;  pending_dir = 0;
 8000a02:	4b0d      	ldr	r3, [pc, #52]	@ (8000a38 <elevator_init+0xac>)
 8000a04:	22ff      	movs	r2, #255	@ 0xff
 8000a06:	701a      	strb	r2, [r3, #0]
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <elevator_init+0xb0>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
    moving  = false;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <elevator_init+0xb4>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
    pause_active = false;
 8000a14:	4b0b      	ldr	r3, [pc, #44]	@ (8000a44 <elevator_init+0xb8>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	701a      	strb	r2, [r3, #0]
    stepper_stop();
 8000a1a:	f001 f997 	bl	8001d4c <stepper_stop>
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000054 	.word	0x20000054
 8000a2c:	08005e78 	.word	0x08005e78
 8000a30:	20000055 	.word	0x20000055
 8000a34:	2000018e 	.word	0x2000018e
 8000a38:	20000056 	.word	0x20000056
 8000a3c:	2000018f 	.word	0x2000018f
 8000a40:	2000018c 	.word	0x2000018c
 8000a44:	2000018d 	.word	0x2000018d

08000a48 <start_move_if_needed>:
 * 필요 시 이동 개시 (pause_active이면 출발 금지)      pause active는 움직이는 상태인데 모터를 sw로 잠시 멈춰두는것
 * ========================================================================= */
// 엘리베이터를 출발시킬지 확인하고,
// 조건이 맞으면 모터를 회전시켜 이동을 시작하는 함수
static void start_move_if_needed(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
    // ① 잠시 정지 중이면 출발 금지
    // 예: 경유층에 도착해서 500ms 동안 멈춰있는 중이라면
    if (pause_active)
 8000a4c:	4b25      	ldr	r3, [pc, #148]	@ (8000ae4 <start_move_if_needed+0x9c>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d143      	bne.n	8000adc <start_move_if_needed+0x94>
        // 아직 멈춰있어야 하므로 아무 것도 하지 않음
        return;
    }

    // ② 목적지(target)가 없거나, 이미 그 층이라면 출발하지 않음
    if (target == -1 || target == current)
 8000a54:	4b24      	ldr	r3, [pc, #144]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000a56:	f993 3000 	ldrsb.w	r3, [r3]
 8000a5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a5e:	d03f      	beq.n	8000ae0 <start_move_if_needed+0x98>
 8000a60:	4b21      	ldr	r3, [pc, #132]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000a62:	f993 2000 	ldrsb.w	r2, [r3]
 8000a66:	4b21      	ldr	r3, [pc, #132]	@ (8000aec <start_move_if_needed+0xa4>)
 8000a68:	f993 3000 	ldrsb.w	r3, [r3]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	d037      	beq.n	8000ae0 <start_move_if_needed+0x98>
        // 갈 곳이 없거나 이미 도착했으니 종료
        return;
    }

    // ③ 이동 방향 결정
    if (target > current)
 8000a70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000a72:	f993 2000 	ldrsb.w	r2, [r3]
 8000a76:	4b1d      	ldr	r3, [pc, #116]	@ (8000aec <start_move_if_needed+0xa4>)
 8000a78:	f993 3000 	ldrsb.w	r3, [r3]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dd03      	ble.n	8000a88 <start_move_if_needed+0x40>
    {
        // 목표층이 현재보다 높으면 위로 이동
        stepper_set_dir(DIR_CW);   // CW = ClockWise (시계방향)
 8000a80:	2000      	movs	r0, #0
 8000a82:	f001 f933 	bl	8001cec <stepper_set_dir>
 8000a86:	e002      	b.n	8000a8e <start_move_if_needed+0x46>
    }
    else
    {
        // 목표층이 현재보다 낮으면 아래로 이동
        stepper_set_dir(DIR_CCW);  // CCW = Counter ClockWise (반시계방향)
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f001 f92f 	bl	8001cec <stepper_set_dir>
    }

    // ④ 모터 회전 시작
    stepper_resume();    // 정지 상태에서 다시 모터 동작 시작
 8000a8e:	f001 f969 	bl	8001d64 <stepper_resume>
    moving = true;       // "지금 이동 중" 상태로 표시
 8000a92:	4b17      	ldr	r3, [pc, #92]	@ (8000af0 <start_move_if_needed+0xa8>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	701a      	strb	r2, [r3, #0]

    // ⑤ 현재층 → 목표층 방향 출력 (디버그용)
    if (target > current)
 8000a98:	4b13      	ldr	r3, [pc, #76]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000a9a:	f993 2000 	ldrsb.w	r2, [r3]
 8000a9e:	4b13      	ldr	r3, [pc, #76]	@ (8000aec <start_move_if_needed+0xa4>)
 8000aa0:	f993 3000 	ldrsb.w	r3, [r3]
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	dd0b      	ble.n	8000ac0 <start_move_if_needed+0x78>
        printf("[MOVE] %d층 → %d층 (방향: UP)\n", current, target);
 8000aa8:	4b10      	ldr	r3, [pc, #64]	@ (8000aec <start_move_if_needed+0xa4>)
 8000aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000ab2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	480e      	ldr	r0, [pc, #56]	@ (8000af4 <start_move_if_needed+0xac>)
 8000aba:	f004 fb07 	bl	80050cc <iprintf>
 8000abe:	e00a      	b.n	8000ad6 <start_move_if_needed+0x8e>
    else
        printf("[MOVE] %d층 → %d층 (방향: DOWN)\n", current, target);
 8000ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <start_move_if_needed+0xa4>)
 8000ac2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <start_move_if_needed+0xa0>)
 8000aca:	f993 3000 	ldrsb.w	r3, [r3]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	4809      	ldr	r0, [pc, #36]	@ (8000af8 <start_move_if_needed+0xb0>)
 8000ad2:	f004 fafb 	bl	80050cc <iprintf>

    // ⑥ 스텝 모터를 바로 한 번 구동 (즉시 반응성 향상)
    // stepper_task()는 실제 한 스텝 진행하는 함수로,
    // 바로 한 틱 실행시켜 "딜레이 없는 출발" 효과를 줌
    stepper_task();
 8000ad6:	f001 f957 	bl	8001d88 <stepper_task>
 8000ada:	e002      	b.n	8000ae2 <start_move_if_needed+0x9a>
        return;
 8000adc:	bf00      	nop
 8000ade:	e000      	b.n	8000ae2 <start_move_if_needed+0x9a>
        return;
 8000ae0:	bf00      	nop
}
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	2000018d 	.word	0x2000018d
 8000ae8:	20000055 	.word	0x20000055
 8000aec:	20000054 	.word	0x20000054
 8000af0:	2000018c 	.word	0x2000018c
 8000af4:	08005e9c 	.word	0x08005e9c
 8000af8:	08005ec4 	.word	0x08005ec4

08000afc <check_arrival>:
 *   - 없으면: 완전 정지(target=-1)
 * ========================================================================= */
// 엘리베이터가 목표층에 도착했는지 확인하고,
// 도착 시 모터를 멈추거나, 다음 층으로 이동을 예약하는 함수
static void check_arrival(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
    // ① 현재 어떤 층의 센서가 빛을 감지(차단)했는지 확인
    //    - 0, 1, 2 : 해당 층 센서 감지됨
    //    - 0xFF : 아무 층도 감지되지 않음
    uint8_t detected_floor = ps_any_broken();
 8000b02:	f001 f879 	bl	8001bf8 <ps_any_broken>
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]

    // ② 엘리베이터가 이동 중이 아닐 때는 도착을 확인할 필요가 없음
    //    (멈춰있거나 이동 목적이 없으면 그냥 종료)
    if (!moving || target == -1)
 8000b0a:	4b35      	ldr	r3, [pc, #212]	@ (8000be0 <check_arrival+0xe4>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	f083 0301 	eor.w	r3, r3, #1
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d15e      	bne.n	8000bd6 <check_arrival+0xda>
 8000b18:	4b32      	ldr	r3, [pc, #200]	@ (8000be4 <check_arrival+0xe8>)
 8000b1a:	f993 3000 	ldrsb.w	r3, [r3]
 8000b1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b22:	d058      	beq.n	8000bd6 <check_arrival+0xda>
    {
        return;
    }

    // ③ 센서가 어떤 층을 감지했고, 그 층이 목표층이면 도착으로 판단
    if (detected_floor != 0xFF && detected_floor == (uint8_t)target)
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	2bff      	cmp	r3, #255	@ 0xff
 8000b28:	d056      	beq.n	8000bd8 <check_arrival+0xdc>
 8000b2a:	4b2e      	ldr	r3, [pc, #184]	@ (8000be4 <check_arrival+0xe8>)
 8000b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	79fa      	ldrb	r2, [r7, #7]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	d14f      	bne.n	8000bd8 <check_arrival+0xdc>
    {
        // --- 도착 처리 시작 ---
        stepper_stop();      // 모터를 멈춤 (물리적 정지)
 8000b38:	f001 f908 	bl	8001d4c <stepper_stop>
        moving = false;      // 이동 상태 해제
 8000b3c:	4b28      	ldr	r3, [pc, #160]	@ (8000be0 <check_arrival+0xe4>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
        current = target;    // 현재층을 목표층으로 갱신
 8000b42:	4b28      	ldr	r3, [pc, #160]	@ (8000be4 <check_arrival+0xe8>)
 8000b44:	f993 2000 	ldrsb.w	r2, [r3]
 8000b48:	4b27      	ldr	r3, [pc, #156]	@ (8000be8 <check_arrival+0xec>)
 8000b4a:	701a      	strb	r2, [r3, #0]

        printf("[도착] 현재층: %d층\n", current + 1);
 8000b4c:	4b26      	ldr	r3, [pc, #152]	@ (8000be8 <check_arrival+0xec>)
 8000b4e:	f993 3000 	ldrsb.w	r3, [r3]
 8000b52:	3301      	adds	r3, #1
 8000b54:	4619      	mov	r1, r3
 8000b56:	4825      	ldr	r0, [pc, #148]	@ (8000bec <check_arrival+0xf0>)
 8000b58:	f004 fab8 	bl	80050cc <iprintf>

        // ④ 다음 가야 할 층이 있는 경우 (예: 2층 → 3층 가는 중)
        if (pending != -1 && pending != target)
 8000b5c:	4b24      	ldr	r3, [pc, #144]	@ (8000bf0 <check_arrival+0xf4>)
 8000b5e:	f993 3000 	ldrsb.w	r3, [r3]
 8000b62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b66:	d02c      	beq.n	8000bc2 <check_arrival+0xc6>
 8000b68:	4b21      	ldr	r3, [pc, #132]	@ (8000bf0 <check_arrival+0xf4>)
 8000b6a:	f993 2000 	ldrsb.w	r2, [r3]
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <check_arrival+0xe8>)
 8000b70:	f993 3000 	ldrsb.w	r3, [r3]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	d024      	beq.n	8000bc2 <check_arrival+0xc6>
        {
            // ④-1) 500ms 동안 잠시 정지 (논블로킹 방식)
            softTimer_Reset(swTimerID1);  // 타이머 다시 시작
 8000b78:	2000      	movs	r0, #0
 8000b7a:	f001 fa89 	bl	8002090 <softTimer_Reset>
            pause_active = true;           // “정지 중” 상태 표시
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <check_arrival+0xf8>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	701a      	strb	r2, [r3, #0]

            // ④-2) 다음 목적지 예약 (일시정지 끝나면 자동 출발)
            target     = pending;          // 다음 이동할 층 설정
 8000b84:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf0 <check_arrival+0xf4>)
 8000b86:	f993 2000 	ldrsb.w	r2, [r3]
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <check_arrival+0xe8>)
 8000b8c:	701a      	strb	r2, [r3, #0]
            target_dir = pending_dir;      // 다음 방향 설정
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <check_arrival+0xfc>)
 8000b90:	781a      	ldrb	r2, [r3, #0]
 8000b92:	4b1a      	ldr	r3, [pc, #104]	@ (8000bfc <check_arrival+0x100>)
 8000b94:	701a      	strb	r2, [r3, #0]
            pending    = -1;               // 경유층 정보 초기화
 8000b96:	4b16      	ldr	r3, [pc, #88]	@ (8000bf0 <check_arrival+0xf4>)
 8000b98:	22ff      	movs	r2, #255	@ 0xff
 8000b9a:	701a      	strb	r2, [r3, #0]
            pending_dir= 0;
 8000b9c:	4b16      	ldr	r3, [pc, #88]	@ (8000bf8 <check_arrival+0xfc>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	701a      	strb	r2, [r3, #0]

            printf("[일시정지 후 다음목표] %d층 (방향: %s)\n",
 8000ba2:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <check_arrival+0xe8>)
 8000ba4:	f993 3000 	ldrsb.w	r3, [r3]
 8000ba8:	1c59      	adds	r1, r3, #1
                   target + 1,
                   (target_dir == BUTTON_CALL_UP ? "UP" : "DOWN"));
 8000baa:	4b14      	ldr	r3, [pc, #80]	@ (8000bfc <check_arrival+0x100>)
 8000bac:	781b      	ldrb	r3, [r3, #0]
            printf("[일시정지 후 다음목표] %d층 (방향: %s)\n",
 8000bae:	2b01      	cmp	r3, #1
 8000bb0:	d101      	bne.n	8000bb6 <check_arrival+0xba>
 8000bb2:	4b13      	ldr	r3, [pc, #76]	@ (8000c00 <check_arrival+0x104>)
 8000bb4:	e000      	b.n	8000bb8 <check_arrival+0xbc>
 8000bb6:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <check_arrival+0x108>)
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4813      	ldr	r0, [pc, #76]	@ (8000c08 <check_arrival+0x10c>)
 8000bbc:	f004 fa86 	bl	80050cc <iprintf>

            // 일시정지 상태이므로 지금은 출발하지 않음
            return;
 8000bc0:	e00a      	b.n	8000bd8 <check_arrival+0xdc>
        }
        else
        {
            // ⑤ 경유층이 없을 때 → 완전 정지
            target = -1;       // 목표층 초기화
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <check_arrival+0xe8>)
 8000bc4:	22ff      	movs	r2, #255	@ 0xff
 8000bc6:	701a      	strb	r2, [r3, #0]
            target_dir = 0;    // 방향 초기화
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bfc <check_arrival+0x100>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
            printf("[정지 완료] 더 이상 갈 곳이 없습니다.\n");
 8000bce:	480f      	ldr	r0, [pc, #60]	@ (8000c0c <check_arrival+0x110>)
 8000bd0:	f004 fae4 	bl	800519c <puts>
 8000bd4:	e000      	b.n	8000bd8 <check_arrival+0xdc>
        return;
 8000bd6:	bf00      	nop
        }
    }
}
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	2000018c 	.word	0x2000018c
 8000be4:	20000055 	.word	0x20000055
 8000be8:	20000054 	.word	0x20000054
 8000bec:	08005eec 	.word	0x08005eec
 8000bf0:	20000056 	.word	0x20000056
 8000bf4:	2000018d 	.word	0x2000018d
 8000bf8:	2000018f 	.word	0x2000018f
 8000bfc:	2000018e 	.word	0x2000018e
 8000c00:	08005f08 	.word	0x08005f08
 8000c04:	08005f0c 	.word	0x08005f0c
 8000c08:	08005f14 	.word	0x08005f14
 8000c0c:	08005f48 	.word	0x08005f48

08000c10 <promote_to_pending>:
 * 공통 처리: target/pending 교체를 한 곳에서
 * ========================================================================= */

// 현재 목표층(target)을 대기층(pending)으로 옮긴다
static inline void promote_to_pending(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
    pending     = target;
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <promote_to_pending+0x20>)
 8000c16:	f993 2000 	ldrsb.w	r2, [r3]
 8000c1a:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <promote_to_pending+0x24>)
 8000c1c:	701a      	strb	r2, [r3, #0]
    pending_dir = target_dir;
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <promote_to_pending+0x28>)
 8000c20:	781a      	ldrb	r2, [r3, #0]
 8000c22:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <promote_to_pending+0x2c>)
 8000c24:	701a      	strb	r2, [r3, #0]
}
 8000c26:	bf00      	nop
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	20000055 	.word	0x20000055
 8000c34:	20000056 	.word	0x20000056
 8000c38:	2000018e 	.word	0x2000018e
 8000c3c:	2000018f 	.word	0x2000018f

08000c40 <set_new_target>:

// 새로운 목표층과 방향을 설정한다
static inline void set_new_target(int floor, buttonUpDownCall direction)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
    target     = (int8_t)floor;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	b25a      	sxtb	r2, r3
 8000c50:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <set_new_target+0x28>)
 8000c52:	701a      	strb	r2, [r3, #0]
    target_dir = direction;
 8000c54:	4a05      	ldr	r2, [pc, #20]	@ (8000c6c <set_new_target+0x2c>)
 8000c56:	78fb      	ldrb	r3, [r7, #3]
 8000c58:	7013      	strb	r3, [r2, #0]
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20000055 	.word	0x20000055
 8000c6c:	2000018e 	.word	0x2000018e

08000c70 <handleExternalButtonCall>:
 *  - '타깃을 넘어서' & (새 호출 방향 == 현재 target 방향) → 타깃 확장
 *  - 그 외는 pending 1칸에 적재(비었을 때)
 * ========================================================================= */
// 외부 버튼 call 을 '경유 / 확장 / 대기' 중 하나로 분류해서 처리한다.
void handleExternalButtonCall(uint8_t floor, buttonUpDownCall call_dir)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	460a      	mov	r2, r1
 8000c7a:	71fb      	strb	r3, [r7, #7]
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	71bb      	strb	r3, [r7, #6]
    /* ------------------------------------------------------------------------
     * [CASE 0] 기본 입력 검증 및 불필요한 호출 무시
     * ------------------------------------------------------------------------ */

    // 유효 층(0..2)만 처리 (잘못된 인덱스 방지)
    if (floor > 2) return;
 8000c80:	79fb      	ldrb	r3, [r7, #7]
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	f200 80f4 	bhi.w	8000e70 <handleExternalButtonCall+0x200>

    // 엘리베이터가 완전히 정지 중이며 (이동 중 아님 + 일시정지도 아님)
    // 현재 층 버튼이 다시 눌렸을 경우 → 무시
    if ((moving == false) && (pause_active == false) && (floor == current))
 8000c88:	4b7d      	ldr	r3, [pc, #500]	@ (8000e80 <handleExternalButtonCall+0x210>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	f083 0301 	eor.w	r3, r3, #1
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d00d      	beq.n	8000cb2 <handleExternalButtonCall+0x42>
 8000c96:	4b7b      	ldr	r3, [pc, #492]	@ (8000e84 <handleExternalButtonCall+0x214>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	f083 0301 	eor.w	r3, r3, #1
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d006      	beq.n	8000cb2 <handleExternalButtonCall+0x42>
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	4a78      	ldr	r2, [pc, #480]	@ (8000e88 <handleExternalButtonCall+0x218>)
 8000ca8:	f992 2000 	ldrsb.w	r2, [r2]
 8000cac:	4293      	cmp	r3, r2
 8000cae:	f000 80e1 	beq.w	8000e74 <handleExternalButtonCall+0x204>
     * [CASE 1] 정지 상태에서의 호출 (즉시 출발)
     * ------------------------------------------------------------------------
     * - 아직 이동 중이 아니거나, target이 없는 경우
     * - 새로 누른 층을 바로 목적지로 설정하고 이동 시작
     * ------------------------------------------------------------------------ */
    if (!moving || target == -1)
 8000cb2:	4b73      	ldr	r3, [pc, #460]	@ (8000e80 <handleExternalButtonCall+0x210>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	f083 0301 	eor.w	r3, r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d105      	bne.n	8000ccc <handleExternalButtonCall+0x5c>
 8000cc0:	4b72      	ldr	r3, [pc, #456]	@ (8000e8c <handleExternalButtonCall+0x21c>)
 8000cc2:	f993 3000 	ldrsb.w	r3, [r3]
 8000cc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000cca:	d108      	bne.n	8000cde <handleExternalButtonCall+0x6e>
    {
        set_new_target(floor, call_dir);   // 새 target 층 + 방향 저장
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	79ba      	ldrb	r2, [r7, #6]
 8000cd0:	4611      	mov	r1, r2
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ffb4 	bl	8000c40 <set_new_target>
        start_move_if_needed();            // 즉시 이동 시작
 8000cd8:	f7ff feb6 	bl	8000a48 <start_move_if_needed>
        return;
 8000cdc:	e0cd      	b.n	8000e7a <handleExternalButtonCall+0x20a>
     * [CASE 2] 이동 중일 때: 보조 변수 설정
     * ------------------------------------------------------------------------
     * - 현재 이동 방향을 파악해두면 이후 판단이 간결해짐
     * ------------------------------------------------------------------------ */

    const int move_dir = move_sign();  // +1=상행, -1=하행, 0=정지(이론상 없음)
 8000cde:	f7ff fdad 	bl	800083c <move_sign>
 8000ce2:	6178      	str	r0, [r7, #20]
    const bool going_up   = (move_dir > 0);
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	bfcc      	ite	gt
 8000cea:	2301      	movgt	r3, #1
 8000cec:	2300      	movle	r3, #0
 8000cee:	74fb      	strb	r3, [r7, #19]
    const bool going_down = (move_dir < 0);
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	0fdb      	lsrs	r3, r3, #31
 8000cf4:	74bb      	strb	r3, [r7, #18]

    // 혹시 move_dir이 0이라면 (안전장치용)
    if (!going_up && !going_down)
 8000cf6:	7cfb      	ldrb	r3, [r7, #19]
 8000cf8:	f083 0301 	eor.w	r3, r3, #1
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d00e      	beq.n	8000d20 <handleExternalButtonCall+0xb0>
 8000d02:	7cbb      	ldrb	r3, [r7, #18]
 8000d04:	f083 0301 	eor.w	r3, r3, #1
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d008      	beq.n	8000d20 <handleExternalButtonCall+0xb0>
    {
        set_new_target(floor, call_dir);
 8000d0e:	79fb      	ldrb	r3, [r7, #7]
 8000d10:	79ba      	ldrb	r2, [r7, #6]
 8000d12:	4611      	mov	r1, r2
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff93 	bl	8000c40 <set_new_target>
        start_move_if_needed();
 8000d1a:	f7ff fe95 	bl	8000a48 <start_move_if_needed>
        return;
 8000d1e:	e0ac      	b.n	8000e7a <handleExternalButtonCall+0x20a>
    }

    // 이동 경로 관련 판단 변수들
    const bool on_the_way  = is_between_on_route(current, target, floor);   // '경로 사이'인가?
 8000d20:	4b59      	ldr	r3, [pc, #356]	@ (8000e88 <handleExternalButtonCall+0x218>)
 8000d22:	f993 3000 	ldrsb.w	r3, [r3]
 8000d26:	4618      	mov	r0, r3
 8000d28:	4b58      	ldr	r3, [pc, #352]	@ (8000e8c <handleExternalButtonCall+0x21c>)
 8000d2a:	f993 3000 	ldrsb.w	r3, [r3]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	461a      	mov	r2, r3
 8000d34:	f7ff fdd1 	bl	80008da <is_between_on_route>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	747b      	strb	r3, [r7, #17]
    const bool beyond_target = beyond_target_on_route(current, target, floor);// '타깃 넘어섰나?'
 8000d3c:	4b52      	ldr	r3, [pc, #328]	@ (8000e88 <handleExternalButtonCall+0x218>)
 8000d3e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d42:	4618      	mov	r0, r3
 8000d44:	4b51      	ldr	r3, [pc, #324]	@ (8000e8c <handleExternalButtonCall+0x21c>)
 8000d46:	f993 3000 	ldrsb.w	r3, [r3]
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	461a      	mov	r2, r3
 8000d50:	f7ff fdf6 	bl	8000940 <beyond_target_on_route>
 8000d54:	4603      	mov	r3, r0
 8000d56:	743b      	strb	r3, [r7, #16]
    const bool same_dir_ok = same_dir(call_dir, target_dir);                // 새 호출 방향 == 현재 타깃 방향?
 8000d58:	4b4d      	ldr	r3, [pc, #308]	@ (8000e90 <handleExternalButtonCall+0x220>)
 8000d5a:	781a      	ldrb	r2, [r3, #0]
 8000d5c:	79bb      	ldrb	r3, [r7, #6]
 8000d5e:	4611      	mov	r1, r2
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff fd8d 	bl	8000880 <same_dir>
 8000d66:	4603      	mov	r3, r0
 8000d68:	73fb      	strb	r3, [r7, #15]
     * 동작:
     *   - 현재 target을 pending으로 옮기고, 새 호출층을 target으로 교체
     *   - 즉시 경유층으로 향함
     * ------------------------------------------------------------------------ */
    const bool same_travel_dir =
        (going_up   && call_dir == BUTTON_CALL_UP) ||
 8000d6a:	7cfb      	ldrb	r3, [r7, #19]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d002      	beq.n	8000d76 <handleExternalButtonCall+0x106>
 8000d70:	79bb      	ldrb	r3, [r7, #6]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d005      	beq.n	8000d82 <handleExternalButtonCall+0x112>
 8000d76:	7cbb      	ldrb	r3, [r7, #18]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d004      	beq.n	8000d86 <handleExternalButtonCall+0x116>
        (going_down && call_dir == BUTTON_CALL_DOWN);
 8000d7c:	79bb      	ldrb	r3, [r7, #6]
 8000d7e:	2b02      	cmp	r3, #2
 8000d80:	d101      	bne.n	8000d86 <handleExternalButtonCall+0x116>
        (going_up   && call_dir == BUTTON_CALL_UP) ||
 8000d82:	2301      	movs	r3, #1
 8000d84:	e000      	b.n	8000d88 <handleExternalButtonCall+0x118>
 8000d86:	2300      	movs	r3, #0
    const bool same_travel_dir =
 8000d88:	73bb      	strb	r3, [r7, #14]
 8000d8a:	7bbb      	ldrb	r3, [r7, #14]
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	73bb      	strb	r3, [r7, #14]

    if (on_the_way && same_travel_dir)
 8000d92:	7c7b      	ldrb	r3, [r7, #17]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d00d      	beq.n	8000db4 <handleExternalButtonCall+0x144>
 8000d98:	7bbb      	ldrb	r3, [r7, #14]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d00a      	beq.n	8000db4 <handleExternalButtonCall+0x144>
    {
        // ① 지금 가던 목표층을 나중으로 미룸 (pending)
        promote_to_pending();
 8000d9e:	f7ff ff37 	bl	8000c10 <promote_to_pending>

        // ② 새로 호출된 층을 새로운 목적지로 설정
        set_new_target(floor, call_dir);
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	79ba      	ldrb	r2, [r7, #6]
 8000da6:	4611      	mov	r1, r2
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff49 	bl	8000c40 <set_new_target>

        // ③ (정지 상태가 아니라면) 즉시 이동 재개
        start_move_if_needed();
 8000dae:	f7ff fe4b 	bl	8000a48 <start_move_if_needed>

        // ④ 다른 조건은 볼 필요 없음 → 종료
        return;
 8000db2:	e062      	b.n	8000e7a <handleExternalButtonCall+0x20a>
     *   - pending == -1 → 대기 중 호출이 없음
     * 동작:
     *   - 기존 target을 pending으로 저장 후, 새 호출층으로 target 갱신
     *   - 방향이 다르거나 pending이 차 있으면 단순히 pending에 대기 저장
     * ------------------------------------------------------------------------ */
    if (beyond_target)
 8000db4:	7c3b      	ldrb	r3, [r7, #16]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d03a      	beq.n	8000e30 <handleExternalButtonCall+0x1c0>
    {
        if (same_dir_ok && pending == -1)
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d010      	beq.n	8000de2 <handleExternalButtonCall+0x172>
 8000dc0:	4b34      	ldr	r3, [pc, #208]	@ (8000e94 <handleExternalButtonCall+0x224>)
 8000dc2:	f993 3000 	ldrsb.w	r3, [r3]
 8000dc6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000dca:	d10a      	bne.n	8000de2 <handleExternalButtonCall+0x172>
        {
            // (A) 같은 방향이면 확장 허용 → 더 먼 층으로 목적지 확장
            promote_to_pending();          // 기존 target을 pending으로
 8000dcc:	f7ff ff20 	bl	8000c10 <promote_to_pending>
            set_new_target(floor, call_dir); // 새 호출층을 새 target으로
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	79ba      	ldrb	r2, [r7, #6]
 8000dd4:	4611      	mov	r1, r2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff ff32 	bl	8000c40 <set_new_target>
            start_move_if_needed();          // 바로 이동 재개
 8000ddc:	f7ff fe34 	bl	8000a48 <start_move_if_needed>
            {
                pending     = (int8_t)floor;
                pending_dir = call_dir;
            }
        }
        return;
 8000de0:	e04a      	b.n	8000e78 <handleExternalButtonCall+0x208>
                (pending == -1) &&
 8000de2:	4b2c      	ldr	r3, [pc, #176]	@ (8000e94 <handleExternalButtonCall+0x224>)
 8000de4:	f993 3000 	ldrsb.w	r3, [r3]
                (floor != (uint8_t)target) &&
 8000de8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000dec:	d10f      	bne.n	8000e0e <handleExternalButtonCall+0x19e>
 8000dee:	4b27      	ldr	r3, [pc, #156]	@ (8000e8c <handleExternalButtonCall+0x21c>)
 8000df0:	f993 3000 	ldrsb.w	r3, [r3]
 8000df4:	b2db      	uxtb	r3, r3
                (pending == -1) &&
 8000df6:	79fa      	ldrb	r2, [r7, #7]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d008      	beq.n	8000e0e <handleExternalButtonCall+0x19e>
                (floor != (uint8_t)current);
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <handleExternalButtonCall+0x218>)
 8000dfe:	f993 3000 	ldrsb.w	r3, [r3]
 8000e02:	b2db      	uxtb	r3, r3
                (floor != (uint8_t)target) &&
 8000e04:	79fa      	ldrb	r2, [r7, #7]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d001      	beq.n	8000e0e <handleExternalButtonCall+0x19e>
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e000      	b.n	8000e10 <handleExternalButtonCall+0x1a0>
 8000e0e:	2300      	movs	r3, #0
            const bool can_queue =
 8000e10:	733b      	strb	r3, [r7, #12]
 8000e12:	7b3b      	ldrb	r3, [r7, #12]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	733b      	strb	r3, [r7, #12]
            if (can_queue)
 8000e1a:	7b3b      	ldrb	r3, [r7, #12]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d02b      	beq.n	8000e78 <handleExternalButtonCall+0x208>
                pending     = (int8_t)floor;
 8000e20:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000e24:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <handleExternalButtonCall+0x224>)
 8000e26:	701a      	strb	r2, [r3, #0]
                pending_dir = call_dir;
 8000e28:	4a1b      	ldr	r2, [pc, #108]	@ (8000e98 <handleExternalButtonCall+0x228>)
 8000e2a:	79bb      	ldrb	r3, [r7, #6]
 8000e2c:	7013      	strb	r3, [r2, #0]
        return;
 8000e2e:	e023      	b.n	8000e78 <handleExternalButtonCall+0x208>
     *   - pending이 비어 있고, 현재층/타깃층과 중복되지 않음
     * 동작:
     *   - 대기용으로 pending에 1건 저장 (이후 도착 후 처리)
     * ------------------------------------------------------------------------ */
    const bool can_queue =
        (pending == -1) &&
 8000e30:	4b18      	ldr	r3, [pc, #96]	@ (8000e94 <handleExternalButtonCall+0x224>)
 8000e32:	f993 3000 	ldrsb.w	r3, [r3]
 8000e36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e3a:	d108      	bne.n	8000e4e <handleExternalButtonCall+0x1de>
        (floor != (uint8_t)target);
 8000e3c:	4b13      	ldr	r3, [pc, #76]	@ (8000e8c <handleExternalButtonCall+0x21c>)
 8000e3e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e42:	b2db      	uxtb	r3, r3
        (pending == -1) &&
 8000e44:	79fa      	ldrb	r2, [r7, #7]
 8000e46:	429a      	cmp	r2, r3
 8000e48:	d001      	beq.n	8000e4e <handleExternalButtonCall+0x1de>
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e000      	b.n	8000e50 <handleExternalButtonCall+0x1e0>
 8000e4e:	2300      	movs	r3, #0
    const bool can_queue =
 8000e50:	737b      	strb	r3, [r7, #13]
 8000e52:	7b7b      	ldrb	r3, [r7, #13]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	737b      	strb	r3, [r7, #13]

    if (can_queue)
 8000e5a:	7b7b      	ldrb	r3, [r7, #13]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d00c      	beq.n	8000e7a <handleExternalButtonCall+0x20a>
    {
        pending     = (int8_t)floor;
 8000e60:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000e64:	4b0b      	ldr	r3, [pc, #44]	@ (8000e94 <handleExternalButtonCall+0x224>)
 8000e66:	701a      	strb	r2, [r3, #0]
        pending_dir = call_dir;
 8000e68:	4a0b      	ldr	r2, [pc, #44]	@ (8000e98 <handleExternalButtonCall+0x228>)
 8000e6a:	79bb      	ldrb	r3, [r7, #6]
 8000e6c:	7013      	strb	r3, [r2, #0]
 8000e6e:	e004      	b.n	8000e7a <handleExternalButtonCall+0x20a>
    if (floor > 2) return;
 8000e70:	bf00      	nop
 8000e72:	e002      	b.n	8000e7a <handleExternalButtonCall+0x20a>
        return;
 8000e74:	bf00      	nop
 8000e76:	e000      	b.n	8000e7a <handleExternalButtonCall+0x20a>
        return;
 8000e78:	bf00      	nop
    }
}
 8000e7a:	3718      	adds	r7, #24
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	2000018c 	.word	0x2000018c
 8000e84:	2000018d 	.word	0x2000018d
 8000e88:	20000054 	.word	0x20000054
 8000e8c:	20000055 	.word	0x20000055
 8000e90:	2000018e 	.word	0x2000018e
 8000e94:	20000056 	.word	0x20000056
 8000e98:	2000018f 	.word	0x2000018f

08000e9c <read_fnd_floor>:
/* (선택) 현재층 FND 표시 */
void read_fnd_floor(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
    // 1) 현재 막혀있는 센서 층을 확인
    for (int i = 0; i < 3; i++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	e00f      	b.n	8000ec8 <read_fnd_floor+0x2c>
    {
        if (ps_is_blocked(i))  // i층 센서가 막혀 있다면
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	4618      	mov	r0, r3
 8000eae:	f000 fe87 	bl	8001bc0 <ps_is_blocked>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d004      	beq.n	8000ec2 <read_fnd_floor+0x26>
        {
        	fndfloor = i;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	b25a      	sxtb	r2, r3
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8000efc <read_fnd_floor+0x60>)
 8000ebe:	701a      	strb	r2, [r3, #0]
          break;
 8000ec0:	e005      	b.n	8000ece <read_fnd_floor+0x32>
    for (int i = 0; i < 3; i++)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	607b      	str	r3, [r7, #4]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	ddec      	ble.n	8000ea8 <read_fnd_floor+0xc>
        }
    }
    // 2) FND 표시
    if (fndfloor == -1)
 8000ece:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <read_fnd_floor+0x60>)
 8000ed0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000ed8:	d103      	bne.n	8000ee2 <read_fnd_floor+0x46>
    {
        // 감지되는 층이 없을 때 (층 사이 이동 중)
        segNumOn(1);  // 예: 0 또는 "-" 표시
 8000eda:	2001      	movs	r0, #1
 8000edc:	f000 fb54 	bl	8001588 <segNumOn>
    }
    else
    {
        segNumOn(fndfloor + 1);  // FND는 1층부터 표시
    }
}
 8000ee0:	e008      	b.n	8000ef4 <read_fnd_floor+0x58>
        segNumOn(fndfloor + 1);  // FND는 1층부터 표시
 8000ee2:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <read_fnd_floor+0x60>)
 8000ee4:	f993 3000 	ldrsb.w	r3, [r3]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	3301      	adds	r3, #1
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fb4a 	bl	8001588 <segNumOn>
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	20000057 	.word	0x20000057

08000f00 <read_external_buttons>:

/* =========================================================================
 * 버튼 폴링
 * ========================================================================= */
void read_external_buttons(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
	externalButtonOneFloorUp = buttonGetPressed(0);
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff fc11 	bl	800072c <buttonGetPressed>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000f88 <read_external_buttons+0x88>)
 8000f10:	701a      	strb	r2, [r3, #0]
	externalButtonTwoFloorDown = buttonGetPressed(1);
 8000f12:	2001      	movs	r0, #1
 8000f14:	f7ff fc0a 	bl	800072c <buttonGetPressed>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	@ (8000f8c <read_external_buttons+0x8c>)
 8000f1e:	701a      	strb	r2, [r3, #0]
	externalButtonTwoFloorUp = buttonGetPressed(2);
 8000f20:	2002      	movs	r0, #2
 8000f22:	f7ff fc03 	bl	800072c <buttonGetPressed>
 8000f26:	4603      	mov	r3, r0
 8000f28:	461a      	mov	r2, r3
 8000f2a:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <read_external_buttons+0x90>)
 8000f2c:	701a      	strb	r2, [r3, #0]
	externalButtonThreeFloorDown = buttonGetPressed(3);
 8000f2e:	2003      	movs	r0, #3
 8000f30:	f7ff fbfc 	bl	800072c <buttonGetPressed>
 8000f34:	4603      	mov	r3, r0
 8000f36:	461a      	mov	r2, r3
 8000f38:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <read_external_buttons+0x94>)
 8000f3a:	701a      	strb	r2, [r3, #0]

	if (externalButtonOneFloorUp) handleExternalButtonCall(0, BUTTON_CALL_UP);
 8000f3c:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <read_external_buttons+0x88>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d003      	beq.n	8000f4e <read_external_buttons+0x4e>
 8000f46:	2101      	movs	r1, #1
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f7ff fe91 	bl	8000c70 <handleExternalButtonCall>
	if (externalButtonTwoFloorDown) handleExternalButtonCall(1, BUTTON_CALL_DOWN);
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <read_external_buttons+0x8c>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d003      	beq.n	8000f60 <read_external_buttons+0x60>
 8000f58:	2102      	movs	r1, #2
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff fe88 	bl	8000c70 <handleExternalButtonCall>
	if (externalButtonTwoFloorUp) handleExternalButtonCall(1, BUTTON_CALL_UP);
 8000f60:	4b0b      	ldr	r3, [pc, #44]	@ (8000f90 <read_external_buttons+0x90>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d003      	beq.n	8000f72 <read_external_buttons+0x72>
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	2001      	movs	r0, #1
 8000f6e:	f7ff fe7f 	bl	8000c70 <handleExternalButtonCall>
	if (externalButtonThreeFloorDown) handleExternalButtonCall(2, BUTTON_CALL_DOWN);
 8000f72:	4b08      	ldr	r3, [pc, #32]	@ (8000f94 <read_external_buttons+0x94>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <read_external_buttons+0x84>
 8000f7c:	2102      	movs	r1, #2
 8000f7e:	2002      	movs	r0, #2
 8000f80:	f7ff fe76 	bl	8000c70 <handleExternalButtonCall>
}
 8000f84:	bf00      	nop
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20000190 	.word	0x20000190
 8000f8c:	20000191 	.word	0x20000191
 8000f90:	20000192 	.word	0x20000192
 8000f94:	20000193 	.word	0x20000193

08000f98 <read_inside_buttons>:

/* 내부 버튼 폴링: 여기서는 buttonGetPressed(4/5/6)로 가정 */
void read_inside_buttons(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	insideButtonOneFloor = buttonGetPressed(4);
 8000f9c:	2004      	movs	r0, #4
 8000f9e:	f7ff fbc5 	bl	800072c <buttonGetPressed>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <read_inside_buttons+0x64>)
 8000fa8:	701a      	strb	r2, [r3, #0]
	insideButtonTwoFloor = buttonGetPressed(5);
 8000faa:	2005      	movs	r0, #5
 8000fac:	f7ff fbbe 	bl	800072c <buttonGetPressed>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <read_inside_buttons+0x68>)
 8000fb6:	701a      	strb	r2, [r3, #0]
  insideButtonThreeFloor = buttonGetPressed(6);
 8000fb8:	2006      	movs	r0, #6
 8000fba:	f7ff fbb7 	bl	800072c <buttonGetPressed>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <read_inside_buttons+0x6c>)
 8000fc4:	701a      	strb	r2, [r3, #0]

	if (insideButtonOneFloor) handleInsideButton(0); // 내부 0층(1F)
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <read_inside_buttons+0x64>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <read_inside_buttons+0x3e>
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	f000 f819 	bl	8001008 <handleInsideButton>
	if (insideButtonTwoFloor) handleInsideButton(1); // 내부 1층(2F)
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001000 <read_inside_buttons+0x68>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <read_inside_buttons+0x4e>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f000 f811 	bl	8001008 <handleInsideButton>
	if (insideButtonThreeFloor) handleInsideButton(2); // 내부 2층(3F)
 8000fe6:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <read_inside_buttons+0x6c>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d002      	beq.n	8000ff6 <read_inside_buttons+0x5e>
 8000ff0:	2002      	movs	r0, #2
 8000ff2:	f000 f809 	bl	8001008 <handleInsideButton>
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000194 	.word	0x20000194
 8001000:	20000195 	.word	0x20000195
 8001004:	20000196 	.word	0x20000196

08001008 <handleInsideButton>:
/* 내부 버튼 처리기:
 *  - 내부 버튼은 "현재 위치 기준 방향"을 계산해(UP/DOWN) 외부 호출과 동일 규칙을 적용.
 *  - 체류 중(pause_active=1) 내부 버튼은 최우선: 타이머 만료 후 곧장 그 층으로 출발.
 */
void handleInsideButton(uint8_t floor)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	71fb      	strb	r3, [r7, #7]
    /* --------------------------------------------------------------------
     * [CASE 0] 입력값 1차 검증: 유효한 층인가? (0~2만 허용)
     *  - floor > 2 이면 잘못된 입력 → 즉시 무시
     *  - 예) floor=3/4 등 범위 밖 값
     * -------------------------------------------------------------------- */
    if (floor > 2) return; // 유효층 범위 검사
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	2b02      	cmp	r3, #2
 8001016:	f200 814c 	bhi.w	80012b2 <handleInsideButton+0x2aa>
     * 이유:
     *   - 이미 그 층에 "완전히" 서 있으므로, 더 할 일이 없다.
     * 예)
     *   - current=1, moving=false, pause_active=false, floor=1(=같은 층)
     * -------------------------------------------------------------------- */
    bool isStopped   = (moving == false);       // 현재 모터가 돌고 있지 않음
 800101a:	4ba8      	ldr	r3, [pc, #672]	@ (80012bc <handleInsideButton+0x2b4>)
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	2b00      	cmp	r3, #0
 8001020:	bf14      	ite	ne
 8001022:	2301      	movne	r3, #1
 8001024:	2300      	moveq	r3, #0
 8001026:	b2db      	uxtb	r3, r3
 8001028:	f083 0301 	eor.w	r3, r3, #1
 800102c:	b2db      	uxtb	r3, r3
 800102e:	73bb      	strb	r3, [r7, #14]
 8001030:	7bbb      	ldrb	r3, [r7, #14]
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	73bb      	strb	r3, [r7, #14]
    bool isNotPaused = (pause_active == false); // 일시정지(500ms) 상태가 아님
 8001038:	4ba1      	ldr	r3, [pc, #644]	@ (80012c0 <handleInsideButton+0x2b8>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b00      	cmp	r3, #0
 800103e:	bf14      	ite	ne
 8001040:	2301      	movne	r3, #1
 8001042:	2300      	moveq	r3, #0
 8001044:	b2db      	uxtb	r3, r3
 8001046:	f083 0301 	eor.w	r3, r3, #1
 800104a:	b2db      	uxtb	r3, r3
 800104c:	737b      	strb	r3, [r7, #13]
 800104e:	7b7b      	ldrb	r3, [r7, #13]
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	737b      	strb	r3, [r7, #13]
    bool isSameFloor = (floor == current);      // 이미 그 층에 서 있음
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4a9a      	ldr	r2, [pc, #616]	@ (80012c4 <handleInsideButton+0x2bc>)
 800105a:	f992 2000 	ldrsb.w	r2, [r2]
 800105e:	4293      	cmp	r3, r2
 8001060:	bf0c      	ite	eq
 8001062:	2301      	moveq	r3, #1
 8001064:	2300      	movne	r3, #0
 8001066:	733b      	strb	r3, [r7, #12]

    if (isStopped && isNotPaused && isSameFloor)
 8001068:	7bbb      	ldrb	r3, [r7, #14]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d006      	beq.n	800107c <handleInsideButton+0x74>
 800106e:	7b7b      	ldrb	r3, [r7, #13]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d003      	beq.n	800107c <handleInsideButton+0x74>
 8001074:	7b3b      	ldrb	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	f040 811d 	bne.w	80012b6 <handleInsideButton+0x2ae>
     *
     * 주의:
     *   - floor == current 인 경우는 [CASE 1]에서 걸러졌으므로 여기선 > 또는 < 만 남음
     * -------------------------------------------------------------------- */
    buttonUpDownCall call_dir;
    if (floor > current)
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	4a91      	ldr	r2, [pc, #580]	@ (80012c4 <handleInsideButton+0x2bc>)
 8001080:	f992 2000 	ldrsb.w	r2, [r2]
 8001084:	4293      	cmp	r3, r2
 8001086:	dd02      	ble.n	800108e <handleInsideButton+0x86>
    {
        call_dir = BUTTON_CALL_UP;     // 호출층이 더 위쪽이면 → 위로 가는 호출
 8001088:	2301      	movs	r3, #1
 800108a:	73fb      	strb	r3, [r7, #15]
 800108c:	e001      	b.n	8001092 <handleInsideButton+0x8a>
    }
    else
    {
        call_dir = BUTTON_CALL_DOWN;   // 호출층이 더 아래쪽이면 → 아래로 가는 호출
 800108e:	2302      	movs	r3, #2
 8001090:	73fb      	strb	r3, [r7, #15]
     *
     * 예)
     *   - 1F→2F 가는 중 2F에서 잠시 정지, 이때 내부에서 3F 버튼 누르면
     *     → 500ms 뒤 3F로 출발하도록 예약(target=3)
     * -------------------------------------------------------------------- */
    if (pause_active)
 8001092:	4b8b      	ldr	r3, [pc, #556]	@ (80012c0 <handleInsideButton+0x2b8>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d007      	beq.n	80010aa <handleInsideButton+0xa2>
    {
        target     = (int8_t)floor;   // 체류 종료 후 이 층으로 출발
 800109a:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800109e:	4b8a      	ldr	r3, [pc, #552]	@ (80012c8 <handleInsideButton+0x2c0>)
 80010a0:	701a      	strb	r2, [r3, #0]
        target_dir = call_dir;
 80010a2:	4a8a      	ldr	r2, [pc, #552]	@ (80012cc <handleInsideButton+0x2c4>)
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	7013      	strb	r3, [r2, #0]
        // pending은 보존(경유 후 이어갈 목적지를 유지)
        return;                       // 실제 출발은 타이머 만료 시점에 수행
 80010a8:	e119      	b.n	80012de <handleInsideButton+0x2d6>
     *   - target/target_dir를 설정하고 바로 start_move_if_needed() 호출
     *
     * 예)
     *   - 아무 데도 안 가는 상태에서 내부 2F 버튼 → 곧바로 2F로 출발
     * -------------------------------------------------------------------- */
    if (!moving || target == -1) {
 80010aa:	4b84      	ldr	r3, [pc, #528]	@ (80012bc <handleInsideButton+0x2b4>)
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	f083 0301 	eor.w	r3, r3, #1
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d105      	bne.n	80010c4 <handleInsideButton+0xbc>
 80010b8:	4b83      	ldr	r3, [pc, #524]	@ (80012c8 <handleInsideButton+0x2c0>)
 80010ba:	f993 3000 	ldrsb.w	r3, [r3]
 80010be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80010c2:	d109      	bne.n	80010d8 <handleInsideButton+0xd0>
        target     = (int8_t)floor;
 80010c4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80010c8:	4b7f      	ldr	r3, [pc, #508]	@ (80012c8 <handleInsideButton+0x2c0>)
 80010ca:	701a      	strb	r2, [r3, #0]
        target_dir = call_dir;
 80010cc:	4a7f      	ldr	r2, [pc, #508]	@ (80012cc <handleInsideButton+0x2c4>)
 80010ce:	7bfb      	ldrb	r3, [r7, #15]
 80010d0:	7013      	strb	r3, [r2, #0]
        start_move_if_needed();
 80010d2:	f7ff fcb9 	bl	8000a48 <start_move_if_needed>
        return;
 80010d6:	e102      	b.n	80012de <handleInsideButton+0x2d6>
    /* --------------------------------------------------------------------
     * [CASE 5] (이제부턴 "이동 중") 외부 호출 규칙과 동일 로직 적용
     *   - 상행/하행 각각에 대해 "경유(Between)"/ "확장(Beyond)"을 분리 처리
     * -------------------------------------------------------------------- */

    if (is_moving_up())
 80010d8:	f7ff fb84 	bl	80007e4 <is_moving_up>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d068      	beq.n	80011b4 <handleInsideButton+0x1ac>
         * 동작:
         *   ① 지금 가던 target(예: 3F)을 pending으로 밀어둠
         *   ② 새로 호출된 floor(예: 2F)를 target으로 교체
         *   ③ 바로 경유층으로 향해 이동 재개
         * ================================================================ */
        if ((current < (int8_t)floor) &&
 80010e2:	4b78      	ldr	r3, [pc, #480]	@ (80012c4 <handleInsideButton+0x2bc>)
 80010e4:	f993 2000 	ldrsb.w	r2, [r3]
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	da1c      	bge.n	800112a <handleInsideButton+0x122>
            ((int8_t)floor < target) &&
 80010f0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80010f4:	4b74      	ldr	r3, [pc, #464]	@ (80012c8 <handleInsideButton+0x2c0>)
 80010f6:	f993 3000 	ldrsb.w	r3, [r3]
        if ((current < (int8_t)floor) &&
 80010fa:	429a      	cmp	r2, r3
 80010fc:	da15      	bge.n	800112a <handleInsideButton+0x122>
            ((int8_t)floor < target) &&
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d112      	bne.n	800112a <handleInsideButton+0x122>
            (call_dir == BUTTON_CALL_UP))
        {
            pending     = target;
 8001104:	4b70      	ldr	r3, [pc, #448]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001106:	f993 2000 	ldrsb.w	r2, [r3]
 800110a:	4b71      	ldr	r3, [pc, #452]	@ (80012d0 <handleInsideButton+0x2c8>)
 800110c:	701a      	strb	r2, [r3, #0]
            pending_dir = target_dir;
 800110e:	4b6f      	ldr	r3, [pc, #444]	@ (80012cc <handleInsideButton+0x2c4>)
 8001110:	781a      	ldrb	r2, [r3, #0]
 8001112:	4b70      	ldr	r3, [pc, #448]	@ (80012d4 <handleInsideButton+0x2cc>)
 8001114:	701a      	strb	r2, [r3, #0]

            target     = (int8_t)floor;
 8001116:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800111a:	4b6b      	ldr	r3, [pc, #428]	@ (80012c8 <handleInsideButton+0x2c0>)
 800111c:	701a      	strb	r2, [r3, #0]
            target_dir = call_dir;
 800111e:	4a6b      	ldr	r2, [pc, #428]	@ (80012cc <handleInsideButton+0x2c4>)
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	7013      	strb	r3, [r2, #0]

            start_move_if_needed();
 8001124:	f7ff fc90 	bl	8000a48 <start_move_if_needed>
            return;
 8001128:	e0d9      	b.n	80012de <handleInsideButton+0x2d6>
         *       → 기존 target(2F)은 pending으로, 새 floor(3F)를 target으로
         *
         *   (B) 그 외(방향 다르거나 pending 차있음)
         *       → 당장은 확장 금지. pending이 비고 중복 아니면 pending에 대기
         * ================================================================ */
        if ((uint8_t)floor > (uint8_t)target)
 800112a:	4b67      	ldr	r3, [pc, #412]	@ (80012c8 <handleInsideButton+0x2c0>)
 800112c:	f993 3000 	ldrsb.w	r3, [r3]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	79fa      	ldrb	r2, [r7, #7]
 8001134:	429a      	cmp	r2, r3
 8001136:	f240 80a7 	bls.w	8001288 <handleInsideButton+0x280>
        {
            if (call_dir == target_dir && pending == -1)
 800113a:	4b64      	ldr	r3, [pc, #400]	@ (80012cc <handleInsideButton+0x2c4>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	7bfa      	ldrb	r2, [r7, #15]
 8001140:	429a      	cmp	r2, r3
 8001142:	d118      	bne.n	8001176 <handleInsideButton+0x16e>
 8001144:	4b62      	ldr	r3, [pc, #392]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001146:	f993 3000 	ldrsb.w	r3, [r3]
 800114a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800114e:	d112      	bne.n	8001176 <handleInsideButton+0x16e>
            {
                pending     = target;
 8001150:	4b5d      	ldr	r3, [pc, #372]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001152:	f993 2000 	ldrsb.w	r2, [r3]
 8001156:	4b5e      	ldr	r3, [pc, #376]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001158:	701a      	strb	r2, [r3, #0]
                pending_dir = target_dir;
 800115a:	4b5c      	ldr	r3, [pc, #368]	@ (80012cc <handleInsideButton+0x2c4>)
 800115c:	781a      	ldrb	r2, [r3, #0]
 800115e:	4b5d      	ldr	r3, [pc, #372]	@ (80012d4 <handleInsideButton+0x2cc>)
 8001160:	701a      	strb	r2, [r3, #0]

                target     = (int8_t)floor;
 8001162:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001166:	4b58      	ldr	r3, [pc, #352]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001168:	701a      	strb	r2, [r3, #0]
                target_dir = call_dir;
 800116a:	4a58      	ldr	r2, [pc, #352]	@ (80012cc <handleInsideButton+0x2c4>)
 800116c:	7bfb      	ldrb	r3, [r7, #15]
 800116e:	7013      	strb	r3, [r2, #0]

                start_move_if_needed();
 8001170:	f7ff fc6a 	bl	8000a48 <start_move_if_needed>
                {
                    pending     = (int8_t)floor;
                    pending_dir = call_dir;
                }
            }
            return;
 8001174:	e0b0      	b.n	80012d8 <handleInsideButton+0x2d0>
                if (pending == -1 &&
 8001176:	4b56      	ldr	r3, [pc, #344]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001178:	f993 3000 	ldrsb.w	r3, [r3]
 800117c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001180:	f040 80aa 	bne.w	80012d8 <handleInsideButton+0x2d0>
                    floor != (uint8_t)target &&
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001186:	f993 3000 	ldrsb.w	r3, [r3]
 800118a:	b2db      	uxtb	r3, r3
                if (pending == -1 &&
 800118c:	79fa      	ldrb	r2, [r7, #7]
 800118e:	429a      	cmp	r2, r3
 8001190:	f000 80a2 	beq.w	80012d8 <handleInsideButton+0x2d0>
                    floor != (uint8_t)current)
 8001194:	4b4b      	ldr	r3, [pc, #300]	@ (80012c4 <handleInsideButton+0x2bc>)
 8001196:	f993 3000 	ldrsb.w	r3, [r3]
 800119a:	b2db      	uxtb	r3, r3
                    floor != (uint8_t)target &&
 800119c:	79fa      	ldrb	r2, [r7, #7]
 800119e:	429a      	cmp	r2, r3
 80011a0:	f000 809a 	beq.w	80012d8 <handleInsideButton+0x2d0>
                    pending     = (int8_t)floor;
 80011a4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80011a8:	4b49      	ldr	r3, [pc, #292]	@ (80012d0 <handleInsideButton+0x2c8>)
 80011aa:	701a      	strb	r2, [r3, #0]
                    pending_dir = call_dir;
 80011ac:	4a49      	ldr	r2, [pc, #292]	@ (80012d4 <handleInsideButton+0x2cc>)
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	7013      	strb	r3, [r2, #0]
            return;
 80011b2:	e091      	b.n	80012d8 <handleInsideButton+0x2d0>
        }
    }
    else if (is_moving_down())
 80011b4:	f7ff fb2c 	bl	8000810 <is_moving_down>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d064      	beq.n	8001288 <handleInsideButton+0x280>
         * 동작:
         *   ① 지금 가던 target(예: 1F)을 pending으로 밀어둠
         *   ② 새로 호출된 floor(예: 2F)를 target으로 교체
         *   ③ 바로 경유층으로 향해 이동 재개
         * ================================================================ */
        if ((target < (int8_t)floor) &&
 80011be:	4b42      	ldr	r3, [pc, #264]	@ (80012c8 <handleInsideButton+0x2c0>)
 80011c0:	f993 2000 	ldrsb.w	r2, [r3]
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	da1c      	bge.n	8001206 <handleInsideButton+0x1fe>
            ((int8_t)floor < current) &&
 80011cc:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80011d0:	4b3c      	ldr	r3, [pc, #240]	@ (80012c4 <handleInsideButton+0x2bc>)
 80011d2:	f993 3000 	ldrsb.w	r3, [r3]
        if ((target < (int8_t)floor) &&
 80011d6:	429a      	cmp	r2, r3
 80011d8:	da15      	bge.n	8001206 <handleInsideButton+0x1fe>
            ((int8_t)floor < current) &&
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d112      	bne.n	8001206 <handleInsideButton+0x1fe>
            (call_dir == BUTTON_CALL_DOWN))
        {
            pending     = target;
 80011e0:	4b39      	ldr	r3, [pc, #228]	@ (80012c8 <handleInsideButton+0x2c0>)
 80011e2:	f993 2000 	ldrsb.w	r2, [r3]
 80011e6:	4b3a      	ldr	r3, [pc, #232]	@ (80012d0 <handleInsideButton+0x2c8>)
 80011e8:	701a      	strb	r2, [r3, #0]
            pending_dir = target_dir;
 80011ea:	4b38      	ldr	r3, [pc, #224]	@ (80012cc <handleInsideButton+0x2c4>)
 80011ec:	781a      	ldrb	r2, [r3, #0]
 80011ee:	4b39      	ldr	r3, [pc, #228]	@ (80012d4 <handleInsideButton+0x2cc>)
 80011f0:	701a      	strb	r2, [r3, #0]

            target     = (int8_t)floor;
 80011f2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80011f6:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <handleInsideButton+0x2c0>)
 80011f8:	701a      	strb	r2, [r3, #0]
            target_dir = call_dir;
 80011fa:	4a34      	ldr	r2, [pc, #208]	@ (80012cc <handleInsideButton+0x2c4>)
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
 80011fe:	7013      	strb	r3, [r2, #0]

            start_move_if_needed();
 8001200:	f7ff fc22 	bl	8000a48 <start_move_if_needed>
            return;
 8001204:	e06b      	b.n	80012de <handleInsideButton+0x2d6>
         *       → 기존 target(2F)은 pending으로, 새 floor(1F)를 target으로
         *
         *   (B) 그 외
         *       → 당장 확장 금지. pending이 비고 중복 아니면 pending에 대기
         * ================================================================ */
        if ((uint8_t)floor < (uint8_t)target)
 8001206:	4b30      	ldr	r3, [pc, #192]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001208:	f993 3000 	ldrsb.w	r3, [r3]
 800120c:	b2db      	uxtb	r3, r3
 800120e:	79fa      	ldrb	r2, [r7, #7]
 8001210:	429a      	cmp	r2, r3
 8001212:	d239      	bcs.n	8001288 <handleInsideButton+0x280>
        {
            if (call_dir == target_dir && pending == -1)
 8001214:	4b2d      	ldr	r3, [pc, #180]	@ (80012cc <handleInsideButton+0x2c4>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	7bfa      	ldrb	r2, [r7, #15]
 800121a:	429a      	cmp	r2, r3
 800121c:	d118      	bne.n	8001250 <handleInsideButton+0x248>
 800121e:	4b2c      	ldr	r3, [pc, #176]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001220:	f993 3000 	ldrsb.w	r3, [r3]
 8001224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001228:	d112      	bne.n	8001250 <handleInsideButton+0x248>
            {
                pending     = target;
 800122a:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <handleInsideButton+0x2c0>)
 800122c:	f993 2000 	ldrsb.w	r2, [r3]
 8001230:	4b27      	ldr	r3, [pc, #156]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001232:	701a      	strb	r2, [r3, #0]
                pending_dir = target_dir;
 8001234:	4b25      	ldr	r3, [pc, #148]	@ (80012cc <handleInsideButton+0x2c4>)
 8001236:	781a      	ldrb	r2, [r3, #0]
 8001238:	4b26      	ldr	r3, [pc, #152]	@ (80012d4 <handleInsideButton+0x2cc>)
 800123a:	701a      	strb	r2, [r3, #0]

                target     = (int8_t)floor;
 800123c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001240:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001242:	701a      	strb	r2, [r3, #0]
                target_dir = call_dir;
 8001244:	4a21      	ldr	r2, [pc, #132]	@ (80012cc <handleInsideButton+0x2c4>)
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	7013      	strb	r3, [r2, #0]

                start_move_if_needed();
 800124a:	f7ff fbfd 	bl	8000a48 <start_move_if_needed>
                {
                    pending     = (int8_t)floor;
                    pending_dir = call_dir;
                }
            }
            return;
 800124e:	e045      	b.n	80012dc <handleInsideButton+0x2d4>
                if (pending == -1 &&
 8001250:	4b1f      	ldr	r3, [pc, #124]	@ (80012d0 <handleInsideButton+0x2c8>)
 8001252:	f993 3000 	ldrsb.w	r3, [r3]
 8001256:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800125a:	d13f      	bne.n	80012dc <handleInsideButton+0x2d4>
                    floor != (uint8_t)target &&
 800125c:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <handleInsideButton+0x2c0>)
 800125e:	f993 3000 	ldrsb.w	r3, [r3]
 8001262:	b2db      	uxtb	r3, r3
                if (pending == -1 &&
 8001264:	79fa      	ldrb	r2, [r7, #7]
 8001266:	429a      	cmp	r2, r3
 8001268:	d038      	beq.n	80012dc <handleInsideButton+0x2d4>
                    floor != (uint8_t)current)
 800126a:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <handleInsideButton+0x2bc>)
 800126c:	f993 3000 	ldrsb.w	r3, [r3]
 8001270:	b2db      	uxtb	r3, r3
                    floor != (uint8_t)target &&
 8001272:	79fa      	ldrb	r2, [r7, #7]
 8001274:	429a      	cmp	r2, r3
 8001276:	d031      	beq.n	80012dc <handleInsideButton+0x2d4>
                    pending     = (int8_t)floor;
 8001278:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800127c:	4b14      	ldr	r3, [pc, #80]	@ (80012d0 <handleInsideButton+0x2c8>)
 800127e:	701a      	strb	r2, [r3, #0]
                    pending_dir = call_dir;
 8001280:	4a14      	ldr	r2, [pc, #80]	@ (80012d4 <handleInsideButton+0x2cc>)
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	7013      	strb	r3, [r2, #0]
            return;
 8001286:	e029      	b.n	80012dc <handleInsideButton+0x2d4>
     *   - 현재층/target과 중복되지 않을 때
     *
     * 예)
     *   - 여러 호출이 동시에 들어오지만 설계 단순화를 위해 1건만 저장
     * -------------------------------------------------------------------- */
    if (pending == -1 &&
 8001288:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <handleInsideButton+0x2c8>)
 800128a:	f993 3000 	ldrsb.w	r3, [r3]
 800128e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001292:	d124      	bne.n	80012de <handleInsideButton+0x2d6>
        floor != (uint8_t)target) {
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <handleInsideButton+0x2c0>)
 8001296:	f993 3000 	ldrsb.w	r3, [r3]
 800129a:	b2db      	uxtb	r3, r3
    if (pending == -1 &&
 800129c:	79fa      	ldrb	r2, [r7, #7]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d01d      	beq.n	80012de <handleInsideButton+0x2d6>
        pending     = (int8_t)floor;
 80012a2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80012a6:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <handleInsideButton+0x2c8>)
 80012a8:	701a      	strb	r2, [r3, #0]
        pending_dir = call_dir;
 80012aa:	4a0a      	ldr	r2, [pc, #40]	@ (80012d4 <handleInsideButton+0x2cc>)
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	7013      	strb	r3, [r2, #0]
 80012b0:	e015      	b.n	80012de <handleInsideButton+0x2d6>
    if (floor > 2) return; // 유효층 범위 검사
 80012b2:	bf00      	nop
 80012b4:	e013      	b.n	80012de <handleInsideButton+0x2d6>
        return;
 80012b6:	bf00      	nop
 80012b8:	e011      	b.n	80012de <handleInsideButton+0x2d6>
 80012ba:	bf00      	nop
 80012bc:	2000018c 	.word	0x2000018c
 80012c0:	2000018d 	.word	0x2000018d
 80012c4:	20000054 	.word	0x20000054
 80012c8:	20000055 	.word	0x20000055
 80012cc:	2000018e 	.word	0x2000018e
 80012d0:	20000056 	.word	0x20000056
 80012d4:	2000018f 	.word	0x2000018f
            return;
 80012d8:	bf00      	nop
 80012da:	e000      	b.n	80012de <handleInsideButton+0x2d6>
            return;
 80012dc:	bf00      	nop
    }
}
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <elevator_loop>:
/* =========================================================================
 * 주 루프
 * ========================================================================= */
void elevator_loop(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
    read_external_buttons();  // 외부(홀) 버튼을 읽어 호출 처리
 80012ea:	f7ff fe09 	bl	8000f00 <read_external_buttons>
    read_inside_buttons();    // 내부(카) 버튼을 읽어 호출 처리
 80012ee:	f7ff fe53 	bl	8000f98 <read_inside_buttons>
    check_arrival();
 80012f2:	f7ff fc03 	bl	8000afc <check_arrival>
    stepper_task();
 80012f6:	f000 fd47 	bl	8001d88 <stepper_task>
    read_fnd_floor();
 80012fa:	f7ff fdcf 	bl	8000e9c <read_fnd_floor>

    // 일시정지 해제(500ms 타이머 만료 시 ‘한 번’만 출발 시도)
    if (pause_active && softTimer_IsTimeOut(swTimerID1))
 80012fe:	4b23      	ldr	r3, [pc, #140]	@ (800138c <elevator_loop+0xa8>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d01c      	beq.n	8001340 <elevator_loop+0x5c>
 8001306:	2000      	movs	r0, #0
 8001308:	f000 fea6 	bl	8002058 <softTimer_IsTimeOut>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d016      	beq.n	8001340 <elevator_loop+0x5c>
    {
        pause_active = false;
 8001312:	4b1e      	ldr	r3, [pc, #120]	@ (800138c <elevator_loop+0xa8>)
 8001314:	2200      	movs	r2, #0
 8001316:	701a      	strb	r2, [r3, #0]

        if (target != current)
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <elevator_loop+0xac>)
 800131a:	f993 2000 	ldrsb.w	r2, [r3]
 800131e:	4b1d      	ldr	r3, [pc, #116]	@ (8001394 <elevator_loop+0xb0>)
 8001320:	f993 3000 	ldrsb.w	r3, [r3]
 8001324:	429a      	cmp	r2, r3
 8001326:	d002      	beq.n	800132e <elevator_loop+0x4a>
        {
            start_move_if_needed();  // 경유 재출발
 8001328:	f7ff fb8e 	bl	8000a48 <start_move_if_needed>
 800132c:	e008      	b.n	8001340 <elevator_loop+0x5c>
        }
        else
        {
            target = -1;             // 최종 정지
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <elevator_loop+0xac>)
 8001330:	22ff      	movs	r2, #255	@ 0xff
 8001332:	701a      	strb	r2, [r3, #0]
            target_dir = 0;
 8001334:	4b18      	ldr	r3, [pc, #96]	@ (8001398 <elevator_loop+0xb4>)
 8001336:	2200      	movs	r2, #0
 8001338:	701a      	strb	r2, [r3, #0]
            moving = false;
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <elevator_loop+0xb8>)
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
        }
    }

    // (옵션) 1초마다 상태 로그
    static uint32_t prev = 0;
    if (HAL_GetTick() - prev >= 1000)
 8001340:	f001 f8de 	bl	8002500 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	4b16      	ldr	r3, [pc, #88]	@ (80013a0 <elevator_loop+0xbc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001350:	d304      	bcc.n	800135c <elevator_loop+0x78>
    {
        prev = HAL_GetTick();
 8001352:	f001 f8d5 	bl	8002500 <HAL_GetTick>
 8001356:	4603      	mov	r3, r0
 8001358:	4a11      	ldr	r2, [pc, #68]	@ (80013a0 <elevator_loop+0xbc>)
 800135a:	6013      	str	r3, [r2, #0]
        // printf("[STAT] cur=%d tgt=%d pend=%d mov=%d pause=%d dir=%d adc=%u\n",
        //        current, target, pending, moving, pause_active, target_dir, (unsigned)adc_value);
    }

    // 정지 중 속도 갱신(다음 출발 속도)
    uint32_t period_ms = motor_speed_update(adc_value);
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <elevator_loop+0xc0>)
 800135e:	881b      	ldrh	r3, [r3, #0]
 8001360:	b29b      	uxth	r3, r3
 8001362:	4618      	mov	r0, r3
 8001364:	f000 fb06 	bl	8001974 <motor_speed_update>
 8001368:	6078      	str	r0, [r7, #4]
    if (!moving)
 800136a:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <elevator_loop+0xb8>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	f083 0301 	eor.w	r3, r3, #1
 8001372:	b2db      	uxtb	r3, r3
 8001374:	2b00      	cmp	r3, #0
 8001376:	d005      	beq.n	8001384 <elevator_loop+0xa0>
    {
        stepper_set_period_ms(period_ms);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f000 fccd 	bl	8001d18 <stepper_set_period_ms>
        stepper_set_dir(DIR_CW); // 의미 없는 기본값(원하면 삭제 가능)
 800137e:	2000      	movs	r0, #0
 8001380:	f000 fcb4 	bl	8001cec <stepper_set_dir>
    }
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	2000018d 	.word	0x2000018d
 8001390:	20000055 	.word	0x20000055
 8001394:	20000054 	.word	0x20000054
 8001398:	2000018e 	.word	0x2000018e
 800139c:	2000018c 	.word	0x2000018c
 80013a0:	20000198 	.word	0x20000198
 80013a4:	20000140 	.word	0x20000140

080013a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b6c      	ldr	r3, [pc, #432]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a6b      	ldr	r2, [pc, #428]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b69      	ldr	r3, [pc, #420]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b65      	ldr	r3, [pc, #404]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a64      	ldr	r2, [pc, #400]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b62      	ldr	r3, [pc, #392]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0304 	and.w	r3, r3, #4
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	4b5e      	ldr	r3, [pc, #376]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	4a5d      	ldr	r2, [pc, #372]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	6313      	str	r3, [r2, #48]	@ 0x30
 8001406:	4b5b      	ldr	r3, [pc, #364]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b57      	ldr	r3, [pc, #348]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	4a56      	ldr	r2, [pc, #344]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	6313      	str	r3, [r2, #48]	@ 0x30
 8001422:	4b54      	ldr	r3, [pc, #336]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b50      	ldr	r3, [pc, #320]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001436:	4a4f      	ldr	r2, [pc, #316]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001438:	f043 0308 	orr.w	r3, r3, #8
 800143c:	6313      	str	r3, [r2, #48]	@ 0x30
 800143e:	4b4d      	ldr	r3, [pc, #308]	@ (8001574 <MX_GPIO_Init+0x1cc>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	f003 0308 	and.w	r3, r3, #8
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 800144a:	2200      	movs	r2, #0
 800144c:	f248 71e0 	movw	r1, #34784	@ 0x87e0
 8001450:	4849      	ldr	r0, [pc, #292]	@ (8001578 <MX_GPIO_Init+0x1d0>)
 8001452:	f002 f80d 	bl	8003470 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 8001456:	2200      	movs	r2, #0
 8001458:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 800145c:	4847      	ldr	r0, [pc, #284]	@ (800157c <MX_GPIO_Init+0x1d4>)
 800145e:	f002 f807 	bl	8003470 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8001462:	2200      	movs	r2, #0
 8001464:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001468:	4845      	ldr	r0, [pc, #276]	@ (8001580 <MX_GPIO_Init+0x1d8>)
 800146a:	f002 f801 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800146e:	2200      	movs	r2, #0
 8001470:	2104      	movs	r1, #4
 8001472:	4844      	ldr	r0, [pc, #272]	@ (8001584 <MX_GPIO_Init+0x1dc>)
 8001474:	f001 fffc 	bl	8003470 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001478:	2307      	movs	r3, #7
 800147a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800147c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	483c      	ldr	r0, [pc, #240]	@ (8001580 <MX_GPIO_Init+0x1d8>)
 800148e:	f001 fe53 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8001492:	2313      	movs	r3, #19
 8001494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4834      	ldr	r0, [pc, #208]	@ (8001578 <MX_GPIO_Init+0x1d0>)
 80014a6:	f001 fe47 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8
                           PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 80014aa:	f248 73e0 	movw	r3, #34784	@ 0x87e0
 80014ae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	482d      	ldr	r0, [pc, #180]	@ (8001578 <MX_GPIO_Init+0x1d0>)
 80014c4:	f001 fe38 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014c8:	f24e 0302 	movw	r3, #57346	@ 0xe002
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	4827      	ldr	r0, [pc, #156]	@ (800157c <MX_GPIO_Init+0x1d4>)
 80014de:	f001 fe2b 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB3 PB4
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4
 80014e2:	f240 43fc 	movw	r3, #1276	@ 0x4fc
 80014e6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f4:	f107 0314 	add.w	r3, r7, #20
 80014f8:	4619      	mov	r1, r3
 80014fa:	4820      	ldr	r0, [pc, #128]	@ (800157c <MX_GPIO_Init+0x1d4>)
 80014fc:	f001 fe1c 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001500:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001504:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	4819      	ldr	r0, [pc, #100]	@ (8001580 <MX_GPIO_Init+0x1d8>)
 800151a:	f001 fe0d 	bl	8003138 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800151e:	2304      	movs	r3, #4
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001522:	2301      	movs	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152a:	2300      	movs	r3, #0
 800152c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800152e:	f107 0314 	add.w	r3, r7, #20
 8001532:	4619      	mov	r1, r3
 8001534:	4813      	ldr	r0, [pc, #76]	@ (8001584 <MX_GPIO_Init+0x1dc>)
 8001536:	f001 fdff 	bl	8003138 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	2100      	movs	r1, #0
 800153e:	2006      	movs	r0, #6
 8001540:	f001 fd31 	bl	8002fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001544:	2006      	movs	r0, #6
 8001546:	f001 fd4a 	bl	8002fde <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800154a:	2200      	movs	r2, #0
 800154c:	2100      	movs	r1, #0
 800154e:	2007      	movs	r0, #7
 8001550:	f001 fd29 	bl	8002fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001554:	2007      	movs	r0, #7
 8001556:	f001 fd42 	bl	8002fde <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800155a:	2200      	movs	r2, #0
 800155c:	2100      	movs	r1, #0
 800155e:	2008      	movs	r0, #8
 8001560:	f001 fd21 	bl	8002fa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001564:	2008      	movs	r0, #8
 8001566:	f001 fd3a 	bl	8002fde <HAL_NVIC_EnableIRQ>

}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	@ 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	40020000 	.word	0x40020000
 800157c:	40020400 	.word	0x40020400
 8001580:	40020800 	.word	0x40020800
 8001584:	40020c00 	.word	0x40020c00

08001588 <segNumOn>:
    {
        0x3f, 0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7d, 0x27, 0x7f, 0x67
    };

void segNumOn(uint8_t num)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
    uint8_t data = fndData[num];
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <segNumOn+0x74>)
 8001596:	5cd3      	ldrb	r3, [r2, r3]
 8001598:	72fb      	strb	r3, [r7, #11]

    for (int i = 0; i < 7; i++)
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	e025      	b.n	80015ec <segNumOn+0x64>
    {
        if (data & (1 << i))
 80015a0:	7afa      	ldrb	r2, [r7, #11]
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	fa42 f303 	asr.w	r3, r2, r3
 80015a8:	f003 0301 	and.w	r3, r3, #1
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d00d      	beq.n	80015cc <segNumOn+0x44>
            HAL_GPIO_WritePin(led[i].port, led[i].pinNumber, GPIO_PIN_SET);
 80015b0:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <segNumOn+0x78>)
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015b8:	4a11      	ldr	r2, [pc, #68]	@ (8001600 <segNumOn+0x78>)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	00db      	lsls	r3, r3, #3
 80015be:	4413      	add	r3, r2
 80015c0:	889b      	ldrh	r3, [r3, #4]
 80015c2:	2201      	movs	r2, #1
 80015c4:	4619      	mov	r1, r3
 80015c6:	f001 ff53 	bl	8003470 <HAL_GPIO_WritePin>
 80015ca:	e00c      	b.n	80015e6 <segNumOn+0x5e>
        else
            HAL_GPIO_WritePin(led[i].port, led[i].pinNumber, GPIO_PIN_RESET);
 80015cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001600 <segNumOn+0x78>)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80015d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001600 <segNumOn+0x78>)
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4413      	add	r3, r2
 80015dc:	889b      	ldrh	r3, [r3, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	4619      	mov	r1, r3
 80015e2:	f001 ff45 	bl	8003470 <HAL_GPIO_WritePin>
    for (int i = 0; i < 7; i++)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3301      	adds	r3, #1
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	ddd6      	ble.n	80015a0 <segNumOn+0x18>
    }
}
 80015f2:	bf00      	nop
 80015f4:	bf00      	nop
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000090 	.word	0x20000090
 8001600:	20000058 	.word	0x20000058

08001604 <HAL_GPIO_EXTI_Callback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	80fb      	strh	r3, [r7, #6]
  ps_on_exti(GPIO_Pin);  // ← 모듈로 전달 (논블로킹)
 800160e:	88fb      	ldrh	r3, [r7, #6]
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fa7f 	bl	8001b14 <ps_on_exti>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
	...

08001620 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a10      	ldr	r2, [pc, #64]	@ (8001670 <HAL_UART_RxCpltCallback+0x50>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d10a      	bne.n	8001648 <HAL_UART_RxCpltCallback+0x28>
	{
	HAL_UART_Receive_IT(&huart2, &rxData2, sizeof(rxData2));
 8001632:	2201      	movs	r2, #1
 8001634:	490f      	ldr	r1, [pc, #60]	@ (8001674 <HAL_UART_RxCpltCallback+0x54>)
 8001636:	4810      	ldr	r0, [pc, #64]	@ (8001678 <HAL_UART_RxCpltCallback+0x58>)
 8001638:	f002 fcf5 	bl	8004026 <HAL_UART_Receive_IT>
	HAL_UART_Transmit_IT(&huart6, &rxData2, sizeof(rxData2));
 800163c:	2201      	movs	r2, #1
 800163e:	490d      	ldr	r1, [pc, #52]	@ (8001674 <HAL_UART_RxCpltCallback+0x54>)
 8001640:	480e      	ldr	r0, [pc, #56]	@ (800167c <HAL_UART_RxCpltCallback+0x5c>)
 8001642:	f002 fcba 	bl	8003fba <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart6, &rxData6, sizeof(rxData6));
		HAL_UART_Transmit_IT(&huart2, &rxData6, sizeof(rxData6));
//		 HAL_UART_Transmit(&huart2, &rxData1, sizeof(rxData1), HAL_MAX_DELAY);
		}

}
 8001646:	e00e      	b.n	8001666 <HAL_UART_RxCpltCallback+0x46>
	else if(huart->Instance == USART6)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0c      	ldr	r2, [pc, #48]	@ (8001680 <HAL_UART_RxCpltCallback+0x60>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d109      	bne.n	8001666 <HAL_UART_RxCpltCallback+0x46>
		HAL_UART_Receive_IT(&huart6, &rxData6, sizeof(rxData6));
 8001652:	2201      	movs	r2, #1
 8001654:	490b      	ldr	r1, [pc, #44]	@ (8001684 <HAL_UART_RxCpltCallback+0x64>)
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <HAL_UART_RxCpltCallback+0x5c>)
 8001658:	f002 fce5 	bl	8004026 <HAL_UART_Receive_IT>
		HAL_UART_Transmit_IT(&huart2, &rxData6, sizeof(rxData6));
 800165c:	2201      	movs	r2, #1
 800165e:	4909      	ldr	r1, [pc, #36]	@ (8001684 <HAL_UART_RxCpltCallback+0x64>)
 8001660:	4805      	ldr	r0, [pc, #20]	@ (8001678 <HAL_UART_RxCpltCallback+0x58>)
 8001662:	f002 fcaa 	bl	8003fba <HAL_UART_Transmit_IT>
}
 8001666:	bf00      	nop
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40004400 	.word	0x40004400
 8001674:	2000019d 	.word	0x2000019d
 8001678:	200001f0 	.word	0x200001f0
 800167c:	20000238 	.word	0x20000238
 8001680:	40011400 	.word	0x40011400
 8001684:	2000019c 	.word	0x2000019c

08001688 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *p, int len)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)p, len, HAL_MAX_DELAY);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	b29a      	uxth	r2, r3
 8001698:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	4804      	ldr	r0, [pc, #16]	@ (80016b0 <_write+0x28>)
 80016a0:	f002 fc00 	bl	8003ea4 <HAL_UART_Transmit>
    return len;
 80016a4:	687b      	ldr	r3, [r7, #4]
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3710      	adds	r7, #16
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200001f0 	.word	0x200001f0

080016b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ba:	f000 febb 	bl	8002434 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016be:	f000 f84d 	bl	800175c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c2:	f7ff fe71 	bl	80013a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80016c6:	f000 fdab 	bl	8002220 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80016ca:	f000 fdd3 	bl	8002274 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80016ce:	f7fe ff6d 	bl	80005ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart6, &rxData6, 1);
 80016d2:	2201      	movs	r2, #1
 80016d4:	491c      	ldr	r1, [pc, #112]	@ (8001748 <main+0x94>)
 80016d6:	481d      	ldr	r0, [pc, #116]	@ (800174c <main+0x98>)
 80016d8:	f002 fca5 	bl	8004026 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rxData2, 1);
 80016dc:	2201      	movs	r2, #1
 80016de:	491c      	ldr	r1, [pc, #112]	@ (8001750 <main+0x9c>)
 80016e0:	481c      	ldr	r0, [pc, #112]	@ (8001754 <main+0xa0>)
 80016e2:	f002 fca0 	bl	8004026 <HAL_UART_Receive_IT>

  printf("UART TEST OK\r\n");
 80016e6:	481c      	ldr	r0, [pc, #112]	@ (8001758 <main+0xa4>)
 80016e8:	f003 fd58 	bl	800519c <puts>

  elevator_init();
 80016ec:	f7ff f94e 	bl	800098c <elevator_init>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
  	elevator_loop();
 80016f0:	f7ff fdf8 	bl	80012e4 <elevator_loop>

  	 if (rxData6 >= '0' && rxData6 <= '9')
 80016f4:	4b14      	ldr	r3, [pc, #80]	@ (8001748 <main+0x94>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80016fa:	d9f9      	bls.n	80016f0 <main+0x3c>
 80016fc:	4b12      	ldr	r3, [pc, #72]	@ (8001748 <main+0x94>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b39      	cmp	r3, #57	@ 0x39
 8001702:	d8f5      	bhi.n	80016f0 <main+0x3c>
  		     {
  			     uint8_t num = rxData6 -'0';
 8001704:	4b10      	ldr	r3, [pc, #64]	@ (8001748 <main+0x94>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	3b30      	subs	r3, #48	@ 0x30
 800170a:	71fb      	strb	r3, [r7, #7]


  			     switch (num)
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	2b03      	cmp	r3, #3
 8001710:	d010      	beq.n	8001734 <main+0x80>
 8001712:	2b03      	cmp	r3, #3
 8001714:	dc13      	bgt.n	800173e <main+0x8a>
 8001716:	2b01      	cmp	r3, #1
 8001718:	d002      	beq.n	8001720 <main+0x6c>
 800171a:	2b02      	cmp	r3, #2
 800171c:	d005      	beq.n	800172a <main+0x76>

  			                  break;

  			              default:
  			                  // 다른 숫자는 아무 동작 안함
  			                  break;
 800171e:	e00e      	b.n	800173e <main+0x8a>
  			              case 1:  handleExternalButtonCall(0, BUTTON_CALL_UP);
 8001720:	2101      	movs	r1, #1
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff faa4 	bl	8000c70 <handleExternalButtonCall>
  			                  break;
 8001728:	e00a      	b.n	8001740 <main+0x8c>
  			              case 2:   handleExternalButtonCall(1, BUTTON_CALL_DOWN);
 800172a:	2102      	movs	r1, #2
 800172c:	2001      	movs	r0, #1
 800172e:	f7ff fa9f 	bl	8000c70 <handleExternalButtonCall>
  			                  break;
 8001732:	e005      	b.n	8001740 <main+0x8c>
  			              case 3:  handleExternalButtonCall(2, BUTTON_CALL_DOWN);
 8001734:	2102      	movs	r1, #2
 8001736:	2002      	movs	r0, #2
 8001738:	f7ff fa9a 	bl	8000c70 <handleExternalButtonCall>
  			                  break;
 800173c:	e000      	b.n	8001740 <main+0x8c>
  			                  break;
 800173e:	bf00      	nop
  			          }

  			          rxData6 = 0; // 처리 완료 후 초기화 (중복 실행 방지)
 8001740:	4b01      	ldr	r3, [pc, #4]	@ (8001748 <main+0x94>)
 8001742:	2200      	movs	r2, #0
 8001744:	701a      	strb	r2, [r3, #0]
  	elevator_loop();
 8001746:	e7d3      	b.n	80016f0 <main+0x3c>
 8001748:	2000019c 	.word	0x2000019c
 800174c:	20000238 	.word	0x20000238
 8001750:	2000019d 	.word	0x2000019d
 8001754:	200001f0 	.word	0x200001f0
 8001758:	08005f7c 	.word	0x08005f7c

0800175c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b094      	sub	sp, #80	@ 0x50
 8001760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001762:	f107 0320 	add.w	r3, r7, #32
 8001766:	2230      	movs	r2, #48	@ 0x30
 8001768:	2100      	movs	r1, #0
 800176a:	4618      	mov	r0, r3
 800176c:	f003 fdf6 	bl	800535c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001770:	f107 030c 	add.w	r3, r7, #12
 8001774:	2200      	movs	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	605a      	str	r2, [r3, #4]
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	60da      	str	r2, [r3, #12]
 800177e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001780:	2300      	movs	r3, #0
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <SystemClock_Config+0xc8>)
 8001786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001788:	4a26      	ldr	r2, [pc, #152]	@ (8001824 <SystemClock_Config+0xc8>)
 800178a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800178e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001790:	4b24      	ldr	r3, [pc, #144]	@ (8001824 <SystemClock_Config+0xc8>)
 8001792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001798:	60bb      	str	r3, [r7, #8]
 800179a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800179c:	2300      	movs	r3, #0
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	4b21      	ldr	r3, [pc, #132]	@ (8001828 <SystemClock_Config+0xcc>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a20      	ldr	r2, [pc, #128]	@ (8001828 <SystemClock_Config+0xcc>)
 80017a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017aa:	6013      	str	r3, [r2, #0]
 80017ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001828 <SystemClock_Config+0xcc>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017b4:	607b      	str	r3, [r7, #4]
 80017b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b8:	2301      	movs	r3, #1
 80017ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017c2:	2302      	movs	r3, #2
 80017c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017cc:	2304      	movs	r3, #4
 80017ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80017d0:	2364      	movs	r3, #100	@ 0x64
 80017d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017d4:	2302      	movs	r3, #2
 80017d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017d8:	2304      	movs	r3, #4
 80017da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017dc:	f107 0320 	add.w	r3, r7, #32
 80017e0:	4618      	mov	r0, r3
 80017e2:	f001 fe77 	bl	80034d4 <HAL_RCC_OscConfig>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80017ec:	f000 f81e 	bl	800182c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017f0:	230f      	movs	r3, #15
 80017f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f4:	2302      	movs	r3, #2
 80017f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001800:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001806:	f107 030c 	add.w	r3, r7, #12
 800180a:	2103      	movs	r1, #3
 800180c:	4618      	mov	r0, r3
 800180e:	f002 f8d9 	bl	80039c4 <HAL_RCC_ClockConfig>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001818:	f000 f808 	bl	800182c <Error_Handler>
  }
}
 800181c:	bf00      	nop
 800181e:	3750      	adds	r7, #80	@ 0x50
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40023800 	.word	0x40023800
 8001828:	40007000 	.word	0x40007000

0800182c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001830:	b672      	cpsid	i
}
 8001832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001834:	bf00      	nop
 8001836:	e7fd      	b.n	8001834 <Error_Handler+0x8>

08001838 <adc_map_u32>:

static inline uint32_t adc_map_u32(uint16_t v,
                                   uint16_t in_min, uint16_t in_max,
                                   uint32_t out_min, uint32_t out_max,
                                   bool invert)
{
 8001838:	b480      	push	{r7}
 800183a:	b089      	sub	sp, #36	@ 0x24
 800183c:	af00      	add	r7, sp, #0
 800183e:	607b      	str	r3, [r7, #4]
 8001840:	4603      	mov	r3, r0
 8001842:	81fb      	strh	r3, [r7, #14]
 8001844:	460b      	mov	r3, r1
 8001846:	81bb      	strh	r3, [r7, #12]
 8001848:	4613      	mov	r3, r2
 800184a:	817b      	strh	r3, [r7, #10]
    if (v < in_min) v = in_min;
 800184c:	89fa      	ldrh	r2, [r7, #14]
 800184e:	89bb      	ldrh	r3, [r7, #12]
 8001850:	429a      	cmp	r2, r3
 8001852:	d201      	bcs.n	8001858 <adc_map_u32+0x20>
 8001854:	89bb      	ldrh	r3, [r7, #12]
 8001856:	81fb      	strh	r3, [r7, #14]
    if (v > in_max) v = in_max;
 8001858:	89fa      	ldrh	r2, [r7, #14]
 800185a:	897b      	ldrh	r3, [r7, #10]
 800185c:	429a      	cmp	r2, r3
 800185e:	d901      	bls.n	8001864 <adc_map_u32+0x2c>
 8001860:	897b      	ldrh	r3, [r7, #10]
 8001862:	81fb      	strh	r3, [r7, #14]
    uint32_t num = (uint32_t)(v - in_min) * (out_max - out_min);
 8001864:	89fa      	ldrh	r2, [r7, #14]
 8001866:	89bb      	ldrh	r3, [r7, #12]
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	4619      	mov	r1, r3
 800186c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	fb01 f303 	mul.w	r3, r1, r3
 8001876:	61fb      	str	r3, [r7, #28]
    uint32_t den = (uint32_t)(in_max - in_min);
 8001878:	897a      	ldrh	r2, [r7, #10]
 800187a:	89bb      	ldrh	r3, [r7, #12]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	61bb      	str	r3, [r7, #24]
    uint32_t out = out_min + (den ? (num / den) : 0);
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d004      	beq.n	8001890 <adc_map_u32+0x58>
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	fbb2 f3f3 	udiv	r3, r2, r3
 800188e:	e000      	b.n	8001892 <adc_map_u32+0x5a>
 8001890:	2300      	movs	r3, #0
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	617b      	str	r3, [r7, #20]
    return invert ? (out_max - (out - out_min)) : out;
 8001898:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <adc_map_u32+0x74>
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	1ad2      	subs	r2, r2, r3
 80018a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018a8:	4413      	add	r3, r2
 80018aa:	e000      	b.n	80018ae <adc_map_u32+0x76>
 80018ac:	697b      	ldr	r3, [r7, #20]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3724      	adds	r7, #36	@ 0x24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
	...

080018bc <motor_speed_init>:
static uint32_t s_curr_ms  = 6;    // 현재 적용 주기(ms), 시작값

void motor_speed_init(uint16_t adc_min, uint16_t adc_max,
                      uint32_t period_min_ms, uint32_t period_max_ms,
                      uint32_t ramp_step_ms, bool invert)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60ba      	str	r2, [r7, #8]
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	4603      	mov	r3, r0
 80018c8:	81fb      	strh	r3, [r7, #14]
 80018ca:	460b      	mov	r3, r1
 80018cc:	81bb      	strh	r3, [r7, #12]
    s_adc_min = adc_min;
 80018ce:	4a21      	ldr	r2, [pc, #132]	@ (8001954 <motor_speed_init+0x98>)
 80018d0:	89fb      	ldrh	r3, [r7, #14]
 80018d2:	8013      	strh	r3, [r2, #0]
    s_adc_max = adc_max;
 80018d4:	4a20      	ldr	r2, [pc, #128]	@ (8001958 <motor_speed_init+0x9c>)
 80018d6:	89bb      	ldrh	r3, [r7, #12]
 80018d8:	8013      	strh	r3, [r2, #0]
    if (s_adc_min >= s_adc_max) { s_adc_min = 0; s_adc_max = 4095; }
 80018da:	4b1e      	ldr	r3, [pc, #120]	@ (8001954 <motor_speed_init+0x98>)
 80018dc:	881a      	ldrh	r2, [r3, #0]
 80018de:	4b1e      	ldr	r3, [pc, #120]	@ (8001958 <motor_speed_init+0x9c>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d306      	bcc.n	80018f4 <motor_speed_init+0x38>
 80018e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <motor_speed_init+0x98>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	801a      	strh	r2, [r3, #0]
 80018ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001958 <motor_speed_init+0x9c>)
 80018ee:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80018f2:	801a      	strh	r2, [r3, #0]

    s_min_ms  = (period_min_ms == 0) ? 1 : period_min_ms;
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <motor_speed_init+0x42>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	e000      	b.n	8001900 <motor_speed_init+0x44>
 80018fe:	2301      	movs	r3, #1
 8001900:	4a16      	ldr	r2, [pc, #88]	@ (800195c <motor_speed_init+0xa0>)
 8001902:	6013      	str	r3, [r2, #0]
    s_max_ms  = (period_max_ms < s_min_ms) ? (s_min_ms + 1) : period_max_ms;
 8001904:	4b15      	ldr	r3, [pc, #84]	@ (800195c <motor_speed_init+0xa0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	429a      	cmp	r2, r3
 800190c:	d203      	bcs.n	8001916 <motor_speed_init+0x5a>
 800190e:	4b13      	ldr	r3, [pc, #76]	@ (800195c <motor_speed_init+0xa0>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	3301      	adds	r3, #1
 8001914:	e000      	b.n	8001918 <motor_speed_init+0x5c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	4a11      	ldr	r2, [pc, #68]	@ (8001960 <motor_speed_init+0xa4>)
 800191a:	6013      	str	r3, [r2, #0]

    s_ramp_ms = (ramp_step_ms == 0) ? 1 : ramp_step_ms;
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <motor_speed_init+0x6a>
 8001922:	69bb      	ldr	r3, [r7, #24]
 8001924:	e000      	b.n	8001928 <motor_speed_init+0x6c>
 8001926:	2301      	movs	r3, #1
 8001928:	4a0e      	ldr	r2, [pc, #56]	@ (8001964 <motor_speed_init+0xa8>)
 800192a:	6013      	str	r3, [r2, #0]
    s_invert  = invert;
 800192c:	4a0e      	ldr	r2, [pc, #56]	@ (8001968 <motor_speed_init+0xac>)
 800192e:	7f3b      	ldrb	r3, [r7, #28]
 8001930:	7013      	strb	r3, [r2, #0]

    s_filt_adc = 0;
 8001932:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <motor_speed_init+0xb0>)
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
    s_curr_ms  = (s_min_ms + s_max_ms) / 2;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <motor_speed_init+0xa0>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b08      	ldr	r3, [pc, #32]	@ (8001960 <motor_speed_init+0xa4>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4413      	add	r3, r2
 8001942:	085b      	lsrs	r3, r3, #1
 8001944:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <motor_speed_init+0xb4>)
 8001946:	6013      	str	r3, [r2, #0]
}
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr
 8001954:	2000009a 	.word	0x2000009a
 8001958:	2000009c 	.word	0x2000009c
 800195c:	200000a0 	.word	0x200000a0
 8001960:	200000a4 	.word	0x200000a4
 8001964:	200000a8 	.word	0x200000a8
 8001968:	200000ac 	.word	0x200000ac
 800196c:	200001a0 	.word	0x200001a0
 8001970:	200000b0 	.word	0x200000b0

08001974 <motor_speed_update>:

uint32_t motor_speed_update(uint16_t adc_raw)
{
 8001974:	b5b0      	push	{r4, r5, r7, lr}
 8001976:	b088      	sub	sp, #32
 8001978:	af02      	add	r7, sp, #8
 800197a:	4603      	mov	r3, r0
 800197c:	80fb      	strh	r3, [r7, #6]
    // IIR 필터 (÷8)
    s_filt_adc += (((int32_t)adc_raw - s_filt_adc) >> 3);
 800197e:	88fa      	ldrh	r2, [r7, #6]
 8001980:	4b37      	ldr	r3, [pc, #220]	@ (8001a60 <motor_speed_update+0xec>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	10da      	asrs	r2, r3, #3
 8001988:	4b35      	ldr	r3, [pc, #212]	@ (8001a60 <motor_speed_update+0xec>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4413      	add	r3, r2
 800198e:	4a34      	ldr	r2, [pc, #208]	@ (8001a60 <motor_speed_update+0xec>)
 8001990:	6013      	str	r3, [r2, #0]
    if (s_filt_adc < 0)     s_filt_adc = 0;
 8001992:	4b33      	ldr	r3, [pc, #204]	@ (8001a60 <motor_speed_update+0xec>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2b00      	cmp	r3, #0
 8001998:	da02      	bge.n	80019a0 <motor_speed_update+0x2c>
 800199a:	4b31      	ldr	r3, [pc, #196]	@ (8001a60 <motor_speed_update+0xec>)
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
    if (s_filt_adc > 4095)  s_filt_adc = 4095;
 80019a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001a60 <motor_speed_update+0xec>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019a8:	db03      	blt.n	80019b2 <motor_speed_update+0x3e>
 80019aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001a60 <motor_speed_update+0xec>)
 80019ac:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80019b0:	601a      	str	r2, [r3, #0]

    // 관측 구간으로 클램프
    uint16_t fa = (uint16_t)s_filt_adc;
 80019b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a60 <motor_speed_update+0xec>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	82fb      	strh	r3, [r7, #22]
    if (fa < s_adc_min) fa = s_adc_min;
 80019b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a64 <motor_speed_update+0xf0>)
 80019ba:	881b      	ldrh	r3, [r3, #0]
 80019bc:	8afa      	ldrh	r2, [r7, #22]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d202      	bcs.n	80019c8 <motor_speed_update+0x54>
 80019c2:	4b28      	ldr	r3, [pc, #160]	@ (8001a64 <motor_speed_update+0xf0>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	82fb      	strh	r3, [r7, #22]
    if (fa > s_adc_max) fa = s_adc_max;
 80019c8:	4b27      	ldr	r3, [pc, #156]	@ (8001a68 <motor_speed_update+0xf4>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	8afa      	ldrh	r2, [r7, #22]
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d902      	bls.n	80019d8 <motor_speed_update+0x64>
 80019d2:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <motor_speed_update+0xf4>)
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	82fb      	strh	r3, [r7, #22]

    // 매핑: adc_min~adc_max -> s_min_ms~s_max_ms
    uint32_t target_ms = adc_map_u32(fa, s_adc_min, s_adc_max,
 80019d8:	4b22      	ldr	r3, [pc, #136]	@ (8001a64 <motor_speed_update+0xf0>)
 80019da:	8819      	ldrh	r1, [r3, #0]
 80019dc:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <motor_speed_update+0xf4>)
 80019de:	881c      	ldrh	r4, [r3, #0]
 80019e0:	4b22      	ldr	r3, [pc, #136]	@ (8001a6c <motor_speed_update+0xf8>)
 80019e2:	681d      	ldr	r5, [r3, #0]
 80019e4:	4b22      	ldr	r3, [pc, #136]	@ (8001a70 <motor_speed_update+0xfc>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a22      	ldr	r2, [pc, #136]	@ (8001a74 <motor_speed_update+0x100>)
 80019ea:	7812      	ldrb	r2, [r2, #0]
 80019ec:	8af8      	ldrh	r0, [r7, #22]
 80019ee:	9201      	str	r2, [sp, #4]
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	462b      	mov	r3, r5
 80019f4:	4622      	mov	r2, r4
 80019f6:	f7ff ff1f 	bl	8001838 <adc_map_u32>
 80019fa:	6138      	str	r0, [r7, #16]
                                     s_min_ms, s_max_ms, s_invert);

    // 램프: s_curr_ms를 한 번에 s_ramp_ms만 변경
    if (s_curr_ms < target_ms) {
 80019fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <motor_speed_update+0x104>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d910      	bls.n	8001a28 <motor_speed_update+0xb4>
        uint32_t d = target_ms - s_curr_ms;
 8001a06:	4b1c      	ldr	r3, [pc, #112]	@ (8001a78 <motor_speed_update+0x104>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	693a      	ldr	r2, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	60bb      	str	r3, [r7, #8]
        s_curr_ms += (d > s_ramp_ms) ? s_ramp_ms : d;
 8001a10:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <motor_speed_update+0x108>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	bf28      	it	cs
 8001a1a:	461a      	movcs	r2, r3
 8001a1c:	4b16      	ldr	r3, [pc, #88]	@ (8001a78 <motor_speed_update+0x104>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a15      	ldr	r2, [pc, #84]	@ (8001a78 <motor_speed_update+0x104>)
 8001a24:	6013      	str	r3, [r2, #0]
 8001a26:	e014      	b.n	8001a52 <motor_speed_update+0xde>
    } else if (s_curr_ms > target_ms) {
 8001a28:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <motor_speed_update+0x104>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d20f      	bcs.n	8001a52 <motor_speed_update+0xde>
        uint32_t d = s_curr_ms - target_ms;
 8001a32:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <motor_speed_update+0x104>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	60fb      	str	r3, [r7, #12]
        s_curr_ms -= (d > s_ramp_ms) ? s_ramp_ms : d;
 8001a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a78 <motor_speed_update+0x104>)
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <motor_speed_update+0x108>)
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	428b      	cmp	r3, r1
 8001a48:	bf28      	it	cs
 8001a4a:	460b      	movcs	r3, r1
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <motor_speed_update+0x104>)
 8001a50:	6013      	str	r3, [r2, #0]
    }
    return s_curr_ms;
 8001a52:	4b09      	ldr	r3, [pc, #36]	@ (8001a78 <motor_speed_update+0x104>)
 8001a54:	681b      	ldr	r3, [r3, #0]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200001a0 	.word	0x200001a0
 8001a64:	2000009a 	.word	0x2000009a
 8001a68:	2000009c 	.word	0x2000009c
 8001a6c:	200000a0 	.word	0x200000a0
 8001a70:	200000a4 	.word	0x200000a4
 8001a74:	200000ac 	.word	0x200000ac
 8001a78:	200000b0 	.word	0x200000b0
 8001a7c:	200000a8 	.word	0x200000a8

08001a80 <ps_init>:
static volatile uint8_t  s_level_blocked[PS_FLOOR_COUNT];   // 현재 센서 레벨: 1=차단, 0=통과 (실시간 상태)
static volatile uint32_t s_last_tick[PS_FLOOR_COUNT];       // 디바운스용 마지막 이벤트 시각(ms, HAL_GetTick 기준)

// 모듈 초기화: 내부 상태 배열을 모두 초기 상태로 리셋
void ps_init(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	71fb      	strb	r3, [r7, #7]
 8001a8a:	e00f      	b.n	8001aac <ps_init+0x2c>
    s_latched_broken[i] = 0;   // 아직 "끊김" 이벤트 없음
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001ac0 <ps_init+0x40>)
 8001a90:	2100      	movs	r1, #0
 8001a92:	54d1      	strb	r1, [r2, r3]
    s_level_blocked[i]  = 0;   // 초기 상태는 통과(차단 아님)로 가정
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac4 <ps_init+0x44>)
 8001a98:	2100      	movs	r1, #0
 8001a9a:	54d1      	strb	r1, [r2, r3]
    s_last_tick[i]      = 0;   // 마지막 이벤트 시각 초기화
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ac8 <ps_init+0x48>)
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	71fb      	strb	r3, [r7, #7]
 8001aac:	79fb      	ldrb	r3, [r7, #7]
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d9ec      	bls.n	8001a8c <ps_init+0xc>
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	bf00      	nop
 8001ab6:	370c      	adds	r7, #12
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	200001a4 	.word	0x200001a4
 8001ac4:	200001a8 	.word	0x200001a8
 8001ac8:	200001ac 	.word	0x200001ac

08001acc <ps_find_by_pin>:
// (센서마다 포트가 같지 않아도 '핀 번호'만 매칭하면 된다. 포트가 다르면 동일 핀번호가
//  겹칠 수 있으니 실제 하드웨어에서는 '포트+핀' 쌍 매칭이 더 안전하지만,
//  여기서는 핀번호만으로 충분하다는 전제. 필요시 포트도 함께 비교하도록 확장 가능.)
// ─────────────────────────────────────────────────────────────────────────────
static int8_t ps_find_by_pin(uint16_t gpio_pin)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	e00d      	b.n	8001af8 <ps_find_by_pin+0x2c>
    if (s_cfg[i].pin == gpio_pin)        // 매핑 테이블의 핀과 동일하면
 8001adc:	7bfb      	ldrb	r3, [r7, #15]
 8001ade:	4a0c      	ldr	r2, [pc, #48]	@ (8001b10 <ps_find_by_pin+0x44>)
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	889b      	ldrh	r3, [r3, #4]
 8001ae6:	88fa      	ldrh	r2, [r7, #6]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	d102      	bne.n	8001af2 <ps_find_by_pin+0x26>
      return (int8_t)i;                  // 해당 floor 인덱스를 반환
 8001aec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001af0:	e007      	b.n	8001b02 <ps_find_by_pin+0x36>
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001af2:	7bfb      	ldrb	r3, [r7, #15]
 8001af4:	3301      	adds	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d9ee      	bls.n	8001adc <ps_find_by_pin+0x10>
  }
  return -1;                             // 찾지 못하면 -1 (에러)
 8001afe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3714      	adds	r7, #20
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	08005f8c 	.word	0x08005f8c

08001b14 <ps_on_exti>:
// EXTI 인터럽트 처리 진입점(콜백)
// 외부에서 HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) 안에서
// 이 함수(ps_on_exti(GPIO_Pin))를 호출해주는 패턴을 가정.
// ─────────────────────────────────────────────────────────────────────────────
void ps_on_exti(uint16_t gpio_pin)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	80fb      	strh	r3, [r7, #6]
  int8_t idx = ps_find_by_pin(gpio_pin); // 핀 번호로 floor 인덱스 찾기
 8001b1e:	88fb      	ldrh	r3, [r7, #6]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7ff ffd3 	bl	8001acc <ps_find_by_pin>
 8001b26:	4603      	mov	r3, r0
 8001b28:	75fb      	strb	r3, [r7, #23]
  if (idx < 0) return;                   // 해당 없음(우리가 관리하는 핀이 아님) → 무시하고 복귀
 8001b2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	db37      	blt.n	8001ba2 <ps_on_exti+0x8e>

  uint32_t now = HAL_GetTick();          // 현재 시스템 틱(ms) 확보(32비트, 약 49.7일마다 오버플로)
 8001b32:	f000 fce5 	bl	8002500 <HAL_GetTick>
 8001b36:	6138      	str	r0, [r7, #16]
  if (now - s_last_tick[idx] < PS_DEBOUNCE_MS) {
 8001b38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb0 <ps_on_exti+0x9c>)
 8001b3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d92d      	bls.n	8001ba6 <ps_on_exti+0x92>
    // 마지막 이벤트로부터 PS_DEBOUNCE_MS 미만이면 너무 촘촘한 인터럽트 → 노이즈로 보고 무시
    // (uint32_t 뺄셈은 오버플로 시에도 modulo 2^32로 동작하므로 일반적으로 안전.
    //  단, 오버플로 경계 근처에서의 짧은 간격 비교는 그대로 의도대로 작동한다.)
    return;
  }
  s_last_tick[idx] = now;                // 디바운싱 통과 → 이번 이벤트를 "마지막"으로 기록
 8001b4a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b4e:	4918      	ldr	r1, [pc, #96]	@ (8001bb0 <ps_on_exti+0x9c>)
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  // 해당 센서의 현재 입력 레벨을 읽음 (포트/핀은 매핑 테이블에서 가져옴)
  GPIO_PinState lvl = HAL_GPIO_ReadPin(s_cfg[idx].port, s_cfg[idx].pin);
 8001b56:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b5a:	4a16      	ldr	r2, [pc, #88]	@ (8001bb4 <ps_on_exti+0xa0>)
 8001b5c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001b60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b64:	4913      	ldr	r1, [pc, #76]	@ (8001bb4 <ps_on_exti+0xa0>)
 8001b66:	00db      	lsls	r3, r3, #3
 8001b68:	440b      	add	r3, r1
 8001b6a:	889b      	ldrh	r3, [r3, #4]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4610      	mov	r0, r2
 8001b70:	f001 fc66 	bl	8003440 <HAL_GPIO_ReadPin>
 8001b74:	4603      	mov	r3, r0
 8001b76:	73fb      	strb	r3, [r7, #15]

  // 지금 상태가 "차단인지" 판정(우리 모듈의 기준 레벨과 비교)
  // PS_BLOCKED_LEVEL==GPIO_PIN_SET면, 입력이 HIGH일 때 차단으로 본다.
  uint8_t is_blocked = (lvl == PS_BLOCKED_LEVEL) ? 1 : 0;
 8001b78:	7bfb      	ldrb	r3, [r7, #15]
 8001b7a:	2b01      	cmp	r3, #1
 8001b7c:	bf0c      	ite	eq
 8001b7e:	2301      	moveq	r3, #1
 8001b80:	2300      	movne	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	73bb      	strb	r3, [r7, #14]

  // 현재 센서 레벨(차단/통과)을 내부 상태에 반영 (폴링 API ps_is_blocked가 즉시 이 값을 반환)
  s_level_blocked[idx] = is_blocked;
 8001b86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b8a:	490b      	ldr	r1, [pc, #44]	@ (8001bb8 <ps_on_exti+0xa4>)
 8001b8c:	7bba      	ldrb	r2, [r7, #14]
 8001b8e:	54ca      	strb	r2, [r1, r3]

  // "방금 끊김" 1회성 이벤트 래치:
  // 차단 레벨로 '변경되는 순간'만 1을 기록하여, 상위 로직에서 에지 방식으로 감지하게 함.
  // ※ 여기 구현은 "차단이면 1"로 간단히 처리하므로, 연속 차단 동안 인터럽트가 여러 번 들어오면
  //    여러 번 래치될 수 있음. '변화(엣지)만'을 원하면 이전 레벨과 비교하여 상승엣지에서만 세트하도록 확장 가능.
  if (is_blocked) {
 8001b90:	7bbb      	ldrb	r3, [r7, #14]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d008      	beq.n	8001ba8 <ps_on_exti+0x94>
    s_latched_broken[idx] = 1;           // 읽는 순간(ps_was_broken/ps_any_broken) 0으로 클리어됨
 8001b96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b9a:	4a08      	ldr	r2, [pc, #32]	@ (8001bbc <ps_on_exti+0xa8>)
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	54d1      	strb	r1, [r2, r3]
 8001ba0:	e002      	b.n	8001ba8 <ps_on_exti+0x94>
  if (idx < 0) return;                   // 해당 없음(우리가 관리하는 핀이 아님) → 무시하고 복귀
 8001ba2:	bf00      	nop
 8001ba4:	e000      	b.n	8001ba8 <ps_on_exti+0x94>
    return;
 8001ba6:	bf00      	nop
#if 0
  if (gpio_pin == GPIO_PIN_6)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
  if (gpio_pin == GPIO_PIN_8)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
  if (gpio_pin == GPIO_PIN_9)  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
#endif
}
 8001ba8:	3718      	adds	r7, #24
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	200001ac 	.word	0x200001ac
 8001bb4:	08005f8c 	.word	0x08005f8c
 8001bb8:	200001a8 	.word	0x200001a8
 8001bbc:	200001a4 	.word	0x200001a4

08001bc0 <ps_is_blocked>:
// ─────────────────────────────────────────────────────────────────────────────
// 현재 '차단(빔이 막힘)' 상태인지 즉시 상태를 반환하는 폴링 API
// floor: 0..PS_FLOOR_COUNT-1 유효 범위인지 확인 후 반환
// ─────────────────────────────────────────────────────────────────────────────
bool ps_is_blocked(uint8_t floor)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	71fb      	strb	r3, [r7, #7]
  if (floor >= PS_FLOOR_COUNT) return false;   // 범위 밖 요청은 안전하게 false 처리
 8001bca:	79fb      	ldrb	r3, [r7, #7]
 8001bcc:	2b02      	cmp	r3, #2
 8001bce:	d901      	bls.n	8001bd4 <ps_is_blocked+0x14>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	e008      	b.n	8001be6 <ps_is_blocked+0x26>
  return s_level_blocked[floor] ? true : false;// 1이면 true, 0이면 false
 8001bd4:	79fb      	ldrb	r3, [r7, #7]
 8001bd6:	4a07      	ldr	r2, [pc, #28]	@ (8001bf4 <ps_is_blocked+0x34>)
 8001bd8:	5cd3      	ldrb	r3, [r2, r3]
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	bf14      	ite	ne
 8001be0:	2301      	movne	r3, #1
 8001be2:	2300      	moveq	r3, #0
 8001be4:	b2db      	uxtb	r3, r3
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	200001a8 	.word	0x200001a8

08001bf8 <ps_any_broken>:
// - 있으면 해당 층 인덱스(0..), 없으면 0xFF
// - 읽는 순간 해당 래치들은 클리어하므로, 이벤트는 1회성으로 소비됨
// ─────────────────────────────────────────────────────────────────────────────

uint8_t ps_any_broken(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001bfe:	2300      	movs	r3, #0
 8001c00:	71fb      	strb	r3, [r7, #7]
 8001c02:	e00e      	b.n	8001c22 <ps_any_broken+0x2a>
    if (s_latched_broken[i]) {                 // 어떤 층이라도 래치가 세트되어 있으면
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	4a0c      	ldr	r2, [pc, #48]	@ (8001c38 <ps_any_broken+0x40>)
 8001c08:	5cd3      	ldrb	r3, [r2, r3]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d005      	beq.n	8001c1c <ps_any_broken+0x24>
      s_latched_broken[i] = 0;                 // 읽는 즉시 클리어(중복 처리 방지)
 8001c10:	79fb      	ldrb	r3, [r7, #7]
 8001c12:	4a09      	ldr	r2, [pc, #36]	@ (8001c38 <ps_any_broken+0x40>)
 8001c14:	2100      	movs	r1, #0
 8001c16:	54d1      	strb	r1, [r2, r3]
      return i;                                // 그 층 인덱스 반환
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	e006      	b.n	8001c2a <ps_any_broken+0x32>
  for (uint8_t i = 0; i < PS_FLOOR_COUNT; ++i) {
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	71fb      	strb	r3, [r7, #7]
 8001c22:	79fb      	ldrb	r3, [r7, #7]
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d9ed      	bls.n	8001c04 <ps_any_broken+0xc>
    }
  }
  return 0xFF;                                 // 아무 이벤트도 없으면 0xFF
 8001c28:	23ff      	movs	r3, #255	@ 0xff
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	200001a4 	.word	0x200001a4

08001c3c <stepMotor>:
static uint8_t  s_step_idx  = 0;
static uint32_t s_period_ms = 3;                 // 기본 3ms/half-step
static const swTimerID_tbl s_timer = swTimerID3; // 타이머 ID 충돌 시 바꿔주세요

static inline void stepMotor(uint8_t step)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_GPIO_PORT, IN1_PIN, HALF_STEP_SEQ[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	4a1e      	ldr	r2, [pc, #120]	@ (8001cc4 <stepMotor+0x88>)
 8001c4a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	bf14      	ite	ne
 8001c52:	2301      	movne	r3, #1
 8001c54:	2300      	moveq	r3, #0
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	461a      	mov	r2, r3
 8001c5a:	2120      	movs	r1, #32
 8001c5c:	481a      	ldr	r0, [pc, #104]	@ (8001cc8 <stepMotor+0x8c>)
 8001c5e:	f001 fc07 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_GPIO_PORT, IN2_PIN, HALF_STEP_SEQ[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <stepMotor+0x88>)
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	4413      	add	r3, r2
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	bf14      	ite	ne
 8001c70:	2301      	movne	r3, #1
 8001c72:	2300      	moveq	r3, #0
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	2140      	movs	r1, #64	@ 0x40
 8001c7a:	4813      	ldr	r0, [pc, #76]	@ (8001cc8 <stepMotor+0x8c>)
 8001c7c:	f001 fbf8 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_GPIO_PORT, IN3_PIN, HALF_STEP_SEQ[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	4a10      	ldr	r2, [pc, #64]	@ (8001cc4 <stepMotor+0x88>)
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	789b      	ldrb	r3, [r3, #2]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	bf14      	ite	ne
 8001c8e:	2301      	movne	r3, #1
 8001c90:	2300      	moveq	r3, #0
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	461a      	mov	r2, r3
 8001c96:	2180      	movs	r1, #128	@ 0x80
 8001c98:	480b      	ldr	r0, [pc, #44]	@ (8001cc8 <stepMotor+0x8c>)
 8001c9a:	f001 fbe9 	bl	8003470 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_GPIO_PORT, IN4_PIN, HALF_STEP_SEQ[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
 8001ca0:	4a08      	ldr	r2, [pc, #32]	@ (8001cc4 <stepMotor+0x88>)
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	4413      	add	r3, r2
 8001ca6:	78db      	ldrb	r3, [r3, #3]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	bf14      	ite	ne
 8001cac:	2301      	movne	r3, #1
 8001cae:	2300      	moveq	r3, #0
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	2140      	movs	r1, #64	@ 0x40
 8001cb6:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <stepMotor+0x90>)
 8001cb8:	f001 fbda 	bl	8003470 <HAL_GPIO_WritePin>
}
 8001cbc:	bf00      	nop
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	08005fa4 	.word	0x08005fa4
 8001cc8:	40020000 	.word	0x40020000
 8001ccc:	40020400 	.word	0x40020400

08001cd0 <stepper_init>:

void stepper_init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
    // GPIO는 Cube에서 설정했다고 가정
    softTimer_Init(s_timer, s_period_ms);  // ms 단위
 8001cd4:	2202      	movs	r2, #2
 8001cd6:	4b04      	ldr	r3, [pc, #16]	@ (8001ce8 <stepper_init+0x18>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4610      	mov	r0, r2
 8001cde:	f000 f983 	bl	8001fe8 <softTimer_Init>
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	200000b8 	.word	0x200000b8

08001cec <stepper_set_dir>:

void stepper_set_dir(uint8_t dir)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	71fb      	strb	r3, [r7, #7]
    s_dir = (dir == DIR_CCW) ? DIR_CCW : DIR_CW;	// 방향 세팅
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	bf0c      	ite	eq
 8001cfc:	2301      	moveq	r3, #1
 8001cfe:	2300      	movne	r3, #0
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <stepper_set_dir+0x28>)
 8001d06:	701a      	strb	r2, [r3, #0]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	200001b8 	.word	0x200001b8

08001d18 <stepper_set_period_ms>:

void stepper_set_period_ms(uint32_t ms)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
    if (ms < 1)  ms = 1;    // 너무 빠르면 토크 부족
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <stepper_set_period_ms+0x12>
 8001d26:	2301      	movs	r3, #1
 8001d28:	607b      	str	r3, [r7, #4]
    if (ms > 20) ms = 20;   // 과도한 지연 제한(필요시 조정)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b14      	cmp	r3, #20
 8001d2e:	d901      	bls.n	8001d34 <stepper_set_period_ms+0x1c>
 8001d30:	2314      	movs	r3, #20
 8001d32:	607b      	str	r3, [r7, #4]
    s_period_ms = ms;
 8001d34:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <stepper_set_period_ms+0x30>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6013      	str	r3, [r2, #0]
    // 바로 반영하고 싶으면 다음 줄 주석 해제:
    // softTimer_Init(s_timer, s_period_ms);
}
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	200000b8 	.word	0x200000b8

08001d4c <stepper_stop>:

void stepper_stop(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
    s_enabled = false;
 8001d50:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <stepper_stop+0x14>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	701a      	strb	r2, [r3, #0]
    // 필요시 코일 전류를 끄고 싶다면:
    // HAL_GPIO_WritePin(IN1_GPIO_PORT, IN1_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN2_GPIO_PORT, IN2_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN3_GPIO_PORT, IN3_PIN, GPIO_PIN_RESET);
    // HAL_GPIO_WritePin(IN4_GPIO_PORT, IN4_PIN, GPIO_PIN_RESET);
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	200000b4 	.word	0x200000b4

08001d64 <stepper_resume>:

void stepper_resume(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
    s_enabled = true;
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <stepper_resume+0x1c>)
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	701a      	strb	r2, [r3, #0]
    softTimer_Init(s_timer, s_period_ms);
 8001d6e:	2202      	movs	r2, #2
 8001d70:	4b04      	ldr	r3, [pc, #16]	@ (8001d84 <stepper_resume+0x20>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4619      	mov	r1, r3
 8001d76:	4610      	mov	r0, r2
 8001d78:	f000 f936 	bl	8001fe8 <softTimer_Init>
}
 8001d7c:	bf00      	nop
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	200000b4 	.word	0x200000b4
 8001d84:	200000b8 	.word	0x200000b8

08001d88 <stepper_task>:

void stepper_task(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
    if (!s_enabled) return;
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <stepper_task+0x6c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	f083 0301 	eor.w	r3, r3, #1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d12a      	bne.n	8001df0 <stepper_task+0x68>

    if (softTimer_IsTimeOut(s_timer))
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f000 f95b 	bl	8002058 <softTimer_IsTimeOut>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d024      	beq.n	8001df2 <stepper_task+0x6a>
    {
        // 한 스텝 수행
        stepMotor(s_step_idx);
 8001da8:	4b13      	ldr	r3, [pc, #76]	@ (8001df8 <stepper_task+0x70>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff ff45 	bl	8001c3c <stepMotor>

        // 다음 인덱스
        if (s_dir == DIR_CW)
 8001db2:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <stepper_task+0x74>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d109      	bne.n	8001dce <stepper_task+0x46>
        {
            s_step_idx = (uint8_t)((s_step_idx + 1) & 0x7);
 8001dba:	4b0f      	ldr	r3, [pc, #60]	@ (8001df8 <stepper_task+0x70>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	f003 0307 	and.w	r3, r3, #7
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <stepper_task+0x70>)
 8001dca:	701a      	strb	r2, [r3, #0]
 8001dcc:	e008      	b.n	8001de0 <stepper_task+0x58>
        } else
        {
            s_step_idx = (uint8_t)((s_step_idx + 7) & 0x7);
 8001dce:	4b0a      	ldr	r3, [pc, #40]	@ (8001df8 <stepper_task+0x70>)
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	3307      	adds	r3, #7
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	f003 0307 	and.w	r3, r3, #7
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <stepper_task+0x70>)
 8001dde:	701a      	strb	r2, [r3, #0]
        }

        // 다음 주기 예약
        softTimer_Init(s_timer, s_period_ms);
 8001de0:	2202      	movs	r2, #2
 8001de2:	4b07      	ldr	r3, [pc, #28]	@ (8001e00 <stepper_task+0x78>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	4619      	mov	r1, r3
 8001de8:	4610      	mov	r0, r2
 8001dea:	f000 f8fd 	bl	8001fe8 <softTimer_Init>
 8001dee:	e000      	b.n	8001df2 <stepper_task+0x6a>
    if (!s_enabled) return;
 8001df0:	bf00      	nop
    }
}
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	200000b4 	.word	0x200000b4
 8001df8:	200001b9 	.word	0x200001b9
 8001dfc:	200001b8 	.word	0x200001b8
 8001e00:	200000b8 	.word	0x200000b8

08001e04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	607b      	str	r3, [r7, #4]
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	4a0f      	ldr	r2, [pc, #60]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	4b09      	ldr	r3, [pc, #36]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2e:	4a08      	ldr	r2, [pc, #32]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e34:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_MspInit+0x4c>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	40023800 	.word	0x40023800

08001e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <NMI_Handler+0x4>

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eaa:	f000 fb15 	bl	80024d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  softTimer_ISR();
 8001eae:	f000 f835 	bl	8001f1c <softTimer_ISR>

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001eba:	2001      	movs	r0, #1
 8001ebc:	f001 faf2 	bl	80034a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001ec8:	2002      	movs	r0, #2
 8001eca:	f001 faeb 	bl	80034a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001ed6:	2004      	movs	r0, #4
 8001ed8:	f001 fae4 	bl	80034a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ee4:	4802      	ldr	r0, [pc, #8]	@ (8001ef0 <USART2_IRQHandler+0x10>)
 8001ee6:	f002 f8c3 	bl	8004070 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	200001f0 	.word	0x200001f0

08001ef4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ef8:	4802      	ldr	r0, [pc, #8]	@ (8001f04 <USART6_IRQHandler+0x10>)
 8001efa:	f002 f8b9 	bl	8004070 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	20000238 	.word	0x20000238

08001f08 <ADC_IRQHandler>:

/* USER CODE BEGIN 1 */
void ADC_IRQHandler(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc1);
 8001f0c:	4802      	ldr	r0, [pc, #8]	@ (8001f18 <ADC_IRQHandler+0x10>)
 8001f0e:	f000 fc05 	bl	800271c <HAL_ADC_IRQHandler>
}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000144 	.word	0x20000144

08001f1c <softTimer_ISR>:
 * 주기적으로 호출할 인터럽트 서비스 루틴
 * systick 핸들러나 타이머 인터럽트 에서 호출하면 됨.
 */

void softTimer_ISR()
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
	for(uint8_t i = 0 ; i < TIMER_COUNT ; i ++)
 8001f22:	2300      	movs	r3, #0
 8001f24:	71fb      	strb	r3, [r7, #7]
 8001f26:	e052      	b.n	8001fce <softTimer_ISR+0xb2>
	{
		if(softTimer[i].isRunning == true)
 8001f28:	79fa      	ldrb	r2, [r7, #7]
 8001f2a:	492e      	ldr	r1, [pc, #184]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d031      	beq.n	8001fa0 <softTimer_ISR+0x84>
		{
			if(softTimer[i].time >= softTimer[i].setTime)
 8001f3c:	79fa      	ldrb	r2, [r7, #7]
 8001f3e:	4929      	ldr	r1, [pc, #164]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f40:	4613      	mov	r3, r2
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	4413      	add	r3, r2
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	440b      	add	r3, r1
 8001f4a:	3308      	adds	r3, #8
 8001f4c:	6819      	ldr	r1, [r3, #0]
 8001f4e:	79fa      	ldrb	r2, [r7, #7]
 8001f50:	4824      	ldr	r0, [pc, #144]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f52:	4613      	mov	r3, r2
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	4413      	add	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4403      	add	r3, r0
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4299      	cmp	r1, r3
 8001f62:	d30a      	bcc.n	8001f7a <softTimer_ISR+0x5e>
			{
				softTimer[i].timeOut = true;		// 타이머 완료
 8001f64:	79fa      	ldrb	r2, [r7, #7]
 8001f66:	491f      	ldr	r1, [pc, #124]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	440b      	add	r3, r1
 8001f72:	3301      	adds	r3, #1
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]
 8001f78:	e026      	b.n	8001fc8 <softTimer_ISR+0xac>
			}
			else
			{
				softTimer[i].time ++;						// 시간 카운트 증가
 8001f7a:	79fa      	ldrb	r2, [r7, #7]
 8001f7c:	4919      	ldr	r1, [pc, #100]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f7e:	4613      	mov	r3, r2
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	440b      	add	r3, r1
 8001f88:	3308      	adds	r3, #8
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	1c59      	adds	r1, r3, #1
 8001f8e:	4815      	ldr	r0, [pc, #84]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001f90:	4613      	mov	r3, r2
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4413      	add	r3, r2
 8001f96:	009b      	lsls	r3, r3, #2
 8001f98:	4403      	add	r3, r0
 8001f9a:	3308      	adds	r3, #8
 8001f9c:	6019      	str	r1, [r3, #0]
 8001f9e:	e013      	b.n	8001fc8 <softTimer_ISR+0xac>
			}
		}
		else
		{
			// 타이머가 동작중이 아니면 초기화
			softTimer[i].timeOut = false;
 8001fa0:	79fa      	ldrb	r2, [r7, #7]
 8001fa2:	4910      	ldr	r1, [pc, #64]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	4413      	add	r3, r2
 8001faa:	009b      	lsls	r3, r3, #2
 8001fac:	440b      	add	r3, r1
 8001fae:	3301      	adds	r3, #1
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	701a      	strb	r2, [r3, #0]
			softTimer[i].time = 0;
 8001fb4:	79fa      	ldrb	r2, [r7, #7]
 8001fb6:	490b      	ldr	r1, [pc, #44]	@ (8001fe4 <softTimer_ISR+0xc8>)
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	440b      	add	r3, r1
 8001fc2:	3308      	adds	r3, #8
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]
	for(uint8_t i = 0 ; i < TIMER_COUNT ; i ++)
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	71fb      	strb	r3, [r7, #7]
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d9a9      	bls.n	8001f28 <softTimer_ISR+0xc>
		}
	}
}
 8001fd4:	bf00      	nop
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	200001bc 	.word	0x200001bc

08001fe8 <softTimer_Init>:
 * Timer ID : 사용할 타이머 ID
 * time 		: 설정할 시간 (단위 : Tick, ms)
 */

void softTimer_Init(swTimerID_tbl timerID, uint32_t time)	// 소프트타이머 초기화
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	6039      	str	r1, [r7, #0]
 8001ff2:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d826      	bhi.n	8002048 <softTimer_Init+0x60>
	{
		softTimer[timerID].time = 0;
 8001ffa:	79fa      	ldrb	r2, [r7, #7]
 8001ffc:	4915      	ldr	r1, [pc, #84]	@ (8002054 <softTimer_Init+0x6c>)
 8001ffe:	4613      	mov	r3, r2
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	4413      	add	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	440b      	add	r3, r1
 8002008:	3308      	adds	r3, #8
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
		softTimer[timerID].isRunning = true;
 800200e:	79fa      	ldrb	r2, [r7, #7]
 8002010:	4910      	ldr	r1, [pc, #64]	@ (8002054 <softTimer_Init+0x6c>)
 8002012:	4613      	mov	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4413      	add	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	440b      	add	r3, r1
 800201c:	2201      	movs	r2, #1
 800201e:	701a      	strb	r2, [r3, #0]
		softTimer[timerID].setTime = time;
 8002020:	79fa      	ldrb	r2, [r7, #7]
 8002022:	490c      	ldr	r1, [pc, #48]	@ (8002054 <softTimer_Init+0x6c>)
 8002024:	4613      	mov	r3, r2
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	4413      	add	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	3304      	adds	r3, #4
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]
		softTimer[timerID].timeOut = false;
 8002034:	79fa      	ldrb	r2, [r7, #7]
 8002036:	4907      	ldr	r1, [pc, #28]	@ (8002054 <softTimer_Init+0x6c>)
 8002038:	4613      	mov	r3, r2
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	4413      	add	r3, r2
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	440b      	add	r3, r1
 8002042:	3301      	adds	r3, #1
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
	}
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	200001bc 	.word	0x200001bc

08002058 <softTimer_IsTimeOut>:
 *  소프트타이머 만료여부 반환
 *  반환값 : true 면 만료, false 면 만료아님
 */

bool softTimer_IsTimeOut(swTimerID_tbl timerID)						// 타이머 완료 여부 확인
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	2b03      	cmp	r3, #3
 8002066:	d80a      	bhi.n	800207e <softTimer_IsTimeOut+0x26>
	{
		return softTimer[timerID].timeOut;
 8002068:	79fa      	ldrb	r2, [r7, #7]
 800206a:	4908      	ldr	r1, [pc, #32]	@ (800208c <softTimer_IsTimeOut+0x34>)
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	3301      	adds	r3, #1
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	b2db      	uxtb	r3, r3
 800207c:	e000      	b.n	8002080 <softTimer_IsTimeOut+0x28>
	}
	return false;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	200001bc 	.word	0x200001bc

08002090 <softTimer_Reset>:
 *  소프트타이머 재시작
 *  현재카운트 초기화
 */

void softTimer_Reset(swTimerID_tbl timerID)								// 타이머 리셋
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
	if(timerID < TIMER_COUNT)
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	2b03      	cmp	r3, #3
 800209e:	d81c      	bhi.n	80020da <softTimer_Reset+0x4a>
	{
		softTimer[timerID].time = 0;
 80020a0:	79fa      	ldrb	r2, [r7, #7]
 80020a2:	4911      	ldr	r1, [pc, #68]	@ (80020e8 <softTimer_Reset+0x58>)
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	440b      	add	r3, r1
 80020ae:	3308      	adds	r3, #8
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
		softTimer[timerID].isRunning = true;
 80020b4:	79fa      	ldrb	r2, [r7, #7]
 80020b6:	490c      	ldr	r1, [pc, #48]	@ (80020e8 <softTimer_Reset+0x58>)
 80020b8:	4613      	mov	r3, r2
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	440b      	add	r3, r1
 80020c2:	2201      	movs	r2, #1
 80020c4:	701a      	strb	r2, [r3, #0]
		softTimer[timerID].timeOut = false;
 80020c6:	79fa      	ldrb	r2, [r7, #7]
 80020c8:	4907      	ldr	r1, [pc, #28]	@ (80020e8 <softTimer_Reset+0x58>)
 80020ca:	4613      	mov	r3, r2
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	4413      	add	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	440b      	add	r3, r1
 80020d4:	3301      	adds	r3, #1
 80020d6:	2200      	movs	r2, #0
 80020d8:	701a      	strb	r2, [r3, #0]
	}
}
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	200001bc 	.word	0x200001bc

080020ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	e00a      	b.n	8002114 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020fe:	f3af 8000 	nop.w
 8002102:	4601      	mov	r1, r0
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	60ba      	str	r2, [r7, #8]
 800210a:	b2ca      	uxtb	r2, r1
 800210c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	3301      	adds	r3, #1
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697a      	ldr	r2, [r7, #20]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	429a      	cmp	r2, r3
 800211a:	dbf0      	blt.n	80020fe <_read+0x12>
  }

  return len;
 800211c:	687b      	ldr	r3, [r7, #4]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800212e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002132:	4618      	mov	r0, r3
 8002134:	370c      	adds	r7, #12
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr

0800213e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800213e:	b480      	push	{r7}
 8002140:	b083      	sub	sp, #12
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800214e:	605a      	str	r2, [r3, #4]
  return 0;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <_isatty>:

int _isatty(int file)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002166:	2301      	movs	r3, #1
}
 8002168:	4618      	mov	r0, r3
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	3714      	adds	r7, #20
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
	...

08002190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002198:	4a14      	ldr	r2, [pc, #80]	@ (80021ec <_sbrk+0x5c>)
 800219a:	4b15      	ldr	r3, [pc, #84]	@ (80021f0 <_sbrk+0x60>)
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021a4:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <_sbrk+0x64>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d102      	bne.n	80021b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ac:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <_sbrk+0x64>)
 80021ae:	4a12      	ldr	r2, [pc, #72]	@ (80021f8 <_sbrk+0x68>)
 80021b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021b2:	4b10      	ldr	r3, [pc, #64]	@ (80021f4 <_sbrk+0x64>)
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4413      	add	r3, r2
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d207      	bcs.n	80021d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c0:	f003 f91a 	bl	80053f8 <__errno>
 80021c4:	4603      	mov	r3, r0
 80021c6:	220c      	movs	r2, #12
 80021c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021ce:	e009      	b.n	80021e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d0:	4b08      	ldr	r3, [pc, #32]	@ (80021f4 <_sbrk+0x64>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021d6:	4b07      	ldr	r3, [pc, #28]	@ (80021f4 <_sbrk+0x64>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	4413      	add	r3, r2
 80021de:	4a05      	ldr	r2, [pc, #20]	@ (80021f4 <_sbrk+0x64>)
 80021e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021e2:	68fb      	ldr	r3, [r7, #12]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20020000 	.word	0x20020000
 80021f0:	00000400 	.word	0x00000400
 80021f4:	200001ec 	.word	0x200001ec
 80021f8:	200003d0 	.word	0x200003d0

080021fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002200:	4b06      	ldr	r3, [pc, #24]	@ (800221c <SystemInit+0x20>)
 8002202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002206:	4a05      	ldr	r2, [pc, #20]	@ (800221c <SystemInit+0x20>)
 8002208:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800220c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002210:	bf00      	nop
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart6;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002224:	4b11      	ldr	r3, [pc, #68]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002226:	4a12      	ldr	r2, [pc, #72]	@ (8002270 <MX_USART2_UART_Init+0x50>)
 8002228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800222a:	4b10      	ldr	r3, [pc, #64]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 800222c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002232:	4b0e      	ldr	r3, [pc, #56]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002234:	2200      	movs	r2, #0
 8002236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002238:	4b0c      	ldr	r3, [pc, #48]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800223e:	4b0b      	ldr	r3, [pc, #44]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002244:	4b09      	ldr	r3, [pc, #36]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002246:	220c      	movs	r2, #12
 8002248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800224a:	4b08      	ldr	r3, [pc, #32]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 800224c:	2200      	movs	r2, #0
 800224e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002252:	2200      	movs	r2, #0
 8002254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002256:	4805      	ldr	r0, [pc, #20]	@ (800226c <MX_USART2_UART_Init+0x4c>)
 8002258:	f001 fdd4 	bl	8003e04 <HAL_UART_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002262:	f7ff fae3 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002266:	bf00      	nop
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	200001f0 	.word	0x200001f0
 8002270:	40004400 	.word	0x40004400

08002274 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002278:	4b11      	ldr	r3, [pc, #68]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 800227a:	4a12      	ldr	r2, [pc, #72]	@ (80022c4 <MX_USART6_UART_Init+0x50>)
 800227c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800227e:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 8002280:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002284:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002286:	4b0e      	ldr	r3, [pc, #56]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 8002288:	2200      	movs	r2, #0
 800228a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800228c:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 800228e:	2200      	movs	r2, #0
 8002290:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002292:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 8002294:	2200      	movs	r2, #0
 8002296:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002298:	4b09      	ldr	r3, [pc, #36]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 800229a:	220c      	movs	r2, #12
 800229c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800229e:	4b08      	ldr	r3, [pc, #32]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80022aa:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <MX_USART6_UART_Init+0x4c>)
 80022ac:	f001 fdaa 	bl	8003e04 <HAL_UART_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80022b6:	f7ff fab9 	bl	800182c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80022ba:	bf00      	nop
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000238 	.word	0x20000238
 80022c4:	40011400 	.word	0x40011400

080022c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08c      	sub	sp, #48	@ 0x30
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 031c 	add.w	r3, r7, #28
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a3a      	ldr	r2, [pc, #232]	@ (80023d0 <HAL_UART_MspInit+0x108>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d134      	bne.n	8002354 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	61bb      	str	r3, [r7, #24]
 80022ee:	4b39      	ldr	r3, [pc, #228]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 80022f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f2:	4a38      	ldr	r2, [pc, #224]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 80022f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fa:	4b36      	ldr	r3, [pc, #216]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	61bb      	str	r3, [r7, #24]
 8002304:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
 800230a:	4b32      	ldr	r3, [pc, #200]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230e:	4a31      	ldr	r2, [pc, #196]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	6313      	str	r3, [r2, #48]	@ 0x30
 8002316:	4b2f      	ldr	r3, [pc, #188]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002322:	230c      	movs	r3, #12
 8002324:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002326:	2302      	movs	r3, #2
 8002328:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232a:	2300      	movs	r3, #0
 800232c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800232e:	2303      	movs	r3, #3
 8002330:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002332:	2307      	movs	r3, #7
 8002334:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	4619      	mov	r1, r3
 800233c:	4826      	ldr	r0, [pc, #152]	@ (80023d8 <HAL_UART_MspInit+0x110>)
 800233e:	f000 fefb 	bl	8003138 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	2026      	movs	r0, #38	@ 0x26
 8002348:	f000 fe2d 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800234c:	2026      	movs	r0, #38	@ 0x26
 800234e:	f000 fe46 	bl	8002fde <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002352:	e039      	b.n	80023c8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART6)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a20      	ldr	r2, [pc, #128]	@ (80023dc <HAL_UART_MspInit+0x114>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d134      	bne.n	80023c8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 800235e:	2300      	movs	r3, #0
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	4b1c      	ldr	r3, [pc, #112]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002366:	4a1b      	ldr	r2, [pc, #108]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002368:	f043 0320 	orr.w	r3, r3, #32
 800236c:	6453      	str	r3, [r2, #68]	@ 0x44
 800236e:	4b19      	ldr	r3, [pc, #100]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	f003 0320 	and.w	r3, r3, #32
 8002376:	613b      	str	r3, [r7, #16]
 8002378:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002382:	4a14      	ldr	r2, [pc, #80]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	6313      	str	r3, [r2, #48]	@ 0x30
 800238a:	4b12      	ldr	r3, [pc, #72]	@ (80023d4 <HAL_UART_MspInit+0x10c>)
 800238c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	60fb      	str	r3, [r7, #12]
 8002394:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002396:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800239a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239c:	2302      	movs	r3, #2
 800239e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a0:	2300      	movs	r3, #0
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a4:	2303      	movs	r3, #3
 80023a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023a8:	2308      	movs	r3, #8
 80023aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ac:	f107 031c 	add.w	r3, r7, #28
 80023b0:	4619      	mov	r1, r3
 80023b2:	4809      	ldr	r0, [pc, #36]	@ (80023d8 <HAL_UART_MspInit+0x110>)
 80023b4:	f000 fec0 	bl	8003138 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80023b8:	2200      	movs	r2, #0
 80023ba:	2100      	movs	r1, #0
 80023bc:	2047      	movs	r0, #71	@ 0x47
 80023be:	f000 fdf2 	bl	8002fa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80023c2:	2047      	movs	r0, #71	@ 0x47
 80023c4:	f000 fe0b 	bl	8002fde <HAL_NVIC_EnableIRQ>
}
 80023c8:	bf00      	nop
 80023ca:	3730      	adds	r7, #48	@ 0x30
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40004400 	.word	0x40004400
 80023d4:	40023800 	.word	0x40023800
 80023d8:	40020000 	.word	0x40020000
 80023dc:	40011400 	.word	0x40011400

080023e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80023e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002418 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023e4:	f7ff ff0a 	bl	80021fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023e8:	480c      	ldr	r0, [pc, #48]	@ (800241c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023ea:	490d      	ldr	r1, [pc, #52]	@ (8002420 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002424 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023f0:	e002      	b.n	80023f8 <LoopCopyDataInit>

080023f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023f6:	3304      	adds	r3, #4

080023f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023fc:	d3f9      	bcc.n	80023f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002428 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002400:	4c0a      	ldr	r4, [pc, #40]	@ (800242c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002402:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002404:	e001      	b.n	800240a <LoopFillZerobss>

08002406 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002406:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002408:	3204      	adds	r2, #4

0800240a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800240a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800240c:	d3fb      	bcc.n	8002406 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800240e:	f002 fff9 	bl	8005404 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002412:	f7ff f94f 	bl	80016b4 <main>
  bx  lr    
 8002416:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002418:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800241c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002420:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 8002424:	08006020 	.word	0x08006020
  ldr r2, =_sbss
 8002428:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 800242c:	200003d0 	.word	0x200003d0

08002430 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002430:	e7fe      	b.n	8002430 <DMA1_Stream0_IRQHandler>
	...

08002434 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002438:	4b0e      	ldr	r3, [pc, #56]	@ (8002474 <HAL_Init+0x40>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a0d      	ldr	r2, [pc, #52]	@ (8002474 <HAL_Init+0x40>)
 800243e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002442:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002444:	4b0b      	ldr	r3, [pc, #44]	@ (8002474 <HAL_Init+0x40>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <HAL_Init+0x40>)
 800244a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800244e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002450:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <HAL_Init+0x40>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a07      	ldr	r2, [pc, #28]	@ (8002474 <HAL_Init+0x40>)
 8002456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800245a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800245c:	2003      	movs	r0, #3
 800245e:	f000 fd97 	bl	8002f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002462:	200f      	movs	r0, #15
 8002464:	f000 f808 	bl	8002478 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002468:	f7ff fccc 	bl	8001e04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40023c00 	.word	0x40023c00

08002478 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002480:	4b12      	ldr	r3, [pc, #72]	@ (80024cc <HAL_InitTick+0x54>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <HAL_InitTick+0x58>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fdaf 	bl	8002ffa <HAL_SYSTICK_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e00e      	b.n	80024c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2b0f      	cmp	r3, #15
 80024aa:	d80a      	bhi.n	80024c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024ac:	2200      	movs	r2, #0
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024b4:	f000 fd77 	bl	8002fa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024b8:	4a06      	ldr	r2, [pc, #24]	@ (80024d4 <HAL_InitTick+0x5c>)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024be:	2300      	movs	r3, #0
 80024c0:	e000      	b.n	80024c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	200000bc 	.word	0x200000bc
 80024d0:	200000c4 	.word	0x200000c4
 80024d4:	200000c0 	.word	0x200000c0

080024d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024dc:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_IncTick+0x20>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	461a      	mov	r2, r3
 80024e2:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <HAL_IncTick+0x24>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4413      	add	r3, r2
 80024e8:	4a04      	ldr	r2, [pc, #16]	@ (80024fc <HAL_IncTick+0x24>)
 80024ea:	6013      	str	r3, [r2, #0]
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	200000c4 	.word	0x200000c4
 80024fc:	20000280 	.word	0x20000280

08002500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return uwTick;
 8002504:	4b03      	ldr	r3, [pc, #12]	@ (8002514 <HAL_GetTick+0x14>)
 8002506:	681b      	ldr	r3, [r3, #0]
}
 8002508:	4618      	mov	r0, r3
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	20000280 	.word	0x20000280

08002518 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002520:	2300      	movs	r3, #0
 8002522:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e033      	b.n	8002596 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	2b00      	cmp	r3, #0
 8002534:	d109      	bne.n	800254a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f7fe f88a 	bl	8000650 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	f003 0310 	and.w	r3, r3, #16
 8002552:	2b00      	cmp	r3, #0
 8002554:	d118      	bne.n	8002588 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800255e:	f023 0302 	bic.w	r3, r3, #2
 8002562:	f043 0202 	orr.w	r2, r3, #2
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 fb3a 	bl	8002be4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	f023 0303 	bic.w	r3, r3, #3
 800257e:	f043 0201 	orr.w	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	641a      	str	r2, [r3, #64]	@ 0x40
 8002586:	e001      	b.n	800258c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002594:	7bfb      	ldrb	r3, [r7, #15]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3710      	adds	r7, #16
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_ADC_Start_IT+0x1a>
 80025b6:	2302      	movs	r3, #2
 80025b8:	e0a1      	b.n	80026fe <HAL_ADC_Start_IT+0x15e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d018      	beq.n	8002602 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f042 0201 	orr.w	r2, r2, #1
 80025de:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025e0:	4b4a      	ldr	r3, [pc, #296]	@ (800270c <HAL_ADC_Start_IT+0x16c>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a4a      	ldr	r2, [pc, #296]	@ (8002710 <HAL_ADC_Start_IT+0x170>)
 80025e6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ea:	0c9a      	lsrs	r2, r3, #18
 80025ec:	4613      	mov	r3, r2
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025f4:	e002      	b.n	80025fc <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f9      	bne.n	80025f6 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	f003 0301 	and.w	r3, r3, #1
 800260c:	2b01      	cmp	r3, #1
 800260e:	d169      	bne.n	80026e4 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262e:	2b00      	cmp	r3, #0
 8002630:	d007      	beq.n	8002642 <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800263a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800264a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800264e:	d106      	bne.n	800265e <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	f023 0206 	bic.w	r2, r3, #6
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	645a      	str	r2, [r3, #68]	@ 0x44
 800265c:	e002      	b.n	8002664 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800266c:	4b29      	ldr	r3, [pc, #164]	@ (8002714 <HAL_ADC_Start_IT+0x174>)
 800266e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002678:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002688:	f043 0320 	orr.w	r3, r3, #32
 800268c:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 031f 	and.w	r3, r3, #31
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10f      	bne.n	80026ba <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d129      	bne.n	80026fc <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80026b6:	609a      	str	r2, [r3, #8]
 80026b8:	e020      	b.n	80026fc <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a16      	ldr	r2, [pc, #88]	@ (8002718 <HAL_ADC_Start_IT+0x178>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d11b      	bne.n	80026fc <HAL_ADC_Start_IT+0x15c>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d114      	bne.n	80026fc <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	689a      	ldr	r2, [r3, #8]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	e00b      	b.n	80026fc <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0210 	orr.w	r2, r3, #16
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f4:	f043 0201 	orr.w	r2, r3, #1
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3714      	adds	r7, #20
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	200000bc 	.word	0x200000bc
 8002710:	431bde83 	.word	0x431bde83
 8002714:	40012300 	.word	0x40012300
 8002718:	40012000 	.word	0x40012000

0800271c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	617b      	str	r3, [r7, #20]
 8002728:	2300      	movs	r3, #0
 800272a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	f003 0320 	and.w	r3, r3, #32
 800274a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d049      	beq.n	80027e6 <HAL_ADC_IRQHandler+0xca>
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d046      	beq.n	80027e6 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	f003 0310 	and.w	r3, r3, #16
 8002760:	2b00      	cmp	r3, #0
 8002762:	d105      	bne.n	8002770 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d12b      	bne.n	80027d6 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002782:	2b00      	cmp	r3, #0
 8002784:	d127      	bne.n	80027d6 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800278c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d119      	bne.n	80027d6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 0220 	bic.w	r2, r2, #32
 80027b0:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d105      	bne.n	80027d6 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ce:	f043 0201 	orr.w	r2, r3, #1
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7fd ff90 	bl	80006fc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0212 	mvn.w	r2, #18
 80027e4:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0304 	and.w	r3, r3, #4
 80027ec:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027f4:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d057      	beq.n	80028ac <HAL_ADC_IRQHandler+0x190>
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d054      	beq.n	80028ac <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	2b00      	cmp	r3, #0
 800280c:	d105      	bne.n	800281a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002812:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002824:	2b00      	cmp	r3, #0
 8002826:	d139      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800282e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002832:	2b00      	cmp	r3, #0
 8002834:	d006      	beq.n	8002844 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002840:	2b00      	cmp	r3, #0
 8002842:	d12b      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800284e:	2b00      	cmp	r3, #0
 8002850:	d124      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800285c:	2b00      	cmp	r3, #0
 800285e:	d11d      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002864:	2b00      	cmp	r3, #0
 8002866:	d119      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002876:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800288c:	2b00      	cmp	r3, #0
 800288e:	d105      	bne.n	800289c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	f043 0201 	orr.w	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 fa9d 	bl	8002ddc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f06f 020c 	mvn.w	r2, #12
 80028aa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ba:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d017      	beq.n	80028f2 <HAL_ADC_IRQHandler+0x1d6>
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d014      	beq.n	80028f2 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0301 	and.w	r3, r3, #1
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d10d      	bne.n	80028f2 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028da:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 f837 	bl	8002956 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0201 	mvn.w	r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002900:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d015      	beq.n	8002934 <HAL_ADC_IRQHandler+0x218>
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d012      	beq.n	8002934 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002912:	f043 0202 	orr.w	r2, r3, #2
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f06f 0220 	mvn.w	r2, #32
 8002922:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f820 	bl	800296a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f06f 0220 	mvn.w	r2, #32
 8002932:	601a      	str	r2, [r3, #0]
  }
}
 8002934:	bf00      	nop
 8002936:	3718      	adds	r7, #24
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr

0800296a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr
	...

08002980 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_ADC_ConfigChannel+0x1c>
 8002998:	2302      	movs	r3, #2
 800299a:	e113      	b.n	8002bc4 <HAL_ADC_ConfigChannel+0x244>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b09      	cmp	r3, #9
 80029aa:	d925      	bls.n	80029f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68d9      	ldr	r1, [r3, #12]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	461a      	mov	r2, r3
 80029ba:	4613      	mov	r3, r2
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	4413      	add	r3, r2
 80029c0:	3b1e      	subs	r3, #30
 80029c2:	2207      	movs	r2, #7
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43da      	mvns	r2, r3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	400a      	ands	r2, r1
 80029d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	68d9      	ldr	r1, [r3, #12]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	4603      	mov	r3, r0
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	4403      	add	r3, r0
 80029ea:	3b1e      	subs	r3, #30
 80029ec:	409a      	lsls	r2, r3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	60da      	str	r2, [r3, #12]
 80029f6:	e022      	b.n	8002a3e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6919      	ldr	r1, [r3, #16]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	461a      	mov	r2, r3
 8002a06:	4613      	mov	r3, r2
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4413      	add	r3, r2
 8002a0c:	2207      	movs	r2, #7
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	43da      	mvns	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	400a      	ands	r2, r1
 8002a1a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6919      	ldr	r1, [r3, #16]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	689a      	ldr	r2, [r3, #8]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	4603      	mov	r3, r0
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	4403      	add	r3, r0
 8002a34:	409a      	lsls	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	d824      	bhi.n	8002a90 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	685a      	ldr	r2, [r3, #4]
 8002a50:	4613      	mov	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4413      	add	r3, r2
 8002a56:	3b05      	subs	r3, #5
 8002a58:	221f      	movs	r2, #31
 8002a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5e:	43da      	mvns	r2, r3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	400a      	ands	r2, r1
 8002a66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	4618      	mov	r0, r3
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4413      	add	r3, r2
 8002a80:	3b05      	subs	r3, #5
 8002a82:	fa00 f203 	lsl.w	r2, r0, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a8e:	e04c      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b0c      	cmp	r3, #12
 8002a96:	d824      	bhi.n	8002ae2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	3b23      	subs	r3, #35	@ 0x23
 8002aaa:	221f      	movs	r2, #31
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	43da      	mvns	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	400a      	ands	r2, r1
 8002ab8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685a      	ldr	r2, [r3, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3b23      	subs	r3, #35	@ 0x23
 8002ad4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ae0:	e023      	b.n	8002b2a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	3b41      	subs	r3, #65	@ 0x41
 8002af4:	221f      	movs	r2, #31
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43da      	mvns	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	400a      	ands	r2, r1
 8002b02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4618      	mov	r0, r3
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	685a      	ldr	r2, [r3, #4]
 8002b16:	4613      	mov	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	3b41      	subs	r3, #65	@ 0x41
 8002b1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b2a:	4b29      	ldr	r3, [pc, #164]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x250>)
 8002b2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a28      	ldr	r2, [pc, #160]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x254>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d10f      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x1d8>
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b12      	cmp	r3, #18
 8002b3e:	d10b      	bne.n	8002b58 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x254>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d12b      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x23a>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x258>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d003      	beq.n	8002b74 <HAL_ADC_ConfigChannel+0x1f4>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b11      	cmp	r3, #17
 8002b72:	d122      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a11      	ldr	r2, [pc, #68]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x258>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d111      	bne.n	8002bba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b96:	4b11      	ldr	r3, [pc, #68]	@ (8002bdc <HAL_ADC_ConfigChannel+0x25c>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a11      	ldr	r2, [pc, #68]	@ (8002be0 <HAL_ADC_ConfigChannel+0x260>)
 8002b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba0:	0c9a      	lsrs	r2, r3, #18
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bac:	e002      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f9      	bne.n	8002bae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002bc2:	2300      	movs	r3, #0
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3714      	adds	r7, #20
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	40012300 	.word	0x40012300
 8002bd4:	40012000 	.word	0x40012000
 8002bd8:	10000012 	.word	0x10000012
 8002bdc:	200000bc 	.word	0x200000bc
 8002be0:	431bde83 	.word	0x431bde83

08002be4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002bec:	4b79      	ldr	r3, [pc, #484]	@ (8002dd4 <ADC_Init+0x1f0>)
 8002bee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	431a      	orrs	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	6859      	ldr	r1, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	021a      	lsls	r2, r3, #8
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002c3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	6859      	ldr	r1, [r3, #4]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c5e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6899      	ldr	r1, [r3, #8]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c76:	4a58      	ldr	r2, [pc, #352]	@ (8002dd8 <ADC_Init+0x1f4>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d022      	beq.n	8002cc2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	689a      	ldr	r2, [r3, #8]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c8a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6899      	ldr	r1, [r3, #8]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689a      	ldr	r2, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002cac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	6899      	ldr	r1, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	e00f      	b.n	8002ce2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cd0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ce0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689a      	ldr	r2, [r3, #8]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0202 	bic.w	r2, r2, #2
 8002cf0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6899      	ldr	r1, [r3, #8]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	7e1b      	ldrb	r3, [r3, #24]
 8002cfc:	005a      	lsls	r2, r3, #1
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01b      	beq.n	8002d48 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d1e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d2e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6859      	ldr	r1, [r3, #4]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	035a      	lsls	r2, r3, #13
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	430a      	orrs	r2, r1
 8002d44:	605a      	str	r2, [r3, #4]
 8002d46:	e007      	b.n	8002d58 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d56:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002d66:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	3b01      	subs	r3, #1
 8002d74:	051a      	lsls	r2, r3, #20
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002d8c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6899      	ldr	r1, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d9a:	025a      	lsls	r2, r3, #9
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002db2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6899      	ldr	r1, [r3, #8]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	029a      	lsls	r2, r3, #10
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	609a      	str	r2, [r3, #8]
}
 8002dc8:	bf00      	nop
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	40012300 	.word	0x40012300
 8002dd8:	0f000001 	.word	0x0f000001

08002ddc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f003 0307 	and.w	r3, r3, #7
 8002dfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e00:	4b0c      	ldr	r3, [pc, #48]	@ (8002e34 <__NVIC_SetPriorityGrouping+0x44>)
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e22:	4a04      	ldr	r2, [pc, #16]	@ (8002e34 <__NVIC_SetPriorityGrouping+0x44>)
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	60d3      	str	r3, [r2, #12]
}
 8002e28:	bf00      	nop
 8002e2a:	3714      	adds	r7, #20
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr
 8002e34:	e000ed00 	.word	0xe000ed00

08002e38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e3c:	4b04      	ldr	r3, [pc, #16]	@ (8002e50 <__NVIC_GetPriorityGrouping+0x18>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	0a1b      	lsrs	r3, r3, #8
 8002e42:	f003 0307 	and.w	r3, r3, #7
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4e:	4770      	bx	lr
 8002e50:	e000ed00 	.word	0xe000ed00

08002e54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	db0b      	blt.n	8002e7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	f003 021f 	and.w	r2, r3, #31
 8002e6c:	4907      	ldr	r1, [pc, #28]	@ (8002e8c <__NVIC_EnableIRQ+0x38>)
 8002e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e72:	095b      	lsrs	r3, r3, #5
 8002e74:	2001      	movs	r0, #1
 8002e76:	fa00 f202 	lsl.w	r2, r0, r2
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000e100 	.word	0xe000e100

08002e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	6039      	str	r1, [r7, #0]
 8002e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	db0a      	blt.n	8002eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	b2da      	uxtb	r2, r3
 8002ea8:	490c      	ldr	r1, [pc, #48]	@ (8002edc <__NVIC_SetPriority+0x4c>)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	0112      	lsls	r2, r2, #4
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	440b      	add	r3, r1
 8002eb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb8:	e00a      	b.n	8002ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	4908      	ldr	r1, [pc, #32]	@ (8002ee0 <__NVIC_SetPriority+0x50>)
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	f003 030f 	and.w	r3, r3, #15
 8002ec6:	3b04      	subs	r3, #4
 8002ec8:	0112      	lsls	r2, r2, #4
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	440b      	add	r3, r1
 8002ece:	761a      	strb	r2, [r3, #24]
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr
 8002edc:	e000e100 	.word	0xe000e100
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b089      	sub	sp, #36	@ 0x24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	f1c3 0307 	rsb	r3, r3, #7
 8002efe:	2b04      	cmp	r3, #4
 8002f00:	bf28      	it	cs
 8002f02:	2304      	movcs	r3, #4
 8002f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3304      	adds	r3, #4
 8002f0a:	2b06      	cmp	r3, #6
 8002f0c:	d902      	bls.n	8002f14 <NVIC_EncodePriority+0x30>
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	3b03      	subs	r3, #3
 8002f12:	e000      	b.n	8002f16 <NVIC_EncodePriority+0x32>
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	43da      	mvns	r2, r3
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	401a      	ands	r2, r3
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f2c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f30:	697b      	ldr	r3, [r7, #20]
 8002f32:	fa01 f303 	lsl.w	r3, r1, r3
 8002f36:	43d9      	mvns	r1, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f3c:	4313      	orrs	r3, r2
         );
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3724      	adds	r7, #36	@ 0x24
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
	...

08002f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f5c:	d301      	bcc.n	8002f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e00f      	b.n	8002f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f62:	4a0a      	ldr	r2, [pc, #40]	@ (8002f8c <SysTick_Config+0x40>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	3b01      	subs	r3, #1
 8002f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f6a:	210f      	movs	r1, #15
 8002f6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f70:	f7ff ff8e 	bl	8002e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f74:	4b05      	ldr	r3, [pc, #20]	@ (8002f8c <SysTick_Config+0x40>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f7a:	4b04      	ldr	r3, [pc, #16]	@ (8002f8c <SysTick_Config+0x40>)
 8002f7c:	2207      	movs	r2, #7
 8002f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3708      	adds	r7, #8
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	e000e010 	.word	0xe000e010

08002f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff ff29 	bl	8002df0 <__NVIC_SetPriorityGrouping>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b086      	sub	sp, #24
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	60b9      	str	r1, [r7, #8]
 8002fb0:	607a      	str	r2, [r7, #4]
 8002fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb8:	f7ff ff3e 	bl	8002e38 <__NVIC_GetPriorityGrouping>
 8002fbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	68b9      	ldr	r1, [r7, #8]
 8002fc2:	6978      	ldr	r0, [r7, #20]
 8002fc4:	f7ff ff8e 	bl	8002ee4 <NVIC_EncodePriority>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fce:	4611      	mov	r1, r2
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff ff5d 	bl	8002e90 <__NVIC_SetPriority>
}
 8002fd6:	bf00      	nop
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b082      	sub	sp, #8
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff ff31 	bl	8002e54 <__NVIC_EnableIRQ>
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b082      	sub	sp, #8
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7ff ffa2 	bl	8002f4c <SysTick_Config>
 8003008:	4603      	mov	r3, r0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003020:	f7ff fa6e 	bl	8002500 <HAL_GetTick>
 8003024:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d008      	beq.n	8003044 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2280      	movs	r2, #128	@ 0x80
 8003036:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e052      	b.n	80030ea <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0216 	bic.w	r2, r2, #22
 8003052:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003062:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003068:	2b00      	cmp	r3, #0
 800306a:	d103      	bne.n	8003074 <HAL_DMA_Abort+0x62>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0208 	bic.w	r2, r2, #8
 8003082:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f022 0201 	bic.w	r2, r2, #1
 8003092:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003094:	e013      	b.n	80030be <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003096:	f7ff fa33 	bl	8002500 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b05      	cmp	r3, #5
 80030a2:	d90c      	bls.n	80030be <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2220      	movs	r2, #32
 80030a8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2203      	movs	r2, #3
 80030ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e015      	b.n	80030ea <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1e4      	bne.n	8003096 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	223f      	movs	r2, #63	@ 0x3f
 80030d2:	409a      	lsls	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80030e8:	2300      	movs	r3, #0
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3710      	adds	r7, #16
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b083      	sub	sp, #12
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d004      	beq.n	8003110 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2280      	movs	r2, #128	@ 0x80
 800310a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e00c      	b.n	800312a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2205      	movs	r2, #5
 8003114:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003138:	b480      	push	{r7}
 800313a:	b089      	sub	sp, #36	@ 0x24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003142:	2300      	movs	r3, #0
 8003144:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003146:	2300      	movs	r3, #0
 8003148:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800314e:	2300      	movs	r3, #0
 8003150:	61fb      	str	r3, [r7, #28]
 8003152:	e159      	b.n	8003408 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003154:	2201      	movs	r2, #1
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	fa02 f303 	lsl.w	r3, r2, r3
 800315c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	4013      	ands	r3, r2
 8003166:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	697b      	ldr	r3, [r7, #20]
 800316c:	429a      	cmp	r2, r3
 800316e:	f040 8148 	bne.w	8003402 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	2b01      	cmp	r3, #1
 800317c:	d005      	beq.n	800318a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003186:	2b02      	cmp	r3, #2
 8003188:	d130      	bne.n	80031ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	2203      	movs	r2, #3
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	43db      	mvns	r3, r3
 800319c:	69ba      	ldr	r2, [r7, #24]
 800319e:	4013      	ands	r3, r2
 80031a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	69fb      	ldr	r3, [r7, #28]
 80031a8:	005b      	lsls	r3, r3, #1
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	69ba      	ldr	r2, [r7, #24]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69ba      	ldr	r2, [r7, #24]
 80031b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031c0:	2201      	movs	r2, #1
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	091b      	lsrs	r3, r3, #4
 80031d6:	f003 0201 	and.w	r2, r3, #1
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f003 0303 	and.w	r3, r3, #3
 80031f4:	2b03      	cmp	r3, #3
 80031f6:	d017      	beq.n	8003228 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	005b      	lsls	r3, r3, #1
 8003202:	2203      	movs	r2, #3
 8003204:	fa02 f303 	lsl.w	r3, r2, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	69ba      	ldr	r2, [r7, #24]
 800320c:	4013      	ands	r3, r2
 800320e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	69ba      	ldr	r2, [r7, #24]
 800321e:	4313      	orrs	r3, r2
 8003220:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d123      	bne.n	800327c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003234:	69fb      	ldr	r3, [r7, #28]
 8003236:	08da      	lsrs	r2, r3, #3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	3208      	adds	r2, #8
 800323c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003240:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	220f      	movs	r2, #15
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	43db      	mvns	r3, r3
 8003252:	69ba      	ldr	r2, [r7, #24]
 8003254:	4013      	ands	r3, r2
 8003256:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	691a      	ldr	r2, [r3, #16]
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	009b      	lsls	r3, r3, #2
 8003264:	fa02 f303 	lsl.w	r3, r2, r3
 8003268:	69ba      	ldr	r2, [r7, #24]
 800326a:	4313      	orrs	r3, r2
 800326c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	08da      	lsrs	r2, r3, #3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3208      	adds	r2, #8
 8003276:	69b9      	ldr	r1, [r7, #24]
 8003278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f003 0203 	and.w	r2, r3, #3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	f000 80a2 	beq.w	8003402 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]
 80032c2:	4b57      	ldr	r3, [pc, #348]	@ (8003420 <HAL_GPIO_Init+0x2e8>)
 80032c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032c6:	4a56      	ldr	r2, [pc, #344]	@ (8003420 <HAL_GPIO_Init+0x2e8>)
 80032c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ce:	4b54      	ldr	r3, [pc, #336]	@ (8003420 <HAL_GPIO_Init+0x2e8>)
 80032d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032d6:	60fb      	str	r3, [r7, #12]
 80032d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032da:	4a52      	ldr	r2, [pc, #328]	@ (8003424 <HAL_GPIO_Init+0x2ec>)
 80032dc:	69fb      	ldr	r3, [r7, #28]
 80032de:	089b      	lsrs	r3, r3, #2
 80032e0:	3302      	adds	r3, #2
 80032e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f003 0303 	and.w	r3, r3, #3
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	220f      	movs	r2, #15
 80032f2:	fa02 f303 	lsl.w	r3, r2, r3
 80032f6:	43db      	mvns	r3, r3
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	4013      	ands	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a49      	ldr	r2, [pc, #292]	@ (8003428 <HAL_GPIO_Init+0x2f0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d019      	beq.n	800333a <HAL_GPIO_Init+0x202>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a48      	ldr	r2, [pc, #288]	@ (800342c <HAL_GPIO_Init+0x2f4>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d013      	beq.n	8003336 <HAL_GPIO_Init+0x1fe>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a47      	ldr	r2, [pc, #284]	@ (8003430 <HAL_GPIO_Init+0x2f8>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d00d      	beq.n	8003332 <HAL_GPIO_Init+0x1fa>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a46      	ldr	r2, [pc, #280]	@ (8003434 <HAL_GPIO_Init+0x2fc>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d007      	beq.n	800332e <HAL_GPIO_Init+0x1f6>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	4a45      	ldr	r2, [pc, #276]	@ (8003438 <HAL_GPIO_Init+0x300>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d101      	bne.n	800332a <HAL_GPIO_Init+0x1f2>
 8003326:	2304      	movs	r3, #4
 8003328:	e008      	b.n	800333c <HAL_GPIO_Init+0x204>
 800332a:	2307      	movs	r3, #7
 800332c:	e006      	b.n	800333c <HAL_GPIO_Init+0x204>
 800332e:	2303      	movs	r3, #3
 8003330:	e004      	b.n	800333c <HAL_GPIO_Init+0x204>
 8003332:	2302      	movs	r3, #2
 8003334:	e002      	b.n	800333c <HAL_GPIO_Init+0x204>
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <HAL_GPIO_Init+0x204>
 800333a:	2300      	movs	r3, #0
 800333c:	69fa      	ldr	r2, [r7, #28]
 800333e:	f002 0203 	and.w	r2, r2, #3
 8003342:	0092      	lsls	r2, r2, #2
 8003344:	4093      	lsls	r3, r2
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800334c:	4935      	ldr	r1, [pc, #212]	@ (8003424 <HAL_GPIO_Init+0x2ec>)
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	089b      	lsrs	r3, r3, #2
 8003352:	3302      	adds	r3, #2
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800335a:	4b38      	ldr	r3, [pc, #224]	@ (800343c <HAL_GPIO_Init+0x304>)
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	43db      	mvns	r3, r3
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4013      	ands	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d003      	beq.n	800337e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	4313      	orrs	r3, r2
 800337c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800337e:	4a2f      	ldr	r2, [pc, #188]	@ (800343c <HAL_GPIO_Init+0x304>)
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003384:	4b2d      	ldr	r3, [pc, #180]	@ (800343c <HAL_GPIO_Init+0x304>)
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800339c:	2b00      	cmp	r3, #0
 800339e:	d003      	beq.n	80033a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033a8:	4a24      	ldr	r2, [pc, #144]	@ (800343c <HAL_GPIO_Init+0x304>)
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033ae:	4b23      	ldr	r3, [pc, #140]	@ (800343c <HAL_GPIO_Init+0x304>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	43db      	mvns	r3, r3
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	4013      	ands	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d003      	beq.n	80033d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033d2:	4a1a      	ldr	r2, [pc, #104]	@ (800343c <HAL_GPIO_Init+0x304>)
 80033d4:	69bb      	ldr	r3, [r7, #24]
 80033d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d8:	4b18      	ldr	r3, [pc, #96]	@ (800343c <HAL_GPIO_Init+0x304>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d003      	beq.n	80033fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033fc:	4a0f      	ldr	r2, [pc, #60]	@ (800343c <HAL_GPIO_Init+0x304>)
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	3301      	adds	r3, #1
 8003406:	61fb      	str	r3, [r7, #28]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	2b0f      	cmp	r3, #15
 800340c:	f67f aea2 	bls.w	8003154 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003410:	bf00      	nop
 8003412:	bf00      	nop
 8003414:	3724      	adds	r7, #36	@ 0x24
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40023800 	.word	0x40023800
 8003424:	40013800 	.word	0x40013800
 8003428:	40020000 	.word	0x40020000
 800342c:	40020400 	.word	0x40020400
 8003430:	40020800 	.word	0x40020800
 8003434:	40020c00 	.word	0x40020c00
 8003438:	40021000 	.word	0x40021000
 800343c:	40013c00 	.word	0x40013c00

08003440 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003440:	b480      	push	{r7}
 8003442:	b085      	sub	sp, #20
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	887b      	ldrh	r3, [r7, #2]
 8003452:	4013      	ands	r3, r2
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
 800345c:	e001      	b.n	8003462 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800345e:	2300      	movs	r3, #0
 8003460:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003462:	7bfb      	ldrb	r3, [r7, #15]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	460b      	mov	r3, r1
 800347a:	807b      	strh	r3, [r7, #2]
 800347c:	4613      	mov	r3, r2
 800347e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003480:	787b      	ldrb	r3, [r7, #1]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003486:	887a      	ldrh	r2, [r7, #2]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800348c:	e003      	b.n	8003496 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800348e:	887b      	ldrh	r3, [r7, #2]
 8003490:	041a      	lsls	r2, r3, #16
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	619a      	str	r2, [r3, #24]
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
	...

080034a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b082      	sub	sp, #8
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034ae:	4b08      	ldr	r3, [pc, #32]	@ (80034d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b0:	695a      	ldr	r2, [r3, #20]
 80034b2:	88fb      	ldrh	r3, [r7, #6]
 80034b4:	4013      	ands	r3, r2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ba:	4a05      	ldr	r2, [pc, #20]	@ (80034d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034bc:	88fb      	ldrh	r3, [r7, #6]
 80034be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034c0:	88fb      	ldrh	r3, [r7, #6]
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fe f89e 	bl	8001604 <HAL_GPIO_EXTI_Callback>
  }
}
 80034c8:	bf00      	nop
 80034ca:	3708      	adds	r7, #8
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40013c00 	.word	0x40013c00

080034d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e267      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d075      	beq.n	80035de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80034f2:	4b88      	ldr	r3, [pc, #544]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b04      	cmp	r3, #4
 80034fc:	d00c      	beq.n	8003518 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034fe:	4b85      	ldr	r3, [pc, #532]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003506:	2b08      	cmp	r3, #8
 8003508:	d112      	bne.n	8003530 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800350a:	4b82      	ldr	r3, [pc, #520]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003512:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003516:	d10b      	bne.n	8003530 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003518:	4b7e      	ldr	r3, [pc, #504]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d05b      	beq.n	80035dc <HAL_RCC_OscConfig+0x108>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d157      	bne.n	80035dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e242      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003538:	d106      	bne.n	8003548 <HAL_RCC_OscConfig+0x74>
 800353a:	4b76      	ldr	r3, [pc, #472]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a75      	ldr	r2, [pc, #468]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	e01d      	b.n	8003584 <HAL_RCC_OscConfig+0xb0>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003550:	d10c      	bne.n	800356c <HAL_RCC_OscConfig+0x98>
 8003552:	4b70      	ldr	r3, [pc, #448]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a6f      	ldr	r2, [pc, #444]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800355c:	6013      	str	r3, [r2, #0]
 800355e:	4b6d      	ldr	r3, [pc, #436]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a6c      	ldr	r2, [pc, #432]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003568:	6013      	str	r3, [r2, #0]
 800356a:	e00b      	b.n	8003584 <HAL_RCC_OscConfig+0xb0>
 800356c:	4b69      	ldr	r3, [pc, #420]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a68      	ldr	r2, [pc, #416]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003576:	6013      	str	r3, [r2, #0]
 8003578:	4b66      	ldr	r3, [pc, #408]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a65      	ldr	r2, [pc, #404]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 800357e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d013      	beq.n	80035b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358c:	f7fe ffb8 	bl	8002500 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003594:	f7fe ffb4 	bl	8002500 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b64      	cmp	r3, #100	@ 0x64
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e207      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035a6:	4b5b      	ldr	r3, [pc, #364]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d0f0      	beq.n	8003594 <HAL_RCC_OscConfig+0xc0>
 80035b2:	e014      	b.n	80035de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7fe ffa4 	bl	8002500 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035bc:	f7fe ffa0 	bl	8002500 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b64      	cmp	r3, #100	@ 0x64
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e1f3      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ce:	4b51      	ldr	r3, [pc, #324]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d1f0      	bne.n	80035bc <HAL_RCC_OscConfig+0xe8>
 80035da:	e000      	b.n	80035de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d063      	beq.n	80036b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f003 030c 	and.w	r3, r3, #12
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00b      	beq.n	800360e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f6:	4b47      	ldr	r3, [pc, #284]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d11c      	bne.n	800363c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003602:	4b44      	ldr	r3, [pc, #272]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d116      	bne.n	800363c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360e:	4b41      	ldr	r3, [pc, #260]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d005      	beq.n	8003626 <HAL_RCC_OscConfig+0x152>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e1c7      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003626:	4b3b      	ldr	r3, [pc, #236]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4937      	ldr	r1, [pc, #220]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003636:	4313      	orrs	r3, r2
 8003638:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800363a:	e03a      	b.n	80036b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003644:	4b34      	ldr	r3, [pc, #208]	@ (8003718 <HAL_RCC_OscConfig+0x244>)
 8003646:	2201      	movs	r2, #1
 8003648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364a:	f7fe ff59 	bl	8002500 <HAL_GetTick>
 800364e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003650:	e008      	b.n	8003664 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003652:	f7fe ff55 	bl	8002500 <HAL_GetTick>
 8003656:	4602      	mov	r2, r0
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d901      	bls.n	8003664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003660:	2303      	movs	r3, #3
 8003662:	e1a8      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003664:	4b2b      	ldr	r3, [pc, #172]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0f0      	beq.n	8003652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003670:	4b28      	ldr	r3, [pc, #160]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	00db      	lsls	r3, r3, #3
 800367e:	4925      	ldr	r1, [pc, #148]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 8003680:	4313      	orrs	r3, r2
 8003682:	600b      	str	r3, [r1, #0]
 8003684:	e015      	b.n	80036b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003686:	4b24      	ldr	r3, [pc, #144]	@ (8003718 <HAL_RCC_OscConfig+0x244>)
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800368c:	f7fe ff38 	bl	8002500 <HAL_GetTick>
 8003690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003692:	e008      	b.n	80036a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003694:	f7fe ff34 	bl	8002500 <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d901      	bls.n	80036a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e187      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1f0      	bne.n	8003694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0308 	and.w	r3, r3, #8
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d036      	beq.n	800372c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d016      	beq.n	80036f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036c6:	4b15      	ldr	r3, [pc, #84]	@ (800371c <HAL_RCC_OscConfig+0x248>)
 80036c8:	2201      	movs	r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fe ff18 	bl	8002500 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d4:	f7fe ff14 	bl	8002500 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e167      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003714 <HAL_RCC_OscConfig+0x240>)
 80036e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036ea:	f003 0302 	and.w	r3, r3, #2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0x200>
 80036f2:	e01b      	b.n	800372c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f4:	4b09      	ldr	r3, [pc, #36]	@ (800371c <HAL_RCC_OscConfig+0x248>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fa:	f7fe ff01 	bl	8002500 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003700:	e00e      	b.n	8003720 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003702:	f7fe fefd 	bl	8002500 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d907      	bls.n	8003720 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e150      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
 8003714:	40023800 	.word	0x40023800
 8003718:	42470000 	.word	0x42470000
 800371c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003720:	4b88      	ldr	r3, [pc, #544]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b00      	cmp	r3, #0
 800372a:	d1ea      	bne.n	8003702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0304 	and.w	r3, r3, #4
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 8097 	beq.w	8003868 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800373a:	2300      	movs	r3, #0
 800373c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373e:	4b81      	ldr	r3, [pc, #516]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003742:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10f      	bne.n	800376a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800374a:	2300      	movs	r3, #0
 800374c:	60bb      	str	r3, [r7, #8]
 800374e:	4b7d      	ldr	r3, [pc, #500]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	4a7c      	ldr	r2, [pc, #496]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003758:	6413      	str	r3, [r2, #64]	@ 0x40
 800375a:	4b7a      	ldr	r3, [pc, #488]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 800375c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003762:	60bb      	str	r3, [r7, #8]
 8003764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003766:	2301      	movs	r3, #1
 8003768:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800376a:	4b77      	ldr	r3, [pc, #476]	@ (8003948 <HAL_RCC_OscConfig+0x474>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003772:	2b00      	cmp	r3, #0
 8003774:	d118      	bne.n	80037a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003776:	4b74      	ldr	r3, [pc, #464]	@ (8003948 <HAL_RCC_OscConfig+0x474>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a73      	ldr	r2, [pc, #460]	@ (8003948 <HAL_RCC_OscConfig+0x474>)
 800377c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003782:	f7fe febd 	bl	8002500 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800378a:	f7fe feb9 	bl	8002500 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e10c      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379c:	4b6a      	ldr	r3, [pc, #424]	@ (8003948 <HAL_RCC_OscConfig+0x474>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d0f0      	beq.n	800378a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d106      	bne.n	80037be <HAL_RCC_OscConfig+0x2ea>
 80037b0:	4b64      	ldr	r3, [pc, #400]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b4:	4a63      	ldr	r2, [pc, #396]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80037bc:	e01c      	b.n	80037f8 <HAL_RCC_OscConfig+0x324>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d10c      	bne.n	80037e0 <HAL_RCC_OscConfig+0x30c>
 80037c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ca:	4a5e      	ldr	r2, [pc, #376]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037cc:	f043 0304 	orr.w	r3, r3, #4
 80037d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80037d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d6:	4a5b      	ldr	r2, [pc, #364]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80037de:	e00b      	b.n	80037f8 <HAL_RCC_OscConfig+0x324>
 80037e0:	4b58      	ldr	r3, [pc, #352]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e4:	4a57      	ldr	r2, [pc, #348]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037e6:	f023 0301 	bic.w	r3, r3, #1
 80037ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ec:	4b55      	ldr	r3, [pc, #340]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037f0:	4a54      	ldr	r2, [pc, #336]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80037f2:	f023 0304 	bic.w	r3, r3, #4
 80037f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d015      	beq.n	800382c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003800:	f7fe fe7e 	bl	8002500 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003806:	e00a      	b.n	800381e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003808:	f7fe fe7a 	bl	8002500 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003816:	4293      	cmp	r3, r2
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e0cb      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381e:	4b49      	ldr	r3, [pc, #292]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0ee      	beq.n	8003808 <HAL_RCC_OscConfig+0x334>
 800382a:	e014      	b.n	8003856 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382c:	f7fe fe68 	bl	8002500 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003832:	e00a      	b.n	800384a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003834:	f7fe fe64 	bl	8002500 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003842:	4293      	cmp	r3, r2
 8003844:	d901      	bls.n	800384a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e0b5      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800384a:	4b3e      	ldr	r3, [pc, #248]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 800384c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1ee      	bne.n	8003834 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003856:	7dfb      	ldrb	r3, [r7, #23]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d105      	bne.n	8003868 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800385c:	4b39      	ldr	r3, [pc, #228]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	4a38      	ldr	r2, [pc, #224]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003862:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003866:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80a1 	beq.w	80039b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003872:	4b34      	ldr	r3, [pc, #208]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f003 030c 	and.w	r3, r3, #12
 800387a:	2b08      	cmp	r3, #8
 800387c:	d05c      	beq.n	8003938 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	699b      	ldr	r3, [r3, #24]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d141      	bne.n	800390a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003886:	4b31      	ldr	r3, [pc, #196]	@ (800394c <HAL_RCC_OscConfig+0x478>)
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388c:	f7fe fe38 	bl	8002500 <HAL_GetTick>
 8003890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003894:	f7fe fe34 	bl	8002500 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e087      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a6:	4b27      	ldr	r3, [pc, #156]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d1f0      	bne.n	8003894 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	69da      	ldr	r2, [r3, #28]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a1b      	ldr	r3, [r3, #32]
 80038ba:	431a      	orrs	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c0:	019b      	lsls	r3, r3, #6
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c8:	085b      	lsrs	r3, r3, #1
 80038ca:	3b01      	subs	r3, #1
 80038cc:	041b      	lsls	r3, r3, #16
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d4:	061b      	lsls	r3, r3, #24
 80038d6:	491b      	ldr	r1, [pc, #108]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038dc:	4b1b      	ldr	r3, [pc, #108]	@ (800394c <HAL_RCC_OscConfig+0x478>)
 80038de:	2201      	movs	r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e2:	f7fe fe0d 	bl	8002500 <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ea:	f7fe fe09 	bl	8002500 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e05c      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fc:	4b11      	ldr	r3, [pc, #68]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x416>
 8003908:	e054      	b.n	80039b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390a:	4b10      	ldr	r3, [pc, #64]	@ (800394c <HAL_RCC_OscConfig+0x478>)
 800390c:	2200      	movs	r2, #0
 800390e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003910:	f7fe fdf6 	bl	8002500 <HAL_GetTick>
 8003914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003916:	e008      	b.n	800392a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003918:	f7fe fdf2 	bl	8002500 <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d901      	bls.n	800392a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	e045      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392a:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <HAL_RCC_OscConfig+0x470>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d1f0      	bne.n	8003918 <HAL_RCC_OscConfig+0x444>
 8003936:	e03d      	b.n	80039b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d107      	bne.n	8003950 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e038      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
 8003944:	40023800 	.word	0x40023800
 8003948:	40007000 	.word	0x40007000
 800394c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003950:	4b1b      	ldr	r3, [pc, #108]	@ (80039c0 <HAL_RCC_OscConfig+0x4ec>)
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d028      	beq.n	80039b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003968:	429a      	cmp	r2, r3
 800396a:	d121      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003976:	429a      	cmp	r2, r3
 8003978:	d11a      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003980:	4013      	ands	r3, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003986:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003988:	4293      	cmp	r3, r2
 800398a:	d111      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003996:	085b      	lsrs	r3, r3, #1
 8003998:	3b01      	subs	r3, #1
 800399a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800399c:	429a      	cmp	r2, r3
 800399e:	d107      	bne.n	80039b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d001      	beq.n	80039b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	40023800 	.word	0x40023800

080039c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d101      	bne.n	80039d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e0cc      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039d8:	4b68      	ldr	r3, [pc, #416]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	683a      	ldr	r2, [r7, #0]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d90c      	bls.n	8003a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039e6:	4b65      	ldr	r3, [pc, #404]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ee:	4b63      	ldr	r3, [pc, #396]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	683a      	ldr	r2, [r7, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d001      	beq.n	8003a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	e0b8      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0302 	and.w	r3, r3, #2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d020      	beq.n	8003a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d005      	beq.n	8003a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a18:	4b59      	ldr	r3, [pc, #356]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	4a58      	ldr	r2, [pc, #352]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003a22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a30:	4b53      	ldr	r3, [pc, #332]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	4a52      	ldr	r2, [pc, #328]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a3c:	4b50      	ldr	r3, [pc, #320]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	494d      	ldr	r1, [pc, #308]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d044      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d107      	bne.n	8003a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a62:	4b47      	ldr	r3, [pc, #284]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d119      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e07f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d003      	beq.n	8003a82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a7e:	2b03      	cmp	r3, #3
 8003a80:	d107      	bne.n	8003a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a82:	4b3f      	ldr	r3, [pc, #252]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d109      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	e06f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a92:	4b3b      	ldr	r3, [pc, #236]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e067      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003aa2:	4b37      	ldr	r3, [pc, #220]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f023 0203 	bic.w	r2, r3, #3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4934      	ldr	r1, [pc, #208]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ab4:	f7fe fd24 	bl	8002500 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003abc:	f7fe fd20 	bl	8002500 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e04f      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 020c 	and.w	r2, r3, #12
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	009b      	lsls	r3, r3, #2
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d1eb      	bne.n	8003abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ae4:	4b25      	ldr	r3, [pc, #148]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d20c      	bcs.n	8003b0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003af2:	4b22      	ldr	r3, [pc, #136]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003af4:	683a      	ldr	r2, [r7, #0]
 8003af6:	b2d2      	uxtb	r2, r2
 8003af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afa:	4b20      	ldr	r3, [pc, #128]	@ (8003b7c <HAL_RCC_ClockConfig+0x1b8>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e032      	b.n	8003b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d008      	beq.n	8003b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b18:	4b19      	ldr	r3, [pc, #100]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	4916      	ldr	r1, [pc, #88]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d009      	beq.n	8003b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b36:	4b12      	ldr	r3, [pc, #72]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	490e      	ldr	r1, [pc, #56]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b4a:	f000 f821 	bl	8003b90 <HAL_RCC_GetSysClockFreq>
 8003b4e:	4602      	mov	r2, r0
 8003b50:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <HAL_RCC_ClockConfig+0x1bc>)
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	091b      	lsrs	r3, r3, #4
 8003b56:	f003 030f 	and.w	r3, r3, #15
 8003b5a:	490a      	ldr	r1, [pc, #40]	@ (8003b84 <HAL_RCC_ClockConfig+0x1c0>)
 8003b5c:	5ccb      	ldrb	r3, [r1, r3]
 8003b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b62:	4a09      	ldr	r2, [pc, #36]	@ (8003b88 <HAL_RCC_ClockConfig+0x1c4>)
 8003b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003b66:	4b09      	ldr	r3, [pc, #36]	@ (8003b8c <HAL_RCC_ClockConfig+0x1c8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7fe fc84 	bl	8002478 <HAL_InitTick>

  return HAL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	40023c00 	.word	0x40023c00
 8003b80:	40023800 	.word	0x40023800
 8003b84:	08005fc4 	.word	0x08005fc4
 8003b88:	200000bc 	.word	0x200000bc
 8003b8c:	200000c0 	.word	0x200000c0

08003b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b94:	b094      	sub	sp, #80	@ 0x50
 8003b96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ba8:	4b79      	ldr	r3, [pc, #484]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 030c 	and.w	r3, r3, #12
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d00d      	beq.n	8003bd0 <HAL_RCC_GetSysClockFreq+0x40>
 8003bb4:	2b08      	cmp	r3, #8
 8003bb6:	f200 80e1 	bhi.w	8003d7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d003      	beq.n	8003bca <HAL_RCC_GetSysClockFreq+0x3a>
 8003bc2:	e0db      	b.n	8003d7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003bc4:	4b73      	ldr	r3, [pc, #460]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x204>)
 8003bc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bc8:	e0db      	b.n	8003d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003bca:	4b73      	ldr	r3, [pc, #460]	@ (8003d98 <HAL_RCC_GetSysClockFreq+0x208>)
 8003bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003bce:	e0d8      	b.n	8003d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bd0:	4b6f      	ldr	r3, [pc, #444]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bd8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bda:	4b6d      	ldr	r3, [pc, #436]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d063      	beq.n	8003cae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be6:	4b6a      	ldr	r3, [pc, #424]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	099b      	lsrs	r3, r3, #6
 8003bec:	2200      	movs	r2, #0
 8003bee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8003bfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003c02:	4622      	mov	r2, r4
 8003c04:	462b      	mov	r3, r5
 8003c06:	f04f 0000 	mov.w	r0, #0
 8003c0a:	f04f 0100 	mov.w	r1, #0
 8003c0e:	0159      	lsls	r1, r3, #5
 8003c10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c14:	0150      	lsls	r0, r2, #5
 8003c16:	4602      	mov	r2, r0
 8003c18:	460b      	mov	r3, r1
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	1a51      	subs	r1, r2, r1
 8003c1e:	6139      	str	r1, [r7, #16]
 8003c20:	4629      	mov	r1, r5
 8003c22:	eb63 0301 	sbc.w	r3, r3, r1
 8003c26:	617b      	str	r3, [r7, #20]
 8003c28:	f04f 0200 	mov.w	r2, #0
 8003c2c:	f04f 0300 	mov.w	r3, #0
 8003c30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c34:	4659      	mov	r1, fp
 8003c36:	018b      	lsls	r3, r1, #6
 8003c38:	4651      	mov	r1, sl
 8003c3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c3e:	4651      	mov	r1, sl
 8003c40:	018a      	lsls	r2, r1, #6
 8003c42:	4651      	mov	r1, sl
 8003c44:	ebb2 0801 	subs.w	r8, r2, r1
 8003c48:	4659      	mov	r1, fp
 8003c4a:	eb63 0901 	sbc.w	r9, r3, r1
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c62:	4690      	mov	r8, r2
 8003c64:	4699      	mov	r9, r3
 8003c66:	4623      	mov	r3, r4
 8003c68:	eb18 0303 	adds.w	r3, r8, r3
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	462b      	mov	r3, r5
 8003c70:	eb49 0303 	adc.w	r3, r9, r3
 8003c74:	60fb      	str	r3, [r7, #12]
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	f04f 0300 	mov.w	r3, #0
 8003c7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003c82:	4629      	mov	r1, r5
 8003c84:	024b      	lsls	r3, r1, #9
 8003c86:	4621      	mov	r1, r4
 8003c88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	024a      	lsls	r2, r1, #9
 8003c90:	4610      	mov	r0, r2
 8003c92:	4619      	mov	r1, r3
 8003c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c96:	2200      	movs	r2, #0
 8003c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ca0:	f7fc faee 	bl	8000280 <__aeabi_uldivmod>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4613      	mov	r3, r2
 8003caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cac:	e058      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cae:	4b38      	ldr	r3, [pc, #224]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	099b      	lsrs	r3, r3, #6
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	4611      	mov	r1, r2
 8003cba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003cbe:	623b      	str	r3, [r7, #32]
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003cc8:	4642      	mov	r2, r8
 8003cca:	464b      	mov	r3, r9
 8003ccc:	f04f 0000 	mov.w	r0, #0
 8003cd0:	f04f 0100 	mov.w	r1, #0
 8003cd4:	0159      	lsls	r1, r3, #5
 8003cd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003cda:	0150      	lsls	r0, r2, #5
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ce6:	4649      	mov	r1, r9
 8003ce8:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cec:	f04f 0200 	mov.w	r2, #0
 8003cf0:	f04f 0300 	mov.w	r3, #0
 8003cf4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003cf8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003cfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003d00:	ebb2 040a 	subs.w	r4, r2, sl
 8003d04:	eb63 050b 	sbc.w	r5, r3, fp
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	00eb      	lsls	r3, r5, #3
 8003d12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d16:	00e2      	lsls	r2, r4, #3
 8003d18:	4614      	mov	r4, r2
 8003d1a:	461d      	mov	r5, r3
 8003d1c:	4643      	mov	r3, r8
 8003d1e:	18e3      	adds	r3, r4, r3
 8003d20:	603b      	str	r3, [r7, #0]
 8003d22:	464b      	mov	r3, r9
 8003d24:	eb45 0303 	adc.w	r3, r5, r3
 8003d28:	607b      	str	r3, [r7, #4]
 8003d2a:	f04f 0200 	mov.w	r2, #0
 8003d2e:	f04f 0300 	mov.w	r3, #0
 8003d32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003d36:	4629      	mov	r1, r5
 8003d38:	028b      	lsls	r3, r1, #10
 8003d3a:	4621      	mov	r1, r4
 8003d3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d40:	4621      	mov	r1, r4
 8003d42:	028a      	lsls	r2, r1, #10
 8003d44:	4610      	mov	r0, r2
 8003d46:	4619      	mov	r1, r3
 8003d48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	61fa      	str	r2, [r7, #28]
 8003d50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d54:	f7fc fa94 	bl	8000280 <__aeabi_uldivmod>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003d60:	4b0b      	ldr	r3, [pc, #44]	@ (8003d90 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	0c1b      	lsrs	r3, r3, #16
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003d70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d7a:	e002      	b.n	8003d82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d7c:	4b05      	ldr	r3, [pc, #20]	@ (8003d94 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003d80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3750      	adds	r7, #80	@ 0x50
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d8e:	bf00      	nop
 8003d90:	40023800 	.word	0x40023800
 8003d94:	00f42400 	.word	0x00f42400
 8003d98:	007a1200 	.word	0x007a1200

08003d9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003da0:	4b03      	ldr	r3, [pc, #12]	@ (8003db0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003da2:	681b      	ldr	r3, [r3, #0]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	200000bc 	.word	0x200000bc

08003db4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003db8:	f7ff fff0 	bl	8003d9c <HAL_RCC_GetHCLKFreq>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	4b05      	ldr	r3, [pc, #20]	@ (8003dd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	0a9b      	lsrs	r3, r3, #10
 8003dc4:	f003 0307 	and.w	r3, r3, #7
 8003dc8:	4903      	ldr	r1, [pc, #12]	@ (8003dd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dca:	5ccb      	ldrb	r3, [r1, r3]
 8003dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40023800 	.word	0x40023800
 8003dd8:	08005fd4 	.word	0x08005fd4

08003ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003de0:	f7ff ffdc 	bl	8003d9c <HAL_RCC_GetHCLKFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	4b05      	ldr	r3, [pc, #20]	@ (8003dfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	0b5b      	lsrs	r3, r3, #13
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	4903      	ldr	r1, [pc, #12]	@ (8003e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003df2:	5ccb      	ldrb	r3, [r1, r3]
 8003df4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40023800 	.word	0x40023800
 8003e00:	08005fd4 	.word	0x08005fd4

08003e04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e042      	b.n	8003e9c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d106      	bne.n	8003e30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f7fe fa4c 	bl	80022c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2224      	movs	r2, #36	@ 0x24
 8003e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fe09 	bl	8004a60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	691a      	ldr	r2, [r3, #16]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68da      	ldr	r2, [r3, #12]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2220      	movs	r2, #32
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b08a      	sub	sp, #40	@ 0x28
 8003ea8:	af02      	add	r7, sp, #8
 8003eaa:	60f8      	str	r0, [r7, #12]
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	603b      	str	r3, [r7, #0]
 8003eb0:	4613      	mov	r3, r2
 8003eb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	2b20      	cmp	r3, #32
 8003ec2:	d175      	bne.n	8003fb0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d002      	beq.n	8003ed0 <HAL_UART_Transmit+0x2c>
 8003eca:	88fb      	ldrh	r3, [r7, #6]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d101      	bne.n	8003ed4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e06e      	b.n	8003fb2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2221      	movs	r2, #33	@ 0x21
 8003ede:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ee2:	f7fe fb0d 	bl	8002500 <HAL_GetTick>
 8003ee6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	88fa      	ldrh	r2, [r7, #6]
 8003eec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	88fa      	ldrh	r2, [r7, #6]
 8003ef2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003efc:	d108      	bne.n	8003f10 <HAL_UART_Transmit+0x6c>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d104      	bne.n	8003f10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f06:	2300      	movs	r3, #0
 8003f08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	61bb      	str	r3, [r7, #24]
 8003f0e:	e003      	b.n	8003f18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f18:	e02e      	b.n	8003f78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2200      	movs	r2, #0
 8003f22:	2180      	movs	r1, #128	@ 0x80
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 fb6d 	bl	8004604 <UART_WaitOnFlagUntilTimeout>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d005      	beq.n	8003f3c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2220      	movs	r2, #32
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e03a      	b.n	8003fb2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10b      	bne.n	8003f5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	461a      	mov	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	3302      	adds	r3, #2
 8003f56:	61bb      	str	r3, [r7, #24]
 8003f58:	e007      	b.n	8003f6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	781a      	ldrb	r2, [r3, #0]
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	3301      	adds	r3, #1
 8003f68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f6e:	b29b      	uxth	r3, r3
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1cb      	bne.n	8003f1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2140      	movs	r1, #64	@ 0x40
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 fb39 	bl	8004604 <UART_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d005      	beq.n	8003fa4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003fa0:	2303      	movs	r3, #3
 8003fa2:	e006      	b.n	8003fb2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e000      	b.n	8003fb2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003fb0:	2302      	movs	r3, #2
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3720      	adds	r7, #32
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b085      	sub	sp, #20
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	2b20      	cmp	r3, #32
 8003fd2:	d121      	bne.n	8004018 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d002      	beq.n	8003fe0 <HAL_UART_Transmit_IT+0x26>
 8003fda:	88fb      	ldrh	r3, [r7, #6]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d101      	bne.n	8003fe4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e01a      	b.n	800401a <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	88fa      	ldrh	r2, [r7, #6]
 8003fee:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	88fa      	ldrh	r2, [r7, #6]
 8003ff4:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2221      	movs	r2, #33	@ 0x21
 8004000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004012:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	e000      	b.n	800401a <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004018:	2302      	movs	r3, #2
  }
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr

08004026 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b084      	sub	sp, #16
 800402a:	af00      	add	r7, sp, #0
 800402c:	60f8      	str	r0, [r7, #12]
 800402e:	60b9      	str	r1, [r7, #8]
 8004030:	4613      	mov	r3, r2
 8004032:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b20      	cmp	r3, #32
 800403e:	d112      	bne.n	8004066 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <HAL_UART_Receive_IT+0x26>
 8004046:	88fb      	ldrh	r3, [r7, #6]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d101      	bne.n	8004050 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e00b      	b.n	8004068 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004056:	88fb      	ldrh	r3, [r7, #6]
 8004058:	461a      	mov	r2, r3
 800405a:	68b9      	ldr	r1, [r7, #8]
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f000 fb2a 	bl	80046b6 <UART_Start_Receive_IT>
 8004062:	4603      	mov	r3, r0
 8004064:	e000      	b.n	8004068 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004066:	2302      	movs	r3, #2
  }
}
 8004068:	4618      	mov	r0, r3
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}

08004070 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b0ba      	sub	sp, #232	@ 0xe8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004096:	2300      	movs	r3, #0
 8004098:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800409c:	2300      	movs	r3, #0
 800409e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10f      	bne.n	80040d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ba:	f003 0320 	and.w	r3, r3, #32
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d009      	beq.n	80040d6 <HAL_UART_IRQHandler+0x66>
 80040c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040c6:	f003 0320 	and.w	r3, r3, #32
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fc07 	bl	80048e2 <UART_Receive_IT>
      return;
 80040d4:	e273      	b.n	80045be <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80040d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f000 80de 	beq.w	800429c <HAL_UART_IRQHandler+0x22c>
 80040e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d106      	bne.n	80040fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 80d1 	beq.w	800429c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00b      	beq.n	800411e <HAL_UART_IRQHandler+0xae>
 8004106:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800410a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d005      	beq.n	800411e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004116:	f043 0201 	orr.w	r2, r3, #1
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800411e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004122:	f003 0304 	and.w	r3, r3, #4
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00b      	beq.n	8004142 <HAL_UART_IRQHandler+0xd2>
 800412a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d005      	beq.n	8004142 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413a:	f043 0202 	orr.w	r2, r3, #2
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004146:	f003 0302 	and.w	r3, r3, #2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d00b      	beq.n	8004166 <HAL_UART_IRQHandler+0xf6>
 800414e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d005      	beq.n	8004166 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800415e:	f043 0204 	orr.w	r2, r3, #4
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d011      	beq.n	8004196 <HAL_UART_IRQHandler+0x126>
 8004172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004176:	f003 0320 	and.w	r3, r3, #32
 800417a:	2b00      	cmp	r3, #0
 800417c:	d105      	bne.n	800418a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800417e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	f043 0208 	orr.w	r2, r3, #8
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419a:	2b00      	cmp	r3, #0
 800419c:	f000 820a 	beq.w	80045b4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a4:	f003 0320 	and.w	r3, r3, #32
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d008      	beq.n	80041be <HAL_UART_IRQHandler+0x14e>
 80041ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041b0:	f003 0320 	and.w	r3, r3, #32
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d002      	beq.n	80041be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fb92 	bl	80048e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c8:	2b40      	cmp	r3, #64	@ 0x40
 80041ca:	bf0c      	ite	eq
 80041cc:	2301      	moveq	r3, #1
 80041ce:	2300      	movne	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <HAL_UART_IRQHandler+0x17a>
 80041e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d04f      	beq.n	800428a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fa9d 	bl	800472a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041fa:	2b40      	cmp	r3, #64	@ 0x40
 80041fc:	d141      	bne.n	8004282 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	3314      	adds	r3, #20
 8004204:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004208:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004214:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004218:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800421c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	3314      	adds	r3, #20
 8004226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800422a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800422e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004232:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004236:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800423a:	e841 2300 	strex	r3, r2, [r1]
 800423e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004242:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1d9      	bne.n	80041fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424e:	2b00      	cmp	r3, #0
 8004250:	d013      	beq.n	800427a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004256:	4a8a      	ldr	r2, [pc, #552]	@ (8004480 <HAL_UART_IRQHandler+0x410>)
 8004258:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425e:	4618      	mov	r0, r3
 8004260:	f7fe ff47 	bl	80030f2 <HAL_DMA_Abort_IT>
 8004264:	4603      	mov	r3, r0
 8004266:	2b00      	cmp	r3, #0
 8004268:	d016      	beq.n	8004298 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004274:	4610      	mov	r0, r2
 8004276:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004278:	e00e      	b.n	8004298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800427a:	6878      	ldr	r0, [r7, #4]
 800427c:	f000 f9ac 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004280:	e00a      	b.n	8004298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f9a8 	bl	80045d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004288:	e006      	b.n	8004298 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f9a4 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004296:	e18d      	b.n	80045b4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004298:	bf00      	nop
    return;
 800429a:	e18b      	b.n	80045b4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	f040 8167 	bne.w	8004574 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 8160 	beq.w	8004574 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80042b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 8159 	beq.w	8004574 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042c2:	2300      	movs	r3, #0
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	60bb      	str	r3, [r7, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	60bb      	str	r3, [r7, #8]
 80042d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042e2:	2b40      	cmp	r3, #64	@ 0x40
 80042e4:	f040 80ce 	bne.w	8004484 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f000 80a9 	beq.w	8004450 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004306:	429a      	cmp	r2, r3
 8004308:	f080 80a2 	bcs.w	8004450 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004312:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004318:	69db      	ldr	r3, [r3, #28]
 800431a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800431e:	f000 8088 	beq.w	8004432 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	330c      	adds	r3, #12
 8004328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800432c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004330:	e853 3f00 	ldrex	r3, [r3]
 8004334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800433c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	330c      	adds	r3, #12
 800434a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800434e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004352:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004356:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800435a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800435e:	e841 2300 	strex	r3, r2, [r1]
 8004362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1d9      	bne.n	8004322 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	3314      	adds	r3, #20
 8004374:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004378:	e853 3f00 	ldrex	r3, [r3]
 800437c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800437e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004380:	f023 0301 	bic.w	r3, r3, #1
 8004384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3314      	adds	r3, #20
 800438e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004392:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004396:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004398:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800439a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800439e:	e841 2300 	strex	r3, r2, [r1]
 80043a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1e1      	bne.n	800436e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	3314      	adds	r3, #20
 80043b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043b4:	e853 3f00 	ldrex	r3, [r3]
 80043b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	3314      	adds	r3, #20
 80043ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80043d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043d6:	e841 2300 	strex	r3, r2, [r1]
 80043da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1e3      	bne.n	80043aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	330c      	adds	r3, #12
 80043f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043fa:	e853 3f00 	ldrex	r3, [r3]
 80043fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004400:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004402:	f023 0310 	bic.w	r3, r3, #16
 8004406:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	330c      	adds	r3, #12
 8004410:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004414:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004416:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004418:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800441a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800441c:	e841 2300 	strex	r3, r2, [r1]
 8004420:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004422:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1e3      	bne.n	80043f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442c:	4618      	mov	r0, r3
 800442e:	f7fe fdf0 	bl	8003012 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2202      	movs	r2, #2
 8004436:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004440:	b29b      	uxth	r3, r3
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	b29b      	uxth	r3, r3
 8004446:	4619      	mov	r1, r3
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	f000 f8cf 	bl	80045ec <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800444e:	e0b3      	b.n	80045b8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004454:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004458:	429a      	cmp	r2, r3
 800445a:	f040 80ad 	bne.w	80045b8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004468:	f040 80a6 	bne.w	80045b8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f8b7 	bl	80045ec <HAL_UARTEx_RxEventCallback>
      return;
 800447e:	e09b      	b.n	80045b8 <HAL_UART_IRQHandler+0x548>
 8004480:	080047f1 	.word	0x080047f1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800448c:	b29b      	uxth	r3, r3
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	f000 808e 	beq.w	80045bc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80044a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 8089 	beq.w	80045bc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	330c      	adds	r3, #12
 80044b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b4:	e853 3f00 	ldrex	r3, [r3]
 80044b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	330c      	adds	r3, #12
 80044ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80044d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044d6:	e841 2300 	strex	r3, r2, [r1]
 80044da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1e3      	bne.n	80044aa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	3314      	adds	r3, #20
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	e853 3f00 	ldrex	r3, [r3]
 80044f0:	623b      	str	r3, [r7, #32]
   return(result);
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f023 0301 	bic.w	r3, r3, #1
 80044f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	3314      	adds	r3, #20
 8004502:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004506:	633a      	str	r2, [r7, #48]	@ 0x30
 8004508:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800450c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800450e:	e841 2300 	strex	r3, r2, [r1]
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e3      	bne.n	80044e2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2220      	movs	r2, #32
 800451e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	330c      	adds	r3, #12
 800452e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	e853 3f00 	ldrex	r3, [r3]
 8004536:	60fb      	str	r3, [r7, #12]
   return(result);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f023 0310 	bic.w	r3, r3, #16
 800453e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	330c      	adds	r3, #12
 8004548:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800454c:	61fa      	str	r2, [r7, #28]
 800454e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004550:	69b9      	ldr	r1, [r7, #24]
 8004552:	69fa      	ldr	r2, [r7, #28]
 8004554:	e841 2300 	strex	r3, r2, [r1]
 8004558:	617b      	str	r3, [r7, #20]
   return(result);
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1e3      	bne.n	8004528 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2202      	movs	r2, #2
 8004564:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004566:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800456a:	4619      	mov	r1, r3
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f83d 	bl	80045ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004572:	e023      	b.n	80045bc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800457c:	2b00      	cmp	r3, #0
 800457e:	d009      	beq.n	8004594 <HAL_UART_IRQHandler+0x524>
 8004580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f940 	bl	8004812 <UART_Transmit_IT>
    return;
 8004592:	e014      	b.n	80045be <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800459c:	2b00      	cmp	r3, #0
 800459e:	d00e      	beq.n	80045be <HAL_UART_IRQHandler+0x54e>
 80045a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d008      	beq.n	80045be <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80045ac:	6878      	ldr	r0, [r7, #4]
 80045ae:	f000 f980 	bl	80048b2 <UART_EndTransmit_IT>
    return;
 80045b2:	e004      	b.n	80045be <HAL_UART_IRQHandler+0x54e>
    return;
 80045b4:	bf00      	nop
 80045b6:	e002      	b.n	80045be <HAL_UART_IRQHandler+0x54e>
      return;
 80045b8:	bf00      	nop
 80045ba:	e000      	b.n	80045be <HAL_UART_IRQHandler+0x54e>
      return;
 80045bc:	bf00      	nop
  }
}
 80045be:	37e8      	adds	r7, #232	@ 0xe8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	460b      	mov	r3, r1
 80045f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	603b      	str	r3, [r7, #0]
 8004610:	4613      	mov	r3, r2
 8004612:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004614:	e03b      	b.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004616:	6a3b      	ldr	r3, [r7, #32]
 8004618:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800461c:	d037      	beq.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800461e:	f7fd ff6f 	bl	8002500 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	6a3a      	ldr	r2, [r7, #32]
 800462a:	429a      	cmp	r2, r3
 800462c:	d302      	bcc.n	8004634 <UART_WaitOnFlagUntilTimeout+0x30>
 800462e:	6a3b      	ldr	r3, [r7, #32]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e03a      	b.n	80046ae <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f003 0304 	and.w	r3, r3, #4
 8004642:	2b00      	cmp	r3, #0
 8004644:	d023      	beq.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	2b80      	cmp	r3, #128	@ 0x80
 800464a:	d020      	beq.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b40      	cmp	r3, #64	@ 0x40
 8004650:	d01d      	beq.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b08      	cmp	r3, #8
 800465e:	d116      	bne.n	800468e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004660:	2300      	movs	r3, #0
 8004662:	617b      	str	r3, [r7, #20]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	617b      	str	r3, [r7, #20]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	617b      	str	r3, [r7, #20]
 8004674:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f857 	bl	800472a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2208      	movs	r2, #8
 8004680:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e00f      	b.n	80046ae <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	4013      	ands	r3, r2
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	429a      	cmp	r2, r3
 800469c:	bf0c      	ite	eq
 800469e:	2301      	moveq	r3, #1
 80046a0:	2300      	movne	r3, #0
 80046a2:	b2db      	uxtb	r3, r3
 80046a4:	461a      	mov	r2, r3
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d0b4      	beq.n	8004616 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b085      	sub	sp, #20
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	60f8      	str	r0, [r7, #12]
 80046be:	60b9      	str	r1, [r7, #8]
 80046c0:	4613      	mov	r3, r2
 80046c2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	68ba      	ldr	r2, [r7, #8]
 80046c8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	88fa      	ldrh	r2, [r7, #6]
 80046ce:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	88fa      	ldrh	r2, [r7, #6]
 80046d4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2222      	movs	r2, #34	@ 0x22
 80046e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68da      	ldr	r2, [r3, #12]
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046fa:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695a      	ldr	r2, [r3, #20]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0220 	orr.w	r2, r2, #32
 800471a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr

0800472a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800472a:	b480      	push	{r7}
 800472c:	b095      	sub	sp, #84	@ 0x54
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	330c      	adds	r3, #12
 8004738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800473a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	330c      	adds	r3, #12
 8004750:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004752:	643a      	str	r2, [r7, #64]	@ 0x40
 8004754:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800475a:	e841 2300 	strex	r3, r2, [r1]
 800475e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004762:	2b00      	cmp	r3, #0
 8004764:	d1e5      	bne.n	8004732 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3314      	adds	r3, #20
 800476c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476e:	6a3b      	ldr	r3, [r7, #32]
 8004770:	e853 3f00 	ldrex	r3, [r3]
 8004774:	61fb      	str	r3, [r7, #28]
   return(result);
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3314      	adds	r3, #20
 8004784:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800478c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800478e:	e841 2300 	strex	r3, r2, [r1]
 8004792:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1e5      	bne.n	8004766 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d119      	bne.n	80047d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	330c      	adds	r3, #12
 80047a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	e853 3f00 	ldrex	r3, [r3]
 80047b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	f023 0310 	bic.w	r3, r3, #16
 80047b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047c2:	61ba      	str	r2, [r7, #24]
 80047c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047c6:	6979      	ldr	r1, [r7, #20]
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	e841 2300 	strex	r3, r2, [r1]
 80047ce:	613b      	str	r3, [r7, #16]
   return(result);
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1e5      	bne.n	80047a2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047e4:	bf00      	nop
 80047e6:	3754      	adds	r7, #84	@ 0x54
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2200      	movs	r2, #0
 8004802:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f7ff fee7 	bl	80045d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800480a:	bf00      	nop
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004812:	b480      	push	{r7}
 8004814:	b085      	sub	sp, #20
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b21      	cmp	r3, #33	@ 0x21
 8004824:	d13e      	bne.n	80048a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482e:	d114      	bne.n	800485a <UART_Transmit_IT+0x48>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d110      	bne.n	800485a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a1b      	ldr	r3, [r3, #32]
 800483c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	881b      	ldrh	r3, [r3, #0]
 8004842:	461a      	mov	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800484c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a1b      	ldr	r3, [r3, #32]
 8004852:	1c9a      	adds	r2, r3, #2
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	621a      	str	r2, [r3, #32]
 8004858:	e008      	b.n	800486c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	1c59      	adds	r1, r3, #1
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6211      	str	r1, [r2, #32]
 8004864:	781a      	ldrb	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29b      	uxth	r3, r3
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4619      	mov	r1, r3
 800487a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10f      	bne.n	80048a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68da      	ldr	r2, [r3, #12]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800488e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800489e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048a0:	2300      	movs	r3, #0
 80048a2:	e000      	b.n	80048a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048a4:	2302      	movs	r3, #2
  }
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr

080048b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68da      	ldr	r2, [r3, #12]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2220      	movs	r2, #32
 80048ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7ff fe76 	bl	80045c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3708      	adds	r7, #8
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b08c      	sub	sp, #48	@ 0x30
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80048ee:	2300      	movs	r3, #0
 80048f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b22      	cmp	r3, #34	@ 0x22
 80048fc:	f040 80aa 	bne.w	8004a54 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004908:	d115      	bne.n	8004936 <UART_Receive_IT+0x54>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d111      	bne.n	8004936 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004916:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	b29b      	uxth	r3, r3
 8004920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004924:	b29a      	uxth	r2, r3
 8004926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004928:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800492e:	1c9a      	adds	r2, r3, #2
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	629a      	str	r2, [r3, #40]	@ 0x28
 8004934:	e024      	b.n	8004980 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800493a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004944:	d007      	beq.n	8004956 <UART_Receive_IT+0x74>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <UART_Receive_IT+0x82>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d106      	bne.n	8004964 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	b2da      	uxtb	r2, r3
 800495e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004960:	701a      	strb	r2, [r3, #0]
 8004962:	e008      	b.n	8004976 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	b2db      	uxtb	r3, r3
 800496c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004970:	b2da      	uxtb	r2, r3
 8004972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004974:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29b      	uxth	r3, r3
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	4619      	mov	r1, r3
 800498e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004990:	2b00      	cmp	r3, #0
 8004992:	d15d      	bne.n	8004a50 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f022 0220 	bic.w	r2, r2, #32
 80049a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695a      	ldr	r2, [r3, #20]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0201 	bic.w	r2, r2, #1
 80049c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d135      	bne.n	8004a46 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330c      	adds	r3, #12
 80049e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	e853 3f00 	ldrex	r3, [r3]
 80049ee:	613b      	str	r3, [r7, #16]
   return(result);
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f023 0310 	bic.w	r3, r3, #16
 80049f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	330c      	adds	r3, #12
 80049fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a00:	623a      	str	r2, [r7, #32]
 8004a02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a04:	69f9      	ldr	r1, [r7, #28]
 8004a06:	6a3a      	ldr	r2, [r7, #32]
 8004a08:	e841 2300 	strex	r3, r2, [r1]
 8004a0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d1e5      	bne.n	80049e0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0310 	and.w	r3, r3, #16
 8004a1e:	2b10      	cmp	r3, #16
 8004a20:	d10a      	bne.n	8004a38 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a22:	2300      	movs	r3, #0
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	60fb      	str	r3, [r7, #12]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff fdd4 	bl	80045ec <HAL_UARTEx_RxEventCallback>
 8004a44:	e002      	b.n	8004a4c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7fc fdea 	bl	8001620 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e002      	b.n	8004a56 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	e000      	b.n	8004a56 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a54:	2302      	movs	r3, #2
  }
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3730      	adds	r7, #48	@ 0x30
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
	...

08004a60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a64:	b0c0      	sub	sp, #256	@ 0x100
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7c:	68d9      	ldr	r1, [r3, #12]
 8004a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	ea40 0301 	orr.w	r3, r0, r1
 8004a88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	431a      	orrs	r2, r3
 8004a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ab8:	f021 010c 	bic.w	r1, r1, #12
 8004abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ada:	6999      	ldr	r1, [r3, #24]
 8004adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	ea40 0301 	orr.w	r3, r0, r1
 8004ae6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4b8f      	ldr	r3, [pc, #572]	@ (8004d2c <UART_SetConfig+0x2cc>)
 8004af0:	429a      	cmp	r2, r3
 8004af2:	d005      	beq.n	8004b00 <UART_SetConfig+0xa0>
 8004af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4b8d      	ldr	r3, [pc, #564]	@ (8004d30 <UART_SetConfig+0x2d0>)
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d104      	bne.n	8004b0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b00:	f7ff f96c 	bl	8003ddc <HAL_RCC_GetPCLK2Freq>
 8004b04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b08:	e003      	b.n	8004b12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b0a:	f7ff f953 	bl	8003db4 <HAL_RCC_GetPCLK1Freq>
 8004b0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b16:	69db      	ldr	r3, [r3, #28]
 8004b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1c:	f040 810c 	bne.w	8004d38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b24:	2200      	movs	r2, #0
 8004b26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b32:	4622      	mov	r2, r4
 8004b34:	462b      	mov	r3, r5
 8004b36:	1891      	adds	r1, r2, r2
 8004b38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b3a:	415b      	adcs	r3, r3
 8004b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b42:	4621      	mov	r1, r4
 8004b44:	eb12 0801 	adds.w	r8, r2, r1
 8004b48:	4629      	mov	r1, r5
 8004b4a:	eb43 0901 	adc.w	r9, r3, r1
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b62:	4690      	mov	r8, r2
 8004b64:	4699      	mov	r9, r3
 8004b66:	4623      	mov	r3, r4
 8004b68:	eb18 0303 	adds.w	r3, r8, r3
 8004b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b70:	462b      	mov	r3, r5
 8004b72:	eb49 0303 	adc.w	r3, r9, r3
 8004b76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b8e:	460b      	mov	r3, r1
 8004b90:	18db      	adds	r3, r3, r3
 8004b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b94:	4613      	mov	r3, r2
 8004b96:	eb42 0303 	adc.w	r3, r2, r3
 8004b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ba0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ba4:	f7fb fb6c 	bl	8000280 <__aeabi_uldivmod>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	460b      	mov	r3, r1
 8004bac:	4b61      	ldr	r3, [pc, #388]	@ (8004d34 <UART_SetConfig+0x2d4>)
 8004bae:	fba3 2302 	umull	r2, r3, r3, r2
 8004bb2:	095b      	lsrs	r3, r3, #5
 8004bb4:	011c      	lsls	r4, r3, #4
 8004bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bc0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bc8:	4642      	mov	r2, r8
 8004bca:	464b      	mov	r3, r9
 8004bcc:	1891      	adds	r1, r2, r2
 8004bce:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004bd0:	415b      	adcs	r3, r3
 8004bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004bd8:	4641      	mov	r1, r8
 8004bda:	eb12 0a01 	adds.w	sl, r2, r1
 8004bde:	4649      	mov	r1, r9
 8004be0:	eb43 0b01 	adc.w	fp, r3, r1
 8004be4:	f04f 0200 	mov.w	r2, #0
 8004be8:	f04f 0300 	mov.w	r3, #0
 8004bec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004bf0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bf8:	4692      	mov	sl, r2
 8004bfa:	469b      	mov	fp, r3
 8004bfc:	4643      	mov	r3, r8
 8004bfe:	eb1a 0303 	adds.w	r3, sl, r3
 8004c02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c06:	464b      	mov	r3, r9
 8004c08:	eb4b 0303 	adc.w	r3, fp, r3
 8004c0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c24:	460b      	mov	r3, r1
 8004c26:	18db      	adds	r3, r3, r3
 8004c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	eb42 0303 	adc.w	r3, r2, r3
 8004c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c3a:	f7fb fb21 	bl	8000280 <__aeabi_uldivmod>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	460b      	mov	r3, r1
 8004c42:	4611      	mov	r1, r2
 8004c44:	4b3b      	ldr	r3, [pc, #236]	@ (8004d34 <UART_SetConfig+0x2d4>)
 8004c46:	fba3 2301 	umull	r2, r3, r3, r1
 8004c4a:	095b      	lsrs	r3, r3, #5
 8004c4c:	2264      	movs	r2, #100	@ 0x64
 8004c4e:	fb02 f303 	mul.w	r3, r2, r3
 8004c52:	1acb      	subs	r3, r1, r3
 8004c54:	00db      	lsls	r3, r3, #3
 8004c56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c5a:	4b36      	ldr	r3, [pc, #216]	@ (8004d34 <UART_SetConfig+0x2d4>)
 8004c5c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c60:	095b      	lsrs	r3, r3, #5
 8004c62:	005b      	lsls	r3, r3, #1
 8004c64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c68:	441c      	add	r4, r3
 8004c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c7c:	4642      	mov	r2, r8
 8004c7e:	464b      	mov	r3, r9
 8004c80:	1891      	adds	r1, r2, r2
 8004c82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c84:	415b      	adcs	r3, r3
 8004c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c8c:	4641      	mov	r1, r8
 8004c8e:	1851      	adds	r1, r2, r1
 8004c90:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c92:	4649      	mov	r1, r9
 8004c94:	414b      	adcs	r3, r1
 8004c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	f04f 0300 	mov.w	r3, #0
 8004ca0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ca4:	4659      	mov	r1, fp
 8004ca6:	00cb      	lsls	r3, r1, #3
 8004ca8:	4651      	mov	r1, sl
 8004caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cae:	4651      	mov	r1, sl
 8004cb0:	00ca      	lsls	r2, r1, #3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	4642      	mov	r2, r8
 8004cba:	189b      	adds	r3, r3, r2
 8004cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cc0:	464b      	mov	r3, r9
 8004cc2:	460a      	mov	r2, r1
 8004cc4:	eb42 0303 	adc.w	r3, r2, r3
 8004cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004cd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004cdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	18db      	adds	r3, r3, r3
 8004ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	eb42 0303 	adc.w	r3, r2, r3
 8004cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cf2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004cf6:	f7fb fac3 	bl	8000280 <__aeabi_uldivmod>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8004d34 <UART_SetConfig+0x2d4>)
 8004d00:	fba3 1302 	umull	r1, r3, r3, r2
 8004d04:	095b      	lsrs	r3, r3, #5
 8004d06:	2164      	movs	r1, #100	@ 0x64
 8004d08:	fb01 f303 	mul.w	r3, r1, r3
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	3332      	adds	r3, #50	@ 0x32
 8004d12:	4a08      	ldr	r2, [pc, #32]	@ (8004d34 <UART_SetConfig+0x2d4>)
 8004d14:	fba2 2303 	umull	r2, r3, r2, r3
 8004d18:	095b      	lsrs	r3, r3, #5
 8004d1a:	f003 0207 	and.w	r2, r3, #7
 8004d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4422      	add	r2, r4
 8004d26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d28:	e106      	b.n	8004f38 <UART_SetConfig+0x4d8>
 8004d2a:	bf00      	nop
 8004d2c:	40011000 	.word	0x40011000
 8004d30:	40011400 	.word	0x40011400
 8004d34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d4a:	4642      	mov	r2, r8
 8004d4c:	464b      	mov	r3, r9
 8004d4e:	1891      	adds	r1, r2, r2
 8004d50:	6239      	str	r1, [r7, #32]
 8004d52:	415b      	adcs	r3, r3
 8004d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d5a:	4641      	mov	r1, r8
 8004d5c:	1854      	adds	r4, r2, r1
 8004d5e:	4649      	mov	r1, r9
 8004d60:	eb43 0501 	adc.w	r5, r3, r1
 8004d64:	f04f 0200 	mov.w	r2, #0
 8004d68:	f04f 0300 	mov.w	r3, #0
 8004d6c:	00eb      	lsls	r3, r5, #3
 8004d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d72:	00e2      	lsls	r2, r4, #3
 8004d74:	4614      	mov	r4, r2
 8004d76:	461d      	mov	r5, r3
 8004d78:	4643      	mov	r3, r8
 8004d7a:	18e3      	adds	r3, r4, r3
 8004d7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d80:	464b      	mov	r3, r9
 8004d82:	eb45 0303 	adc.w	r3, r5, r3
 8004d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	f04f 0300 	mov.w	r3, #0
 8004da2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004da6:	4629      	mov	r1, r5
 8004da8:	008b      	lsls	r3, r1, #2
 8004daa:	4621      	mov	r1, r4
 8004dac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004db0:	4621      	mov	r1, r4
 8004db2:	008a      	lsls	r2, r1, #2
 8004db4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004db8:	f7fb fa62 	bl	8000280 <__aeabi_uldivmod>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4b60      	ldr	r3, [pc, #384]	@ (8004f44 <UART_SetConfig+0x4e4>)
 8004dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8004dc6:	095b      	lsrs	r3, r3, #5
 8004dc8:	011c      	lsls	r4, r3, #4
 8004dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004dd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004dd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004ddc:	4642      	mov	r2, r8
 8004dde:	464b      	mov	r3, r9
 8004de0:	1891      	adds	r1, r2, r2
 8004de2:	61b9      	str	r1, [r7, #24]
 8004de4:	415b      	adcs	r3, r3
 8004de6:	61fb      	str	r3, [r7, #28]
 8004de8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004dec:	4641      	mov	r1, r8
 8004dee:	1851      	adds	r1, r2, r1
 8004df0:	6139      	str	r1, [r7, #16]
 8004df2:	4649      	mov	r1, r9
 8004df4:	414b      	adcs	r3, r1
 8004df6:	617b      	str	r3, [r7, #20]
 8004df8:	f04f 0200 	mov.w	r2, #0
 8004dfc:	f04f 0300 	mov.w	r3, #0
 8004e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e04:	4659      	mov	r1, fp
 8004e06:	00cb      	lsls	r3, r1, #3
 8004e08:	4651      	mov	r1, sl
 8004e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e0e:	4651      	mov	r1, sl
 8004e10:	00ca      	lsls	r2, r1, #3
 8004e12:	4610      	mov	r0, r2
 8004e14:	4619      	mov	r1, r3
 8004e16:	4603      	mov	r3, r0
 8004e18:	4642      	mov	r2, r8
 8004e1a:	189b      	adds	r3, r3, r2
 8004e1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e20:	464b      	mov	r3, r9
 8004e22:	460a      	mov	r2, r1
 8004e24:	eb42 0303 	adc.w	r3, r2, r3
 8004e28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e38:	f04f 0200 	mov.w	r2, #0
 8004e3c:	f04f 0300 	mov.w	r3, #0
 8004e40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e44:	4649      	mov	r1, r9
 8004e46:	008b      	lsls	r3, r1, #2
 8004e48:	4641      	mov	r1, r8
 8004e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e4e:	4641      	mov	r1, r8
 8004e50:	008a      	lsls	r2, r1, #2
 8004e52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e56:	f7fb fa13 	bl	8000280 <__aeabi_uldivmod>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4611      	mov	r1, r2
 8004e60:	4b38      	ldr	r3, [pc, #224]	@ (8004f44 <UART_SetConfig+0x4e4>)
 8004e62:	fba3 2301 	umull	r2, r3, r3, r1
 8004e66:	095b      	lsrs	r3, r3, #5
 8004e68:	2264      	movs	r2, #100	@ 0x64
 8004e6a:	fb02 f303 	mul.w	r3, r2, r3
 8004e6e:	1acb      	subs	r3, r1, r3
 8004e70:	011b      	lsls	r3, r3, #4
 8004e72:	3332      	adds	r3, #50	@ 0x32
 8004e74:	4a33      	ldr	r2, [pc, #204]	@ (8004f44 <UART_SetConfig+0x4e4>)
 8004e76:	fba2 2303 	umull	r2, r3, r2, r3
 8004e7a:	095b      	lsrs	r3, r3, #5
 8004e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e80:	441c      	add	r4, r3
 8004e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e86:	2200      	movs	r2, #0
 8004e88:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e90:	4642      	mov	r2, r8
 8004e92:	464b      	mov	r3, r9
 8004e94:	1891      	adds	r1, r2, r2
 8004e96:	60b9      	str	r1, [r7, #8]
 8004e98:	415b      	adcs	r3, r3
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ea0:	4641      	mov	r1, r8
 8004ea2:	1851      	adds	r1, r2, r1
 8004ea4:	6039      	str	r1, [r7, #0]
 8004ea6:	4649      	mov	r1, r9
 8004ea8:	414b      	adcs	r3, r1
 8004eaa:	607b      	str	r3, [r7, #4]
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	f04f 0300 	mov.w	r3, #0
 8004eb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004eb8:	4659      	mov	r1, fp
 8004eba:	00cb      	lsls	r3, r1, #3
 8004ebc:	4651      	mov	r1, sl
 8004ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ec2:	4651      	mov	r1, sl
 8004ec4:	00ca      	lsls	r2, r1, #3
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	4619      	mov	r1, r3
 8004eca:	4603      	mov	r3, r0
 8004ecc:	4642      	mov	r2, r8
 8004ece:	189b      	adds	r3, r3, r2
 8004ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ed2:	464b      	mov	r3, r9
 8004ed4:	460a      	mov	r2, r1
 8004ed6:	eb42 0303 	adc.w	r3, r2, r3
 8004eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ee6:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	f04f 0300 	mov.w	r3, #0
 8004ef0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	008b      	lsls	r3, r1, #2
 8004ef8:	4641      	mov	r1, r8
 8004efa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004efe:	4641      	mov	r1, r8
 8004f00:	008a      	lsls	r2, r1, #2
 8004f02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f06:	f7fb f9bb 	bl	8000280 <__aeabi_uldivmod>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f44 <UART_SetConfig+0x4e4>)
 8004f10:	fba3 1302 	umull	r1, r3, r3, r2
 8004f14:	095b      	lsrs	r3, r3, #5
 8004f16:	2164      	movs	r1, #100	@ 0x64
 8004f18:	fb01 f303 	mul.w	r3, r1, r3
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	011b      	lsls	r3, r3, #4
 8004f20:	3332      	adds	r3, #50	@ 0x32
 8004f22:	4a08      	ldr	r2, [pc, #32]	@ (8004f44 <UART_SetConfig+0x4e4>)
 8004f24:	fba2 2303 	umull	r2, r3, r2, r3
 8004f28:	095b      	lsrs	r3, r3, #5
 8004f2a:	f003 020f 	and.w	r2, r3, #15
 8004f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4422      	add	r2, r4
 8004f36:	609a      	str	r2, [r3, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f44:	51eb851f 	.word	0x51eb851f

08004f48 <std>:
 8004f48:	2300      	movs	r3, #0
 8004f4a:	b510      	push	{r4, lr}
 8004f4c:	4604      	mov	r4, r0
 8004f4e:	e9c0 3300 	strd	r3, r3, [r0]
 8004f52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f56:	6083      	str	r3, [r0, #8]
 8004f58:	8181      	strh	r1, [r0, #12]
 8004f5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f5c:	81c2      	strh	r2, [r0, #14]
 8004f5e:	6183      	str	r3, [r0, #24]
 8004f60:	4619      	mov	r1, r3
 8004f62:	2208      	movs	r2, #8
 8004f64:	305c      	adds	r0, #92	@ 0x5c
 8004f66:	f000 f9f9 	bl	800535c <memset>
 8004f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <std+0x58>)
 8004f6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <std+0x5c>)
 8004f70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f72:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa8 <std+0x60>)
 8004f74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f76:	4b0d      	ldr	r3, [pc, #52]	@ (8004fac <std+0x64>)
 8004f78:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb0 <std+0x68>)
 8004f7c:	6224      	str	r4, [r4, #32]
 8004f7e:	429c      	cmp	r4, r3
 8004f80:	d006      	beq.n	8004f90 <std+0x48>
 8004f82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004f86:	4294      	cmp	r4, r2
 8004f88:	d002      	beq.n	8004f90 <std+0x48>
 8004f8a:	33d0      	adds	r3, #208	@ 0xd0
 8004f8c:	429c      	cmp	r4, r3
 8004f8e:	d105      	bne.n	8004f9c <std+0x54>
 8004f90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f98:	f000 ba58 	b.w	800544c <__retarget_lock_init_recursive>
 8004f9c:	bd10      	pop	{r4, pc}
 8004f9e:	bf00      	nop
 8004fa0:	080051ad 	.word	0x080051ad
 8004fa4:	080051cf 	.word	0x080051cf
 8004fa8:	08005207 	.word	0x08005207
 8004fac:	0800522b 	.word	0x0800522b
 8004fb0:	20000284 	.word	0x20000284

08004fb4 <stdio_exit_handler>:
 8004fb4:	4a02      	ldr	r2, [pc, #8]	@ (8004fc0 <stdio_exit_handler+0xc>)
 8004fb6:	4903      	ldr	r1, [pc, #12]	@ (8004fc4 <stdio_exit_handler+0x10>)
 8004fb8:	4803      	ldr	r0, [pc, #12]	@ (8004fc8 <stdio_exit_handler+0x14>)
 8004fba:	f000 b869 	b.w	8005090 <_fwalk_sglue>
 8004fbe:	bf00      	nop
 8004fc0:	200000c8 	.word	0x200000c8
 8004fc4:	08005ce9 	.word	0x08005ce9
 8004fc8:	200000d8 	.word	0x200000d8

08004fcc <cleanup_stdio>:
 8004fcc:	6841      	ldr	r1, [r0, #4]
 8004fce:	4b0c      	ldr	r3, [pc, #48]	@ (8005000 <cleanup_stdio+0x34>)
 8004fd0:	4299      	cmp	r1, r3
 8004fd2:	b510      	push	{r4, lr}
 8004fd4:	4604      	mov	r4, r0
 8004fd6:	d001      	beq.n	8004fdc <cleanup_stdio+0x10>
 8004fd8:	f000 fe86 	bl	8005ce8 <_fflush_r>
 8004fdc:	68a1      	ldr	r1, [r4, #8]
 8004fde:	4b09      	ldr	r3, [pc, #36]	@ (8005004 <cleanup_stdio+0x38>)
 8004fe0:	4299      	cmp	r1, r3
 8004fe2:	d002      	beq.n	8004fea <cleanup_stdio+0x1e>
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	f000 fe7f 	bl	8005ce8 <_fflush_r>
 8004fea:	68e1      	ldr	r1, [r4, #12]
 8004fec:	4b06      	ldr	r3, [pc, #24]	@ (8005008 <cleanup_stdio+0x3c>)
 8004fee:	4299      	cmp	r1, r3
 8004ff0:	d004      	beq.n	8004ffc <cleanup_stdio+0x30>
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ff8:	f000 be76 	b.w	8005ce8 <_fflush_r>
 8004ffc:	bd10      	pop	{r4, pc}
 8004ffe:	bf00      	nop
 8005000:	20000284 	.word	0x20000284
 8005004:	200002ec 	.word	0x200002ec
 8005008:	20000354 	.word	0x20000354

0800500c <global_stdio_init.part.0>:
 800500c:	b510      	push	{r4, lr}
 800500e:	4b0b      	ldr	r3, [pc, #44]	@ (800503c <global_stdio_init.part.0+0x30>)
 8005010:	4c0b      	ldr	r4, [pc, #44]	@ (8005040 <global_stdio_init.part.0+0x34>)
 8005012:	4a0c      	ldr	r2, [pc, #48]	@ (8005044 <global_stdio_init.part.0+0x38>)
 8005014:	601a      	str	r2, [r3, #0]
 8005016:	4620      	mov	r0, r4
 8005018:	2200      	movs	r2, #0
 800501a:	2104      	movs	r1, #4
 800501c:	f7ff ff94 	bl	8004f48 <std>
 8005020:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005024:	2201      	movs	r2, #1
 8005026:	2109      	movs	r1, #9
 8005028:	f7ff ff8e 	bl	8004f48 <std>
 800502c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005030:	2202      	movs	r2, #2
 8005032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005036:	2112      	movs	r1, #18
 8005038:	f7ff bf86 	b.w	8004f48 <std>
 800503c:	200003bc 	.word	0x200003bc
 8005040:	20000284 	.word	0x20000284
 8005044:	08004fb5 	.word	0x08004fb5

08005048 <__sfp_lock_acquire>:
 8005048:	4801      	ldr	r0, [pc, #4]	@ (8005050 <__sfp_lock_acquire+0x8>)
 800504a:	f000 ba00 	b.w	800544e <__retarget_lock_acquire_recursive>
 800504e:	bf00      	nop
 8005050:	200003c5 	.word	0x200003c5

08005054 <__sfp_lock_release>:
 8005054:	4801      	ldr	r0, [pc, #4]	@ (800505c <__sfp_lock_release+0x8>)
 8005056:	f000 b9fb 	b.w	8005450 <__retarget_lock_release_recursive>
 800505a:	bf00      	nop
 800505c:	200003c5 	.word	0x200003c5

08005060 <__sinit>:
 8005060:	b510      	push	{r4, lr}
 8005062:	4604      	mov	r4, r0
 8005064:	f7ff fff0 	bl	8005048 <__sfp_lock_acquire>
 8005068:	6a23      	ldr	r3, [r4, #32]
 800506a:	b11b      	cbz	r3, 8005074 <__sinit+0x14>
 800506c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005070:	f7ff bff0 	b.w	8005054 <__sfp_lock_release>
 8005074:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <__sinit+0x28>)
 8005076:	6223      	str	r3, [r4, #32]
 8005078:	4b04      	ldr	r3, [pc, #16]	@ (800508c <__sinit+0x2c>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1f5      	bne.n	800506c <__sinit+0xc>
 8005080:	f7ff ffc4 	bl	800500c <global_stdio_init.part.0>
 8005084:	e7f2      	b.n	800506c <__sinit+0xc>
 8005086:	bf00      	nop
 8005088:	08004fcd 	.word	0x08004fcd
 800508c:	200003bc 	.word	0x200003bc

08005090 <_fwalk_sglue>:
 8005090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005094:	4607      	mov	r7, r0
 8005096:	4688      	mov	r8, r1
 8005098:	4614      	mov	r4, r2
 800509a:	2600      	movs	r6, #0
 800509c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050a0:	f1b9 0901 	subs.w	r9, r9, #1
 80050a4:	d505      	bpl.n	80050b2 <_fwalk_sglue+0x22>
 80050a6:	6824      	ldr	r4, [r4, #0]
 80050a8:	2c00      	cmp	r4, #0
 80050aa:	d1f7      	bne.n	800509c <_fwalk_sglue+0xc>
 80050ac:	4630      	mov	r0, r6
 80050ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050b2:	89ab      	ldrh	r3, [r5, #12]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d907      	bls.n	80050c8 <_fwalk_sglue+0x38>
 80050b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050bc:	3301      	adds	r3, #1
 80050be:	d003      	beq.n	80050c8 <_fwalk_sglue+0x38>
 80050c0:	4629      	mov	r1, r5
 80050c2:	4638      	mov	r0, r7
 80050c4:	47c0      	blx	r8
 80050c6:	4306      	orrs	r6, r0
 80050c8:	3568      	adds	r5, #104	@ 0x68
 80050ca:	e7e9      	b.n	80050a0 <_fwalk_sglue+0x10>

080050cc <iprintf>:
 80050cc:	b40f      	push	{r0, r1, r2, r3}
 80050ce:	b507      	push	{r0, r1, r2, lr}
 80050d0:	4906      	ldr	r1, [pc, #24]	@ (80050ec <iprintf+0x20>)
 80050d2:	ab04      	add	r3, sp, #16
 80050d4:	6808      	ldr	r0, [r1, #0]
 80050d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80050da:	6881      	ldr	r1, [r0, #8]
 80050dc:	9301      	str	r3, [sp, #4]
 80050de:	f000 fadb 	bl	8005698 <_vfiprintf_r>
 80050e2:	b003      	add	sp, #12
 80050e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80050e8:	b004      	add	sp, #16
 80050ea:	4770      	bx	lr
 80050ec:	200000d4 	.word	0x200000d4

080050f0 <_puts_r>:
 80050f0:	6a03      	ldr	r3, [r0, #32]
 80050f2:	b570      	push	{r4, r5, r6, lr}
 80050f4:	6884      	ldr	r4, [r0, #8]
 80050f6:	4605      	mov	r5, r0
 80050f8:	460e      	mov	r6, r1
 80050fa:	b90b      	cbnz	r3, 8005100 <_puts_r+0x10>
 80050fc:	f7ff ffb0 	bl	8005060 <__sinit>
 8005100:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005102:	07db      	lsls	r3, r3, #31
 8005104:	d405      	bmi.n	8005112 <_puts_r+0x22>
 8005106:	89a3      	ldrh	r3, [r4, #12]
 8005108:	0598      	lsls	r0, r3, #22
 800510a:	d402      	bmi.n	8005112 <_puts_r+0x22>
 800510c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800510e:	f000 f99e 	bl	800544e <__retarget_lock_acquire_recursive>
 8005112:	89a3      	ldrh	r3, [r4, #12]
 8005114:	0719      	lsls	r1, r3, #28
 8005116:	d502      	bpl.n	800511e <_puts_r+0x2e>
 8005118:	6923      	ldr	r3, [r4, #16]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d135      	bne.n	800518a <_puts_r+0x9a>
 800511e:	4621      	mov	r1, r4
 8005120:	4628      	mov	r0, r5
 8005122:	f000 f8c5 	bl	80052b0 <__swsetup_r>
 8005126:	b380      	cbz	r0, 800518a <_puts_r+0x9a>
 8005128:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800512c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800512e:	07da      	lsls	r2, r3, #31
 8005130:	d405      	bmi.n	800513e <_puts_r+0x4e>
 8005132:	89a3      	ldrh	r3, [r4, #12]
 8005134:	059b      	lsls	r3, r3, #22
 8005136:	d402      	bmi.n	800513e <_puts_r+0x4e>
 8005138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800513a:	f000 f989 	bl	8005450 <__retarget_lock_release_recursive>
 800513e:	4628      	mov	r0, r5
 8005140:	bd70      	pop	{r4, r5, r6, pc}
 8005142:	2b00      	cmp	r3, #0
 8005144:	da04      	bge.n	8005150 <_puts_r+0x60>
 8005146:	69a2      	ldr	r2, [r4, #24]
 8005148:	429a      	cmp	r2, r3
 800514a:	dc17      	bgt.n	800517c <_puts_r+0x8c>
 800514c:	290a      	cmp	r1, #10
 800514e:	d015      	beq.n	800517c <_puts_r+0x8c>
 8005150:	6823      	ldr	r3, [r4, #0]
 8005152:	1c5a      	adds	r2, r3, #1
 8005154:	6022      	str	r2, [r4, #0]
 8005156:	7019      	strb	r1, [r3, #0]
 8005158:	68a3      	ldr	r3, [r4, #8]
 800515a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800515e:	3b01      	subs	r3, #1
 8005160:	60a3      	str	r3, [r4, #8]
 8005162:	2900      	cmp	r1, #0
 8005164:	d1ed      	bne.n	8005142 <_puts_r+0x52>
 8005166:	2b00      	cmp	r3, #0
 8005168:	da11      	bge.n	800518e <_puts_r+0x9e>
 800516a:	4622      	mov	r2, r4
 800516c:	210a      	movs	r1, #10
 800516e:	4628      	mov	r0, r5
 8005170:	f000 f85f 	bl	8005232 <__swbuf_r>
 8005174:	3001      	adds	r0, #1
 8005176:	d0d7      	beq.n	8005128 <_puts_r+0x38>
 8005178:	250a      	movs	r5, #10
 800517a:	e7d7      	b.n	800512c <_puts_r+0x3c>
 800517c:	4622      	mov	r2, r4
 800517e:	4628      	mov	r0, r5
 8005180:	f000 f857 	bl	8005232 <__swbuf_r>
 8005184:	3001      	adds	r0, #1
 8005186:	d1e7      	bne.n	8005158 <_puts_r+0x68>
 8005188:	e7ce      	b.n	8005128 <_puts_r+0x38>
 800518a:	3e01      	subs	r6, #1
 800518c:	e7e4      	b.n	8005158 <_puts_r+0x68>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	1c5a      	adds	r2, r3, #1
 8005192:	6022      	str	r2, [r4, #0]
 8005194:	220a      	movs	r2, #10
 8005196:	701a      	strb	r2, [r3, #0]
 8005198:	e7ee      	b.n	8005178 <_puts_r+0x88>
	...

0800519c <puts>:
 800519c:	4b02      	ldr	r3, [pc, #8]	@ (80051a8 <puts+0xc>)
 800519e:	4601      	mov	r1, r0
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	f7ff bfa5 	b.w	80050f0 <_puts_r>
 80051a6:	bf00      	nop
 80051a8:	200000d4 	.word	0x200000d4

080051ac <__sread>:
 80051ac:	b510      	push	{r4, lr}
 80051ae:	460c      	mov	r4, r1
 80051b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051b4:	f000 f8fc 	bl	80053b0 <_read_r>
 80051b8:	2800      	cmp	r0, #0
 80051ba:	bfab      	itete	ge
 80051bc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051be:	89a3      	ldrhlt	r3, [r4, #12]
 80051c0:	181b      	addge	r3, r3, r0
 80051c2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051c6:	bfac      	ite	ge
 80051c8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051ca:	81a3      	strhlt	r3, [r4, #12]
 80051cc:	bd10      	pop	{r4, pc}

080051ce <__swrite>:
 80051ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051d2:	461f      	mov	r7, r3
 80051d4:	898b      	ldrh	r3, [r1, #12]
 80051d6:	05db      	lsls	r3, r3, #23
 80051d8:	4605      	mov	r5, r0
 80051da:	460c      	mov	r4, r1
 80051dc:	4616      	mov	r6, r2
 80051de:	d505      	bpl.n	80051ec <__swrite+0x1e>
 80051e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051e4:	2302      	movs	r3, #2
 80051e6:	2200      	movs	r2, #0
 80051e8:	f000 f8d0 	bl	800538c <_lseek_r>
 80051ec:	89a3      	ldrh	r3, [r4, #12]
 80051ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80051f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80051f6:	81a3      	strh	r3, [r4, #12]
 80051f8:	4632      	mov	r2, r6
 80051fa:	463b      	mov	r3, r7
 80051fc:	4628      	mov	r0, r5
 80051fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005202:	f000 b8e7 	b.w	80053d4 <_write_r>

08005206 <__sseek>:
 8005206:	b510      	push	{r4, lr}
 8005208:	460c      	mov	r4, r1
 800520a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800520e:	f000 f8bd 	bl	800538c <_lseek_r>
 8005212:	1c43      	adds	r3, r0, #1
 8005214:	89a3      	ldrh	r3, [r4, #12]
 8005216:	bf15      	itete	ne
 8005218:	6560      	strne	r0, [r4, #84]	@ 0x54
 800521a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800521e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005222:	81a3      	strheq	r3, [r4, #12]
 8005224:	bf18      	it	ne
 8005226:	81a3      	strhne	r3, [r4, #12]
 8005228:	bd10      	pop	{r4, pc}

0800522a <__sclose>:
 800522a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800522e:	f000 b89d 	b.w	800536c <_close_r>

08005232 <__swbuf_r>:
 8005232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005234:	460e      	mov	r6, r1
 8005236:	4614      	mov	r4, r2
 8005238:	4605      	mov	r5, r0
 800523a:	b118      	cbz	r0, 8005244 <__swbuf_r+0x12>
 800523c:	6a03      	ldr	r3, [r0, #32]
 800523e:	b90b      	cbnz	r3, 8005244 <__swbuf_r+0x12>
 8005240:	f7ff ff0e 	bl	8005060 <__sinit>
 8005244:	69a3      	ldr	r3, [r4, #24]
 8005246:	60a3      	str	r3, [r4, #8]
 8005248:	89a3      	ldrh	r3, [r4, #12]
 800524a:	071a      	lsls	r2, r3, #28
 800524c:	d501      	bpl.n	8005252 <__swbuf_r+0x20>
 800524e:	6923      	ldr	r3, [r4, #16]
 8005250:	b943      	cbnz	r3, 8005264 <__swbuf_r+0x32>
 8005252:	4621      	mov	r1, r4
 8005254:	4628      	mov	r0, r5
 8005256:	f000 f82b 	bl	80052b0 <__swsetup_r>
 800525a:	b118      	cbz	r0, 8005264 <__swbuf_r+0x32>
 800525c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005260:	4638      	mov	r0, r7
 8005262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	6922      	ldr	r2, [r4, #16]
 8005268:	1a98      	subs	r0, r3, r2
 800526a:	6963      	ldr	r3, [r4, #20]
 800526c:	b2f6      	uxtb	r6, r6
 800526e:	4283      	cmp	r3, r0
 8005270:	4637      	mov	r7, r6
 8005272:	dc05      	bgt.n	8005280 <__swbuf_r+0x4e>
 8005274:	4621      	mov	r1, r4
 8005276:	4628      	mov	r0, r5
 8005278:	f000 fd36 	bl	8005ce8 <_fflush_r>
 800527c:	2800      	cmp	r0, #0
 800527e:	d1ed      	bne.n	800525c <__swbuf_r+0x2a>
 8005280:	68a3      	ldr	r3, [r4, #8]
 8005282:	3b01      	subs	r3, #1
 8005284:	60a3      	str	r3, [r4, #8]
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	1c5a      	adds	r2, r3, #1
 800528a:	6022      	str	r2, [r4, #0]
 800528c:	701e      	strb	r6, [r3, #0]
 800528e:	6962      	ldr	r2, [r4, #20]
 8005290:	1c43      	adds	r3, r0, #1
 8005292:	429a      	cmp	r2, r3
 8005294:	d004      	beq.n	80052a0 <__swbuf_r+0x6e>
 8005296:	89a3      	ldrh	r3, [r4, #12]
 8005298:	07db      	lsls	r3, r3, #31
 800529a:	d5e1      	bpl.n	8005260 <__swbuf_r+0x2e>
 800529c:	2e0a      	cmp	r6, #10
 800529e:	d1df      	bne.n	8005260 <__swbuf_r+0x2e>
 80052a0:	4621      	mov	r1, r4
 80052a2:	4628      	mov	r0, r5
 80052a4:	f000 fd20 	bl	8005ce8 <_fflush_r>
 80052a8:	2800      	cmp	r0, #0
 80052aa:	d0d9      	beq.n	8005260 <__swbuf_r+0x2e>
 80052ac:	e7d6      	b.n	800525c <__swbuf_r+0x2a>
	...

080052b0 <__swsetup_r>:
 80052b0:	b538      	push	{r3, r4, r5, lr}
 80052b2:	4b29      	ldr	r3, [pc, #164]	@ (8005358 <__swsetup_r+0xa8>)
 80052b4:	4605      	mov	r5, r0
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	460c      	mov	r4, r1
 80052ba:	b118      	cbz	r0, 80052c4 <__swsetup_r+0x14>
 80052bc:	6a03      	ldr	r3, [r0, #32]
 80052be:	b90b      	cbnz	r3, 80052c4 <__swsetup_r+0x14>
 80052c0:	f7ff fece 	bl	8005060 <__sinit>
 80052c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052c8:	0719      	lsls	r1, r3, #28
 80052ca:	d422      	bmi.n	8005312 <__swsetup_r+0x62>
 80052cc:	06da      	lsls	r2, r3, #27
 80052ce:	d407      	bmi.n	80052e0 <__swsetup_r+0x30>
 80052d0:	2209      	movs	r2, #9
 80052d2:	602a      	str	r2, [r5, #0]
 80052d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052d8:	81a3      	strh	r3, [r4, #12]
 80052da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052de:	e033      	b.n	8005348 <__swsetup_r+0x98>
 80052e0:	0758      	lsls	r0, r3, #29
 80052e2:	d512      	bpl.n	800530a <__swsetup_r+0x5a>
 80052e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80052e6:	b141      	cbz	r1, 80052fa <__swsetup_r+0x4a>
 80052e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80052ec:	4299      	cmp	r1, r3
 80052ee:	d002      	beq.n	80052f6 <__swsetup_r+0x46>
 80052f0:	4628      	mov	r0, r5
 80052f2:	f000 f8af 	bl	8005454 <_free_r>
 80052f6:	2300      	movs	r3, #0
 80052f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80052fa:	89a3      	ldrh	r3, [r4, #12]
 80052fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005300:	81a3      	strh	r3, [r4, #12]
 8005302:	2300      	movs	r3, #0
 8005304:	6063      	str	r3, [r4, #4]
 8005306:	6923      	ldr	r3, [r4, #16]
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	89a3      	ldrh	r3, [r4, #12]
 800530c:	f043 0308 	orr.w	r3, r3, #8
 8005310:	81a3      	strh	r3, [r4, #12]
 8005312:	6923      	ldr	r3, [r4, #16]
 8005314:	b94b      	cbnz	r3, 800532a <__swsetup_r+0x7a>
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800531c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005320:	d003      	beq.n	800532a <__swsetup_r+0x7a>
 8005322:	4621      	mov	r1, r4
 8005324:	4628      	mov	r0, r5
 8005326:	f000 fd2d 	bl	8005d84 <__smakebuf_r>
 800532a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800532e:	f013 0201 	ands.w	r2, r3, #1
 8005332:	d00a      	beq.n	800534a <__swsetup_r+0x9a>
 8005334:	2200      	movs	r2, #0
 8005336:	60a2      	str	r2, [r4, #8]
 8005338:	6962      	ldr	r2, [r4, #20]
 800533a:	4252      	negs	r2, r2
 800533c:	61a2      	str	r2, [r4, #24]
 800533e:	6922      	ldr	r2, [r4, #16]
 8005340:	b942      	cbnz	r2, 8005354 <__swsetup_r+0xa4>
 8005342:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005346:	d1c5      	bne.n	80052d4 <__swsetup_r+0x24>
 8005348:	bd38      	pop	{r3, r4, r5, pc}
 800534a:	0799      	lsls	r1, r3, #30
 800534c:	bf58      	it	pl
 800534e:	6962      	ldrpl	r2, [r4, #20]
 8005350:	60a2      	str	r2, [r4, #8]
 8005352:	e7f4      	b.n	800533e <__swsetup_r+0x8e>
 8005354:	2000      	movs	r0, #0
 8005356:	e7f7      	b.n	8005348 <__swsetup_r+0x98>
 8005358:	200000d4 	.word	0x200000d4

0800535c <memset>:
 800535c:	4402      	add	r2, r0
 800535e:	4603      	mov	r3, r0
 8005360:	4293      	cmp	r3, r2
 8005362:	d100      	bne.n	8005366 <memset+0xa>
 8005364:	4770      	bx	lr
 8005366:	f803 1b01 	strb.w	r1, [r3], #1
 800536a:	e7f9      	b.n	8005360 <memset+0x4>

0800536c <_close_r>:
 800536c:	b538      	push	{r3, r4, r5, lr}
 800536e:	4d06      	ldr	r5, [pc, #24]	@ (8005388 <_close_r+0x1c>)
 8005370:	2300      	movs	r3, #0
 8005372:	4604      	mov	r4, r0
 8005374:	4608      	mov	r0, r1
 8005376:	602b      	str	r3, [r5, #0]
 8005378:	f7fc fed5 	bl	8002126 <_close>
 800537c:	1c43      	adds	r3, r0, #1
 800537e:	d102      	bne.n	8005386 <_close_r+0x1a>
 8005380:	682b      	ldr	r3, [r5, #0]
 8005382:	b103      	cbz	r3, 8005386 <_close_r+0x1a>
 8005384:	6023      	str	r3, [r4, #0]
 8005386:	bd38      	pop	{r3, r4, r5, pc}
 8005388:	200003c0 	.word	0x200003c0

0800538c <_lseek_r>:
 800538c:	b538      	push	{r3, r4, r5, lr}
 800538e:	4d07      	ldr	r5, [pc, #28]	@ (80053ac <_lseek_r+0x20>)
 8005390:	4604      	mov	r4, r0
 8005392:	4608      	mov	r0, r1
 8005394:	4611      	mov	r1, r2
 8005396:	2200      	movs	r2, #0
 8005398:	602a      	str	r2, [r5, #0]
 800539a:	461a      	mov	r2, r3
 800539c:	f7fc feea 	bl	8002174 <_lseek>
 80053a0:	1c43      	adds	r3, r0, #1
 80053a2:	d102      	bne.n	80053aa <_lseek_r+0x1e>
 80053a4:	682b      	ldr	r3, [r5, #0]
 80053a6:	b103      	cbz	r3, 80053aa <_lseek_r+0x1e>
 80053a8:	6023      	str	r3, [r4, #0]
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	200003c0 	.word	0x200003c0

080053b0 <_read_r>:
 80053b0:	b538      	push	{r3, r4, r5, lr}
 80053b2:	4d07      	ldr	r5, [pc, #28]	@ (80053d0 <_read_r+0x20>)
 80053b4:	4604      	mov	r4, r0
 80053b6:	4608      	mov	r0, r1
 80053b8:	4611      	mov	r1, r2
 80053ba:	2200      	movs	r2, #0
 80053bc:	602a      	str	r2, [r5, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	f7fc fe94 	bl	80020ec <_read>
 80053c4:	1c43      	adds	r3, r0, #1
 80053c6:	d102      	bne.n	80053ce <_read_r+0x1e>
 80053c8:	682b      	ldr	r3, [r5, #0]
 80053ca:	b103      	cbz	r3, 80053ce <_read_r+0x1e>
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	200003c0 	.word	0x200003c0

080053d4 <_write_r>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	4d07      	ldr	r5, [pc, #28]	@ (80053f4 <_write_r+0x20>)
 80053d8:	4604      	mov	r4, r0
 80053da:	4608      	mov	r0, r1
 80053dc:	4611      	mov	r1, r2
 80053de:	2200      	movs	r2, #0
 80053e0:	602a      	str	r2, [r5, #0]
 80053e2:	461a      	mov	r2, r3
 80053e4:	f7fc f950 	bl	8001688 <_write>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d102      	bne.n	80053f2 <_write_r+0x1e>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	b103      	cbz	r3, 80053f2 <_write_r+0x1e>
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	bd38      	pop	{r3, r4, r5, pc}
 80053f4:	200003c0 	.word	0x200003c0

080053f8 <__errno>:
 80053f8:	4b01      	ldr	r3, [pc, #4]	@ (8005400 <__errno+0x8>)
 80053fa:	6818      	ldr	r0, [r3, #0]
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	200000d4 	.word	0x200000d4

08005404 <__libc_init_array>:
 8005404:	b570      	push	{r4, r5, r6, lr}
 8005406:	4d0d      	ldr	r5, [pc, #52]	@ (800543c <__libc_init_array+0x38>)
 8005408:	4c0d      	ldr	r4, [pc, #52]	@ (8005440 <__libc_init_array+0x3c>)
 800540a:	1b64      	subs	r4, r4, r5
 800540c:	10a4      	asrs	r4, r4, #2
 800540e:	2600      	movs	r6, #0
 8005410:	42a6      	cmp	r6, r4
 8005412:	d109      	bne.n	8005428 <__libc_init_array+0x24>
 8005414:	4d0b      	ldr	r5, [pc, #44]	@ (8005444 <__libc_init_array+0x40>)
 8005416:	4c0c      	ldr	r4, [pc, #48]	@ (8005448 <__libc_init_array+0x44>)
 8005418:	f000 fd22 	bl	8005e60 <_init>
 800541c:	1b64      	subs	r4, r4, r5
 800541e:	10a4      	asrs	r4, r4, #2
 8005420:	2600      	movs	r6, #0
 8005422:	42a6      	cmp	r6, r4
 8005424:	d105      	bne.n	8005432 <__libc_init_array+0x2e>
 8005426:	bd70      	pop	{r4, r5, r6, pc}
 8005428:	f855 3b04 	ldr.w	r3, [r5], #4
 800542c:	4798      	blx	r3
 800542e:	3601      	adds	r6, #1
 8005430:	e7ee      	b.n	8005410 <__libc_init_array+0xc>
 8005432:	f855 3b04 	ldr.w	r3, [r5], #4
 8005436:	4798      	blx	r3
 8005438:	3601      	adds	r6, #1
 800543a:	e7f2      	b.n	8005422 <__libc_init_array+0x1e>
 800543c:	08006018 	.word	0x08006018
 8005440:	08006018 	.word	0x08006018
 8005444:	08006018 	.word	0x08006018
 8005448:	0800601c 	.word	0x0800601c

0800544c <__retarget_lock_init_recursive>:
 800544c:	4770      	bx	lr

0800544e <__retarget_lock_acquire_recursive>:
 800544e:	4770      	bx	lr

08005450 <__retarget_lock_release_recursive>:
 8005450:	4770      	bx	lr
	...

08005454 <_free_r>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4605      	mov	r5, r0
 8005458:	2900      	cmp	r1, #0
 800545a:	d041      	beq.n	80054e0 <_free_r+0x8c>
 800545c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005460:	1f0c      	subs	r4, r1, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	bfb8      	it	lt
 8005466:	18e4      	addlt	r4, r4, r3
 8005468:	f000 f8e0 	bl	800562c <__malloc_lock>
 800546c:	4a1d      	ldr	r2, [pc, #116]	@ (80054e4 <_free_r+0x90>)
 800546e:	6813      	ldr	r3, [r2, #0]
 8005470:	b933      	cbnz	r3, 8005480 <_free_r+0x2c>
 8005472:	6063      	str	r3, [r4, #4]
 8005474:	6014      	str	r4, [r2, #0]
 8005476:	4628      	mov	r0, r5
 8005478:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800547c:	f000 b8dc 	b.w	8005638 <__malloc_unlock>
 8005480:	42a3      	cmp	r3, r4
 8005482:	d908      	bls.n	8005496 <_free_r+0x42>
 8005484:	6820      	ldr	r0, [r4, #0]
 8005486:	1821      	adds	r1, r4, r0
 8005488:	428b      	cmp	r3, r1
 800548a:	bf01      	itttt	eq
 800548c:	6819      	ldreq	r1, [r3, #0]
 800548e:	685b      	ldreq	r3, [r3, #4]
 8005490:	1809      	addeq	r1, r1, r0
 8005492:	6021      	streq	r1, [r4, #0]
 8005494:	e7ed      	b.n	8005472 <_free_r+0x1e>
 8005496:	461a      	mov	r2, r3
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	b10b      	cbz	r3, 80054a0 <_free_r+0x4c>
 800549c:	42a3      	cmp	r3, r4
 800549e:	d9fa      	bls.n	8005496 <_free_r+0x42>
 80054a0:	6811      	ldr	r1, [r2, #0]
 80054a2:	1850      	adds	r0, r2, r1
 80054a4:	42a0      	cmp	r0, r4
 80054a6:	d10b      	bne.n	80054c0 <_free_r+0x6c>
 80054a8:	6820      	ldr	r0, [r4, #0]
 80054aa:	4401      	add	r1, r0
 80054ac:	1850      	adds	r0, r2, r1
 80054ae:	4283      	cmp	r3, r0
 80054b0:	6011      	str	r1, [r2, #0]
 80054b2:	d1e0      	bne.n	8005476 <_free_r+0x22>
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	6053      	str	r3, [r2, #4]
 80054ba:	4408      	add	r0, r1
 80054bc:	6010      	str	r0, [r2, #0]
 80054be:	e7da      	b.n	8005476 <_free_r+0x22>
 80054c0:	d902      	bls.n	80054c8 <_free_r+0x74>
 80054c2:	230c      	movs	r3, #12
 80054c4:	602b      	str	r3, [r5, #0]
 80054c6:	e7d6      	b.n	8005476 <_free_r+0x22>
 80054c8:	6820      	ldr	r0, [r4, #0]
 80054ca:	1821      	adds	r1, r4, r0
 80054cc:	428b      	cmp	r3, r1
 80054ce:	bf04      	itt	eq
 80054d0:	6819      	ldreq	r1, [r3, #0]
 80054d2:	685b      	ldreq	r3, [r3, #4]
 80054d4:	6063      	str	r3, [r4, #4]
 80054d6:	bf04      	itt	eq
 80054d8:	1809      	addeq	r1, r1, r0
 80054da:	6021      	streq	r1, [r4, #0]
 80054dc:	6054      	str	r4, [r2, #4]
 80054de:	e7ca      	b.n	8005476 <_free_r+0x22>
 80054e0:	bd38      	pop	{r3, r4, r5, pc}
 80054e2:	bf00      	nop
 80054e4:	200003cc 	.word	0x200003cc

080054e8 <sbrk_aligned>:
 80054e8:	b570      	push	{r4, r5, r6, lr}
 80054ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005528 <sbrk_aligned+0x40>)
 80054ec:	460c      	mov	r4, r1
 80054ee:	6831      	ldr	r1, [r6, #0]
 80054f0:	4605      	mov	r5, r0
 80054f2:	b911      	cbnz	r1, 80054fa <sbrk_aligned+0x12>
 80054f4:	f000 fca4 	bl	8005e40 <_sbrk_r>
 80054f8:	6030      	str	r0, [r6, #0]
 80054fa:	4621      	mov	r1, r4
 80054fc:	4628      	mov	r0, r5
 80054fe:	f000 fc9f 	bl	8005e40 <_sbrk_r>
 8005502:	1c43      	adds	r3, r0, #1
 8005504:	d103      	bne.n	800550e <sbrk_aligned+0x26>
 8005506:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800550a:	4620      	mov	r0, r4
 800550c:	bd70      	pop	{r4, r5, r6, pc}
 800550e:	1cc4      	adds	r4, r0, #3
 8005510:	f024 0403 	bic.w	r4, r4, #3
 8005514:	42a0      	cmp	r0, r4
 8005516:	d0f8      	beq.n	800550a <sbrk_aligned+0x22>
 8005518:	1a21      	subs	r1, r4, r0
 800551a:	4628      	mov	r0, r5
 800551c:	f000 fc90 	bl	8005e40 <_sbrk_r>
 8005520:	3001      	adds	r0, #1
 8005522:	d1f2      	bne.n	800550a <sbrk_aligned+0x22>
 8005524:	e7ef      	b.n	8005506 <sbrk_aligned+0x1e>
 8005526:	bf00      	nop
 8005528:	200003c8 	.word	0x200003c8

0800552c <_malloc_r>:
 800552c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005530:	1ccd      	adds	r5, r1, #3
 8005532:	f025 0503 	bic.w	r5, r5, #3
 8005536:	3508      	adds	r5, #8
 8005538:	2d0c      	cmp	r5, #12
 800553a:	bf38      	it	cc
 800553c:	250c      	movcc	r5, #12
 800553e:	2d00      	cmp	r5, #0
 8005540:	4606      	mov	r6, r0
 8005542:	db01      	blt.n	8005548 <_malloc_r+0x1c>
 8005544:	42a9      	cmp	r1, r5
 8005546:	d904      	bls.n	8005552 <_malloc_r+0x26>
 8005548:	230c      	movs	r3, #12
 800554a:	6033      	str	r3, [r6, #0]
 800554c:	2000      	movs	r0, #0
 800554e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005552:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005628 <_malloc_r+0xfc>
 8005556:	f000 f869 	bl	800562c <__malloc_lock>
 800555a:	f8d8 3000 	ldr.w	r3, [r8]
 800555e:	461c      	mov	r4, r3
 8005560:	bb44      	cbnz	r4, 80055b4 <_malloc_r+0x88>
 8005562:	4629      	mov	r1, r5
 8005564:	4630      	mov	r0, r6
 8005566:	f7ff ffbf 	bl	80054e8 <sbrk_aligned>
 800556a:	1c43      	adds	r3, r0, #1
 800556c:	4604      	mov	r4, r0
 800556e:	d158      	bne.n	8005622 <_malloc_r+0xf6>
 8005570:	f8d8 4000 	ldr.w	r4, [r8]
 8005574:	4627      	mov	r7, r4
 8005576:	2f00      	cmp	r7, #0
 8005578:	d143      	bne.n	8005602 <_malloc_r+0xd6>
 800557a:	2c00      	cmp	r4, #0
 800557c:	d04b      	beq.n	8005616 <_malloc_r+0xea>
 800557e:	6823      	ldr	r3, [r4, #0]
 8005580:	4639      	mov	r1, r7
 8005582:	4630      	mov	r0, r6
 8005584:	eb04 0903 	add.w	r9, r4, r3
 8005588:	f000 fc5a 	bl	8005e40 <_sbrk_r>
 800558c:	4581      	cmp	r9, r0
 800558e:	d142      	bne.n	8005616 <_malloc_r+0xea>
 8005590:	6821      	ldr	r1, [r4, #0]
 8005592:	1a6d      	subs	r5, r5, r1
 8005594:	4629      	mov	r1, r5
 8005596:	4630      	mov	r0, r6
 8005598:	f7ff ffa6 	bl	80054e8 <sbrk_aligned>
 800559c:	3001      	adds	r0, #1
 800559e:	d03a      	beq.n	8005616 <_malloc_r+0xea>
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	442b      	add	r3, r5
 80055a4:	6023      	str	r3, [r4, #0]
 80055a6:	f8d8 3000 	ldr.w	r3, [r8]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	bb62      	cbnz	r2, 8005608 <_malloc_r+0xdc>
 80055ae:	f8c8 7000 	str.w	r7, [r8]
 80055b2:	e00f      	b.n	80055d4 <_malloc_r+0xa8>
 80055b4:	6822      	ldr	r2, [r4, #0]
 80055b6:	1b52      	subs	r2, r2, r5
 80055b8:	d420      	bmi.n	80055fc <_malloc_r+0xd0>
 80055ba:	2a0b      	cmp	r2, #11
 80055bc:	d917      	bls.n	80055ee <_malloc_r+0xc2>
 80055be:	1961      	adds	r1, r4, r5
 80055c0:	42a3      	cmp	r3, r4
 80055c2:	6025      	str	r5, [r4, #0]
 80055c4:	bf18      	it	ne
 80055c6:	6059      	strne	r1, [r3, #4]
 80055c8:	6863      	ldr	r3, [r4, #4]
 80055ca:	bf08      	it	eq
 80055cc:	f8c8 1000 	streq.w	r1, [r8]
 80055d0:	5162      	str	r2, [r4, r5]
 80055d2:	604b      	str	r3, [r1, #4]
 80055d4:	4630      	mov	r0, r6
 80055d6:	f000 f82f 	bl	8005638 <__malloc_unlock>
 80055da:	f104 000b 	add.w	r0, r4, #11
 80055de:	1d23      	adds	r3, r4, #4
 80055e0:	f020 0007 	bic.w	r0, r0, #7
 80055e4:	1ac2      	subs	r2, r0, r3
 80055e6:	bf1c      	itt	ne
 80055e8:	1a1b      	subne	r3, r3, r0
 80055ea:	50a3      	strne	r3, [r4, r2]
 80055ec:	e7af      	b.n	800554e <_malloc_r+0x22>
 80055ee:	6862      	ldr	r2, [r4, #4]
 80055f0:	42a3      	cmp	r3, r4
 80055f2:	bf0c      	ite	eq
 80055f4:	f8c8 2000 	streq.w	r2, [r8]
 80055f8:	605a      	strne	r2, [r3, #4]
 80055fa:	e7eb      	b.n	80055d4 <_malloc_r+0xa8>
 80055fc:	4623      	mov	r3, r4
 80055fe:	6864      	ldr	r4, [r4, #4]
 8005600:	e7ae      	b.n	8005560 <_malloc_r+0x34>
 8005602:	463c      	mov	r4, r7
 8005604:	687f      	ldr	r7, [r7, #4]
 8005606:	e7b6      	b.n	8005576 <_malloc_r+0x4a>
 8005608:	461a      	mov	r2, r3
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	42a3      	cmp	r3, r4
 800560e:	d1fb      	bne.n	8005608 <_malloc_r+0xdc>
 8005610:	2300      	movs	r3, #0
 8005612:	6053      	str	r3, [r2, #4]
 8005614:	e7de      	b.n	80055d4 <_malloc_r+0xa8>
 8005616:	230c      	movs	r3, #12
 8005618:	6033      	str	r3, [r6, #0]
 800561a:	4630      	mov	r0, r6
 800561c:	f000 f80c 	bl	8005638 <__malloc_unlock>
 8005620:	e794      	b.n	800554c <_malloc_r+0x20>
 8005622:	6005      	str	r5, [r0, #0]
 8005624:	e7d6      	b.n	80055d4 <_malloc_r+0xa8>
 8005626:	bf00      	nop
 8005628:	200003cc 	.word	0x200003cc

0800562c <__malloc_lock>:
 800562c:	4801      	ldr	r0, [pc, #4]	@ (8005634 <__malloc_lock+0x8>)
 800562e:	f7ff bf0e 	b.w	800544e <__retarget_lock_acquire_recursive>
 8005632:	bf00      	nop
 8005634:	200003c4 	.word	0x200003c4

08005638 <__malloc_unlock>:
 8005638:	4801      	ldr	r0, [pc, #4]	@ (8005640 <__malloc_unlock+0x8>)
 800563a:	f7ff bf09 	b.w	8005450 <__retarget_lock_release_recursive>
 800563e:	bf00      	nop
 8005640:	200003c4 	.word	0x200003c4

08005644 <__sfputc_r>:
 8005644:	6893      	ldr	r3, [r2, #8]
 8005646:	3b01      	subs	r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	b410      	push	{r4}
 800564c:	6093      	str	r3, [r2, #8]
 800564e:	da08      	bge.n	8005662 <__sfputc_r+0x1e>
 8005650:	6994      	ldr	r4, [r2, #24]
 8005652:	42a3      	cmp	r3, r4
 8005654:	db01      	blt.n	800565a <__sfputc_r+0x16>
 8005656:	290a      	cmp	r1, #10
 8005658:	d103      	bne.n	8005662 <__sfputc_r+0x1e>
 800565a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800565e:	f7ff bde8 	b.w	8005232 <__swbuf_r>
 8005662:	6813      	ldr	r3, [r2, #0]
 8005664:	1c58      	adds	r0, r3, #1
 8005666:	6010      	str	r0, [r2, #0]
 8005668:	7019      	strb	r1, [r3, #0]
 800566a:	4608      	mov	r0, r1
 800566c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005670:	4770      	bx	lr

08005672 <__sfputs_r>:
 8005672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005674:	4606      	mov	r6, r0
 8005676:	460f      	mov	r7, r1
 8005678:	4614      	mov	r4, r2
 800567a:	18d5      	adds	r5, r2, r3
 800567c:	42ac      	cmp	r4, r5
 800567e:	d101      	bne.n	8005684 <__sfputs_r+0x12>
 8005680:	2000      	movs	r0, #0
 8005682:	e007      	b.n	8005694 <__sfputs_r+0x22>
 8005684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005688:	463a      	mov	r2, r7
 800568a:	4630      	mov	r0, r6
 800568c:	f7ff ffda 	bl	8005644 <__sfputc_r>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d1f3      	bne.n	800567c <__sfputs_r+0xa>
 8005694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005698 <_vfiprintf_r>:
 8005698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800569c:	460d      	mov	r5, r1
 800569e:	b09d      	sub	sp, #116	@ 0x74
 80056a0:	4614      	mov	r4, r2
 80056a2:	4698      	mov	r8, r3
 80056a4:	4606      	mov	r6, r0
 80056a6:	b118      	cbz	r0, 80056b0 <_vfiprintf_r+0x18>
 80056a8:	6a03      	ldr	r3, [r0, #32]
 80056aa:	b90b      	cbnz	r3, 80056b0 <_vfiprintf_r+0x18>
 80056ac:	f7ff fcd8 	bl	8005060 <__sinit>
 80056b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80056b2:	07d9      	lsls	r1, r3, #31
 80056b4:	d405      	bmi.n	80056c2 <_vfiprintf_r+0x2a>
 80056b6:	89ab      	ldrh	r3, [r5, #12]
 80056b8:	059a      	lsls	r2, r3, #22
 80056ba:	d402      	bmi.n	80056c2 <_vfiprintf_r+0x2a>
 80056bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80056be:	f7ff fec6 	bl	800544e <__retarget_lock_acquire_recursive>
 80056c2:	89ab      	ldrh	r3, [r5, #12]
 80056c4:	071b      	lsls	r3, r3, #28
 80056c6:	d501      	bpl.n	80056cc <_vfiprintf_r+0x34>
 80056c8:	692b      	ldr	r3, [r5, #16]
 80056ca:	b99b      	cbnz	r3, 80056f4 <_vfiprintf_r+0x5c>
 80056cc:	4629      	mov	r1, r5
 80056ce:	4630      	mov	r0, r6
 80056d0:	f7ff fdee 	bl	80052b0 <__swsetup_r>
 80056d4:	b170      	cbz	r0, 80056f4 <_vfiprintf_r+0x5c>
 80056d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80056d8:	07dc      	lsls	r4, r3, #31
 80056da:	d504      	bpl.n	80056e6 <_vfiprintf_r+0x4e>
 80056dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80056e0:	b01d      	add	sp, #116	@ 0x74
 80056e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056e6:	89ab      	ldrh	r3, [r5, #12]
 80056e8:	0598      	lsls	r0, r3, #22
 80056ea:	d4f7      	bmi.n	80056dc <_vfiprintf_r+0x44>
 80056ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80056ee:	f7ff feaf 	bl	8005450 <__retarget_lock_release_recursive>
 80056f2:	e7f3      	b.n	80056dc <_vfiprintf_r+0x44>
 80056f4:	2300      	movs	r3, #0
 80056f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80056f8:	2320      	movs	r3, #32
 80056fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005702:	2330      	movs	r3, #48	@ 0x30
 8005704:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80058b4 <_vfiprintf_r+0x21c>
 8005708:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800570c:	f04f 0901 	mov.w	r9, #1
 8005710:	4623      	mov	r3, r4
 8005712:	469a      	mov	sl, r3
 8005714:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005718:	b10a      	cbz	r2, 800571e <_vfiprintf_r+0x86>
 800571a:	2a25      	cmp	r2, #37	@ 0x25
 800571c:	d1f9      	bne.n	8005712 <_vfiprintf_r+0x7a>
 800571e:	ebba 0b04 	subs.w	fp, sl, r4
 8005722:	d00b      	beq.n	800573c <_vfiprintf_r+0xa4>
 8005724:	465b      	mov	r3, fp
 8005726:	4622      	mov	r2, r4
 8005728:	4629      	mov	r1, r5
 800572a:	4630      	mov	r0, r6
 800572c:	f7ff ffa1 	bl	8005672 <__sfputs_r>
 8005730:	3001      	adds	r0, #1
 8005732:	f000 80a7 	beq.w	8005884 <_vfiprintf_r+0x1ec>
 8005736:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005738:	445a      	add	r2, fp
 800573a:	9209      	str	r2, [sp, #36]	@ 0x24
 800573c:	f89a 3000 	ldrb.w	r3, [sl]
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 809f 	beq.w	8005884 <_vfiprintf_r+0x1ec>
 8005746:	2300      	movs	r3, #0
 8005748:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800574c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005750:	f10a 0a01 	add.w	sl, sl, #1
 8005754:	9304      	str	r3, [sp, #16]
 8005756:	9307      	str	r3, [sp, #28]
 8005758:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800575c:	931a      	str	r3, [sp, #104]	@ 0x68
 800575e:	4654      	mov	r4, sl
 8005760:	2205      	movs	r2, #5
 8005762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005766:	4853      	ldr	r0, [pc, #332]	@ (80058b4 <_vfiprintf_r+0x21c>)
 8005768:	f7fa fd3a 	bl	80001e0 <memchr>
 800576c:	9a04      	ldr	r2, [sp, #16]
 800576e:	b9d8      	cbnz	r0, 80057a8 <_vfiprintf_r+0x110>
 8005770:	06d1      	lsls	r1, r2, #27
 8005772:	bf44      	itt	mi
 8005774:	2320      	movmi	r3, #32
 8005776:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800577a:	0713      	lsls	r3, r2, #28
 800577c:	bf44      	itt	mi
 800577e:	232b      	movmi	r3, #43	@ 0x2b
 8005780:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005784:	f89a 3000 	ldrb.w	r3, [sl]
 8005788:	2b2a      	cmp	r3, #42	@ 0x2a
 800578a:	d015      	beq.n	80057b8 <_vfiprintf_r+0x120>
 800578c:	9a07      	ldr	r2, [sp, #28]
 800578e:	4654      	mov	r4, sl
 8005790:	2000      	movs	r0, #0
 8005792:	f04f 0c0a 	mov.w	ip, #10
 8005796:	4621      	mov	r1, r4
 8005798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800579c:	3b30      	subs	r3, #48	@ 0x30
 800579e:	2b09      	cmp	r3, #9
 80057a0:	d94b      	bls.n	800583a <_vfiprintf_r+0x1a2>
 80057a2:	b1b0      	cbz	r0, 80057d2 <_vfiprintf_r+0x13a>
 80057a4:	9207      	str	r2, [sp, #28]
 80057a6:	e014      	b.n	80057d2 <_vfiprintf_r+0x13a>
 80057a8:	eba0 0308 	sub.w	r3, r0, r8
 80057ac:	fa09 f303 	lsl.w	r3, r9, r3
 80057b0:	4313      	orrs	r3, r2
 80057b2:	9304      	str	r3, [sp, #16]
 80057b4:	46a2      	mov	sl, r4
 80057b6:	e7d2      	b.n	800575e <_vfiprintf_r+0xc6>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	1d19      	adds	r1, r3, #4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	9103      	str	r1, [sp, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bfbb      	ittet	lt
 80057c4:	425b      	neglt	r3, r3
 80057c6:	f042 0202 	orrlt.w	r2, r2, #2
 80057ca:	9307      	strge	r3, [sp, #28]
 80057cc:	9307      	strlt	r3, [sp, #28]
 80057ce:	bfb8      	it	lt
 80057d0:	9204      	strlt	r2, [sp, #16]
 80057d2:	7823      	ldrb	r3, [r4, #0]
 80057d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80057d6:	d10a      	bne.n	80057ee <_vfiprintf_r+0x156>
 80057d8:	7863      	ldrb	r3, [r4, #1]
 80057da:	2b2a      	cmp	r3, #42	@ 0x2a
 80057dc:	d132      	bne.n	8005844 <_vfiprintf_r+0x1ac>
 80057de:	9b03      	ldr	r3, [sp, #12]
 80057e0:	1d1a      	adds	r2, r3, #4
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	9203      	str	r2, [sp, #12]
 80057e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057ea:	3402      	adds	r4, #2
 80057ec:	9305      	str	r3, [sp, #20]
 80057ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80058c4 <_vfiprintf_r+0x22c>
 80057f2:	7821      	ldrb	r1, [r4, #0]
 80057f4:	2203      	movs	r2, #3
 80057f6:	4650      	mov	r0, sl
 80057f8:	f7fa fcf2 	bl	80001e0 <memchr>
 80057fc:	b138      	cbz	r0, 800580e <_vfiprintf_r+0x176>
 80057fe:	9b04      	ldr	r3, [sp, #16]
 8005800:	eba0 000a 	sub.w	r0, r0, sl
 8005804:	2240      	movs	r2, #64	@ 0x40
 8005806:	4082      	lsls	r2, r0
 8005808:	4313      	orrs	r3, r2
 800580a:	3401      	adds	r4, #1
 800580c:	9304      	str	r3, [sp, #16]
 800580e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005812:	4829      	ldr	r0, [pc, #164]	@ (80058b8 <_vfiprintf_r+0x220>)
 8005814:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005818:	2206      	movs	r2, #6
 800581a:	f7fa fce1 	bl	80001e0 <memchr>
 800581e:	2800      	cmp	r0, #0
 8005820:	d03f      	beq.n	80058a2 <_vfiprintf_r+0x20a>
 8005822:	4b26      	ldr	r3, [pc, #152]	@ (80058bc <_vfiprintf_r+0x224>)
 8005824:	bb1b      	cbnz	r3, 800586e <_vfiprintf_r+0x1d6>
 8005826:	9b03      	ldr	r3, [sp, #12]
 8005828:	3307      	adds	r3, #7
 800582a:	f023 0307 	bic.w	r3, r3, #7
 800582e:	3308      	adds	r3, #8
 8005830:	9303      	str	r3, [sp, #12]
 8005832:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005834:	443b      	add	r3, r7
 8005836:	9309      	str	r3, [sp, #36]	@ 0x24
 8005838:	e76a      	b.n	8005710 <_vfiprintf_r+0x78>
 800583a:	fb0c 3202 	mla	r2, ip, r2, r3
 800583e:	460c      	mov	r4, r1
 8005840:	2001      	movs	r0, #1
 8005842:	e7a8      	b.n	8005796 <_vfiprintf_r+0xfe>
 8005844:	2300      	movs	r3, #0
 8005846:	3401      	adds	r4, #1
 8005848:	9305      	str	r3, [sp, #20]
 800584a:	4619      	mov	r1, r3
 800584c:	f04f 0c0a 	mov.w	ip, #10
 8005850:	4620      	mov	r0, r4
 8005852:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005856:	3a30      	subs	r2, #48	@ 0x30
 8005858:	2a09      	cmp	r2, #9
 800585a:	d903      	bls.n	8005864 <_vfiprintf_r+0x1cc>
 800585c:	2b00      	cmp	r3, #0
 800585e:	d0c6      	beq.n	80057ee <_vfiprintf_r+0x156>
 8005860:	9105      	str	r1, [sp, #20]
 8005862:	e7c4      	b.n	80057ee <_vfiprintf_r+0x156>
 8005864:	fb0c 2101 	mla	r1, ip, r1, r2
 8005868:	4604      	mov	r4, r0
 800586a:	2301      	movs	r3, #1
 800586c:	e7f0      	b.n	8005850 <_vfiprintf_r+0x1b8>
 800586e:	ab03      	add	r3, sp, #12
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	462a      	mov	r2, r5
 8005874:	4b12      	ldr	r3, [pc, #72]	@ (80058c0 <_vfiprintf_r+0x228>)
 8005876:	a904      	add	r1, sp, #16
 8005878:	4630      	mov	r0, r6
 800587a:	f3af 8000 	nop.w
 800587e:	4607      	mov	r7, r0
 8005880:	1c78      	adds	r0, r7, #1
 8005882:	d1d6      	bne.n	8005832 <_vfiprintf_r+0x19a>
 8005884:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005886:	07d9      	lsls	r1, r3, #31
 8005888:	d405      	bmi.n	8005896 <_vfiprintf_r+0x1fe>
 800588a:	89ab      	ldrh	r3, [r5, #12]
 800588c:	059a      	lsls	r2, r3, #22
 800588e:	d402      	bmi.n	8005896 <_vfiprintf_r+0x1fe>
 8005890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005892:	f7ff fddd 	bl	8005450 <__retarget_lock_release_recursive>
 8005896:	89ab      	ldrh	r3, [r5, #12]
 8005898:	065b      	lsls	r3, r3, #25
 800589a:	f53f af1f 	bmi.w	80056dc <_vfiprintf_r+0x44>
 800589e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80058a0:	e71e      	b.n	80056e0 <_vfiprintf_r+0x48>
 80058a2:	ab03      	add	r3, sp, #12
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	462a      	mov	r2, r5
 80058a8:	4b05      	ldr	r3, [pc, #20]	@ (80058c0 <_vfiprintf_r+0x228>)
 80058aa:	a904      	add	r1, sp, #16
 80058ac:	4630      	mov	r0, r6
 80058ae:	f000 f879 	bl	80059a4 <_printf_i>
 80058b2:	e7e4      	b.n	800587e <_vfiprintf_r+0x1e6>
 80058b4:	08005fdc 	.word	0x08005fdc
 80058b8:	08005fe6 	.word	0x08005fe6
 80058bc:	00000000 	.word	0x00000000
 80058c0:	08005673 	.word	0x08005673
 80058c4:	08005fe2 	.word	0x08005fe2

080058c8 <_printf_common>:
 80058c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058cc:	4616      	mov	r6, r2
 80058ce:	4698      	mov	r8, r3
 80058d0:	688a      	ldr	r2, [r1, #8]
 80058d2:	690b      	ldr	r3, [r1, #16]
 80058d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058d8:	4293      	cmp	r3, r2
 80058da:	bfb8      	it	lt
 80058dc:	4613      	movlt	r3, r2
 80058de:	6033      	str	r3, [r6, #0]
 80058e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80058e4:	4607      	mov	r7, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	b10a      	cbz	r2, 80058ee <_printf_common+0x26>
 80058ea:	3301      	adds	r3, #1
 80058ec:	6033      	str	r3, [r6, #0]
 80058ee:	6823      	ldr	r3, [r4, #0]
 80058f0:	0699      	lsls	r1, r3, #26
 80058f2:	bf42      	ittt	mi
 80058f4:	6833      	ldrmi	r3, [r6, #0]
 80058f6:	3302      	addmi	r3, #2
 80058f8:	6033      	strmi	r3, [r6, #0]
 80058fa:	6825      	ldr	r5, [r4, #0]
 80058fc:	f015 0506 	ands.w	r5, r5, #6
 8005900:	d106      	bne.n	8005910 <_printf_common+0x48>
 8005902:	f104 0a19 	add.w	sl, r4, #25
 8005906:	68e3      	ldr	r3, [r4, #12]
 8005908:	6832      	ldr	r2, [r6, #0]
 800590a:	1a9b      	subs	r3, r3, r2
 800590c:	42ab      	cmp	r3, r5
 800590e:	dc26      	bgt.n	800595e <_printf_common+0x96>
 8005910:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005914:	6822      	ldr	r2, [r4, #0]
 8005916:	3b00      	subs	r3, #0
 8005918:	bf18      	it	ne
 800591a:	2301      	movne	r3, #1
 800591c:	0692      	lsls	r2, r2, #26
 800591e:	d42b      	bmi.n	8005978 <_printf_common+0xb0>
 8005920:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005924:	4641      	mov	r1, r8
 8005926:	4638      	mov	r0, r7
 8005928:	47c8      	blx	r9
 800592a:	3001      	adds	r0, #1
 800592c:	d01e      	beq.n	800596c <_printf_common+0xa4>
 800592e:	6823      	ldr	r3, [r4, #0]
 8005930:	6922      	ldr	r2, [r4, #16]
 8005932:	f003 0306 	and.w	r3, r3, #6
 8005936:	2b04      	cmp	r3, #4
 8005938:	bf02      	ittt	eq
 800593a:	68e5      	ldreq	r5, [r4, #12]
 800593c:	6833      	ldreq	r3, [r6, #0]
 800593e:	1aed      	subeq	r5, r5, r3
 8005940:	68a3      	ldr	r3, [r4, #8]
 8005942:	bf0c      	ite	eq
 8005944:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005948:	2500      	movne	r5, #0
 800594a:	4293      	cmp	r3, r2
 800594c:	bfc4      	itt	gt
 800594e:	1a9b      	subgt	r3, r3, r2
 8005950:	18ed      	addgt	r5, r5, r3
 8005952:	2600      	movs	r6, #0
 8005954:	341a      	adds	r4, #26
 8005956:	42b5      	cmp	r5, r6
 8005958:	d11a      	bne.n	8005990 <_printf_common+0xc8>
 800595a:	2000      	movs	r0, #0
 800595c:	e008      	b.n	8005970 <_printf_common+0xa8>
 800595e:	2301      	movs	r3, #1
 8005960:	4652      	mov	r2, sl
 8005962:	4641      	mov	r1, r8
 8005964:	4638      	mov	r0, r7
 8005966:	47c8      	blx	r9
 8005968:	3001      	adds	r0, #1
 800596a:	d103      	bne.n	8005974 <_printf_common+0xac>
 800596c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005970:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005974:	3501      	adds	r5, #1
 8005976:	e7c6      	b.n	8005906 <_printf_common+0x3e>
 8005978:	18e1      	adds	r1, r4, r3
 800597a:	1c5a      	adds	r2, r3, #1
 800597c:	2030      	movs	r0, #48	@ 0x30
 800597e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005982:	4422      	add	r2, r4
 8005984:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005988:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800598c:	3302      	adds	r3, #2
 800598e:	e7c7      	b.n	8005920 <_printf_common+0x58>
 8005990:	2301      	movs	r3, #1
 8005992:	4622      	mov	r2, r4
 8005994:	4641      	mov	r1, r8
 8005996:	4638      	mov	r0, r7
 8005998:	47c8      	blx	r9
 800599a:	3001      	adds	r0, #1
 800599c:	d0e6      	beq.n	800596c <_printf_common+0xa4>
 800599e:	3601      	adds	r6, #1
 80059a0:	e7d9      	b.n	8005956 <_printf_common+0x8e>
	...

080059a4 <_printf_i>:
 80059a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059a8:	7e0f      	ldrb	r7, [r1, #24]
 80059aa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80059ac:	2f78      	cmp	r7, #120	@ 0x78
 80059ae:	4691      	mov	r9, r2
 80059b0:	4680      	mov	r8, r0
 80059b2:	460c      	mov	r4, r1
 80059b4:	469a      	mov	sl, r3
 80059b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80059ba:	d807      	bhi.n	80059cc <_printf_i+0x28>
 80059bc:	2f62      	cmp	r7, #98	@ 0x62
 80059be:	d80a      	bhi.n	80059d6 <_printf_i+0x32>
 80059c0:	2f00      	cmp	r7, #0
 80059c2:	f000 80d1 	beq.w	8005b68 <_printf_i+0x1c4>
 80059c6:	2f58      	cmp	r7, #88	@ 0x58
 80059c8:	f000 80b8 	beq.w	8005b3c <_printf_i+0x198>
 80059cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80059d4:	e03a      	b.n	8005a4c <_printf_i+0xa8>
 80059d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80059da:	2b15      	cmp	r3, #21
 80059dc:	d8f6      	bhi.n	80059cc <_printf_i+0x28>
 80059de:	a101      	add	r1, pc, #4	@ (adr r1, 80059e4 <_printf_i+0x40>)
 80059e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059e4:	08005a3d 	.word	0x08005a3d
 80059e8:	08005a51 	.word	0x08005a51
 80059ec:	080059cd 	.word	0x080059cd
 80059f0:	080059cd 	.word	0x080059cd
 80059f4:	080059cd 	.word	0x080059cd
 80059f8:	080059cd 	.word	0x080059cd
 80059fc:	08005a51 	.word	0x08005a51
 8005a00:	080059cd 	.word	0x080059cd
 8005a04:	080059cd 	.word	0x080059cd
 8005a08:	080059cd 	.word	0x080059cd
 8005a0c:	080059cd 	.word	0x080059cd
 8005a10:	08005b4f 	.word	0x08005b4f
 8005a14:	08005a7b 	.word	0x08005a7b
 8005a18:	08005b09 	.word	0x08005b09
 8005a1c:	080059cd 	.word	0x080059cd
 8005a20:	080059cd 	.word	0x080059cd
 8005a24:	08005b71 	.word	0x08005b71
 8005a28:	080059cd 	.word	0x080059cd
 8005a2c:	08005a7b 	.word	0x08005a7b
 8005a30:	080059cd 	.word	0x080059cd
 8005a34:	080059cd 	.word	0x080059cd
 8005a38:	08005b11 	.word	0x08005b11
 8005a3c:	6833      	ldr	r3, [r6, #0]
 8005a3e:	1d1a      	adds	r2, r3, #4
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6032      	str	r2, [r6, #0]
 8005a44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e09c      	b.n	8005b8a <_printf_i+0x1e6>
 8005a50:	6833      	ldr	r3, [r6, #0]
 8005a52:	6820      	ldr	r0, [r4, #0]
 8005a54:	1d19      	adds	r1, r3, #4
 8005a56:	6031      	str	r1, [r6, #0]
 8005a58:	0606      	lsls	r6, r0, #24
 8005a5a:	d501      	bpl.n	8005a60 <_printf_i+0xbc>
 8005a5c:	681d      	ldr	r5, [r3, #0]
 8005a5e:	e003      	b.n	8005a68 <_printf_i+0xc4>
 8005a60:	0645      	lsls	r5, r0, #25
 8005a62:	d5fb      	bpl.n	8005a5c <_printf_i+0xb8>
 8005a64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a68:	2d00      	cmp	r5, #0
 8005a6a:	da03      	bge.n	8005a74 <_printf_i+0xd0>
 8005a6c:	232d      	movs	r3, #45	@ 0x2d
 8005a6e:	426d      	negs	r5, r5
 8005a70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a74:	4858      	ldr	r0, [pc, #352]	@ (8005bd8 <_printf_i+0x234>)
 8005a76:	230a      	movs	r3, #10
 8005a78:	e011      	b.n	8005a9e <_printf_i+0xfa>
 8005a7a:	6821      	ldr	r1, [r4, #0]
 8005a7c:	6833      	ldr	r3, [r6, #0]
 8005a7e:	0608      	lsls	r0, r1, #24
 8005a80:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a84:	d402      	bmi.n	8005a8c <_printf_i+0xe8>
 8005a86:	0649      	lsls	r1, r1, #25
 8005a88:	bf48      	it	mi
 8005a8a:	b2ad      	uxthmi	r5, r5
 8005a8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a8e:	4852      	ldr	r0, [pc, #328]	@ (8005bd8 <_printf_i+0x234>)
 8005a90:	6033      	str	r3, [r6, #0]
 8005a92:	bf14      	ite	ne
 8005a94:	230a      	movne	r3, #10
 8005a96:	2308      	moveq	r3, #8
 8005a98:	2100      	movs	r1, #0
 8005a9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a9e:	6866      	ldr	r6, [r4, #4]
 8005aa0:	60a6      	str	r6, [r4, #8]
 8005aa2:	2e00      	cmp	r6, #0
 8005aa4:	db05      	blt.n	8005ab2 <_printf_i+0x10e>
 8005aa6:	6821      	ldr	r1, [r4, #0]
 8005aa8:	432e      	orrs	r6, r5
 8005aaa:	f021 0104 	bic.w	r1, r1, #4
 8005aae:	6021      	str	r1, [r4, #0]
 8005ab0:	d04b      	beq.n	8005b4a <_printf_i+0x1a6>
 8005ab2:	4616      	mov	r6, r2
 8005ab4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ab8:	fb03 5711 	mls	r7, r3, r1, r5
 8005abc:	5dc7      	ldrb	r7, [r0, r7]
 8005abe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ac2:	462f      	mov	r7, r5
 8005ac4:	42bb      	cmp	r3, r7
 8005ac6:	460d      	mov	r5, r1
 8005ac8:	d9f4      	bls.n	8005ab4 <_printf_i+0x110>
 8005aca:	2b08      	cmp	r3, #8
 8005acc:	d10b      	bne.n	8005ae6 <_printf_i+0x142>
 8005ace:	6823      	ldr	r3, [r4, #0]
 8005ad0:	07df      	lsls	r7, r3, #31
 8005ad2:	d508      	bpl.n	8005ae6 <_printf_i+0x142>
 8005ad4:	6923      	ldr	r3, [r4, #16]
 8005ad6:	6861      	ldr	r1, [r4, #4]
 8005ad8:	4299      	cmp	r1, r3
 8005ada:	bfde      	ittt	le
 8005adc:	2330      	movle	r3, #48	@ 0x30
 8005ade:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005ae2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005ae6:	1b92      	subs	r2, r2, r6
 8005ae8:	6122      	str	r2, [r4, #16]
 8005aea:	f8cd a000 	str.w	sl, [sp]
 8005aee:	464b      	mov	r3, r9
 8005af0:	aa03      	add	r2, sp, #12
 8005af2:	4621      	mov	r1, r4
 8005af4:	4640      	mov	r0, r8
 8005af6:	f7ff fee7 	bl	80058c8 <_printf_common>
 8005afa:	3001      	adds	r0, #1
 8005afc:	d14a      	bne.n	8005b94 <_printf_i+0x1f0>
 8005afe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b02:	b004      	add	sp, #16
 8005b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b08:	6823      	ldr	r3, [r4, #0]
 8005b0a:	f043 0320 	orr.w	r3, r3, #32
 8005b0e:	6023      	str	r3, [r4, #0]
 8005b10:	4832      	ldr	r0, [pc, #200]	@ (8005bdc <_printf_i+0x238>)
 8005b12:	2778      	movs	r7, #120	@ 0x78
 8005b14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	6831      	ldr	r1, [r6, #0]
 8005b1c:	061f      	lsls	r7, r3, #24
 8005b1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b22:	d402      	bmi.n	8005b2a <_printf_i+0x186>
 8005b24:	065f      	lsls	r7, r3, #25
 8005b26:	bf48      	it	mi
 8005b28:	b2ad      	uxthmi	r5, r5
 8005b2a:	6031      	str	r1, [r6, #0]
 8005b2c:	07d9      	lsls	r1, r3, #31
 8005b2e:	bf44      	itt	mi
 8005b30:	f043 0320 	orrmi.w	r3, r3, #32
 8005b34:	6023      	strmi	r3, [r4, #0]
 8005b36:	b11d      	cbz	r5, 8005b40 <_printf_i+0x19c>
 8005b38:	2310      	movs	r3, #16
 8005b3a:	e7ad      	b.n	8005a98 <_printf_i+0xf4>
 8005b3c:	4826      	ldr	r0, [pc, #152]	@ (8005bd8 <_printf_i+0x234>)
 8005b3e:	e7e9      	b.n	8005b14 <_printf_i+0x170>
 8005b40:	6823      	ldr	r3, [r4, #0]
 8005b42:	f023 0320 	bic.w	r3, r3, #32
 8005b46:	6023      	str	r3, [r4, #0]
 8005b48:	e7f6      	b.n	8005b38 <_printf_i+0x194>
 8005b4a:	4616      	mov	r6, r2
 8005b4c:	e7bd      	b.n	8005aca <_printf_i+0x126>
 8005b4e:	6833      	ldr	r3, [r6, #0]
 8005b50:	6825      	ldr	r5, [r4, #0]
 8005b52:	6961      	ldr	r1, [r4, #20]
 8005b54:	1d18      	adds	r0, r3, #4
 8005b56:	6030      	str	r0, [r6, #0]
 8005b58:	062e      	lsls	r6, r5, #24
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	d501      	bpl.n	8005b62 <_printf_i+0x1be>
 8005b5e:	6019      	str	r1, [r3, #0]
 8005b60:	e002      	b.n	8005b68 <_printf_i+0x1c4>
 8005b62:	0668      	lsls	r0, r5, #25
 8005b64:	d5fb      	bpl.n	8005b5e <_printf_i+0x1ba>
 8005b66:	8019      	strh	r1, [r3, #0]
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6123      	str	r3, [r4, #16]
 8005b6c:	4616      	mov	r6, r2
 8005b6e:	e7bc      	b.n	8005aea <_printf_i+0x146>
 8005b70:	6833      	ldr	r3, [r6, #0]
 8005b72:	1d1a      	adds	r2, r3, #4
 8005b74:	6032      	str	r2, [r6, #0]
 8005b76:	681e      	ldr	r6, [r3, #0]
 8005b78:	6862      	ldr	r2, [r4, #4]
 8005b7a:	2100      	movs	r1, #0
 8005b7c:	4630      	mov	r0, r6
 8005b7e:	f7fa fb2f 	bl	80001e0 <memchr>
 8005b82:	b108      	cbz	r0, 8005b88 <_printf_i+0x1e4>
 8005b84:	1b80      	subs	r0, r0, r6
 8005b86:	6060      	str	r0, [r4, #4]
 8005b88:	6863      	ldr	r3, [r4, #4]
 8005b8a:	6123      	str	r3, [r4, #16]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b92:	e7aa      	b.n	8005aea <_printf_i+0x146>
 8005b94:	6923      	ldr	r3, [r4, #16]
 8005b96:	4632      	mov	r2, r6
 8005b98:	4649      	mov	r1, r9
 8005b9a:	4640      	mov	r0, r8
 8005b9c:	47d0      	blx	sl
 8005b9e:	3001      	adds	r0, #1
 8005ba0:	d0ad      	beq.n	8005afe <_printf_i+0x15a>
 8005ba2:	6823      	ldr	r3, [r4, #0]
 8005ba4:	079b      	lsls	r3, r3, #30
 8005ba6:	d413      	bmi.n	8005bd0 <_printf_i+0x22c>
 8005ba8:	68e0      	ldr	r0, [r4, #12]
 8005baa:	9b03      	ldr	r3, [sp, #12]
 8005bac:	4298      	cmp	r0, r3
 8005bae:	bfb8      	it	lt
 8005bb0:	4618      	movlt	r0, r3
 8005bb2:	e7a6      	b.n	8005b02 <_printf_i+0x15e>
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	4632      	mov	r2, r6
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4640      	mov	r0, r8
 8005bbc:	47d0      	blx	sl
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d09d      	beq.n	8005afe <_printf_i+0x15a>
 8005bc2:	3501      	adds	r5, #1
 8005bc4:	68e3      	ldr	r3, [r4, #12]
 8005bc6:	9903      	ldr	r1, [sp, #12]
 8005bc8:	1a5b      	subs	r3, r3, r1
 8005bca:	42ab      	cmp	r3, r5
 8005bcc:	dcf2      	bgt.n	8005bb4 <_printf_i+0x210>
 8005bce:	e7eb      	b.n	8005ba8 <_printf_i+0x204>
 8005bd0:	2500      	movs	r5, #0
 8005bd2:	f104 0619 	add.w	r6, r4, #25
 8005bd6:	e7f5      	b.n	8005bc4 <_printf_i+0x220>
 8005bd8:	08005fed 	.word	0x08005fed
 8005bdc:	08005ffe 	.word	0x08005ffe

08005be0 <__sflush_r>:
 8005be0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005be8:	0716      	lsls	r6, r2, #28
 8005bea:	4605      	mov	r5, r0
 8005bec:	460c      	mov	r4, r1
 8005bee:	d454      	bmi.n	8005c9a <__sflush_r+0xba>
 8005bf0:	684b      	ldr	r3, [r1, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	dc02      	bgt.n	8005bfc <__sflush_r+0x1c>
 8005bf6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	dd48      	ble.n	8005c8e <__sflush_r+0xae>
 8005bfc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005bfe:	2e00      	cmp	r6, #0
 8005c00:	d045      	beq.n	8005c8e <__sflush_r+0xae>
 8005c02:	2300      	movs	r3, #0
 8005c04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c08:	682f      	ldr	r7, [r5, #0]
 8005c0a:	6a21      	ldr	r1, [r4, #32]
 8005c0c:	602b      	str	r3, [r5, #0]
 8005c0e:	d030      	beq.n	8005c72 <__sflush_r+0x92>
 8005c10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	0759      	lsls	r1, r3, #29
 8005c16:	d505      	bpl.n	8005c24 <__sflush_r+0x44>
 8005c18:	6863      	ldr	r3, [r4, #4]
 8005c1a:	1ad2      	subs	r2, r2, r3
 8005c1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c1e:	b10b      	cbz	r3, 8005c24 <__sflush_r+0x44>
 8005c20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c22:	1ad2      	subs	r2, r2, r3
 8005c24:	2300      	movs	r3, #0
 8005c26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c28:	6a21      	ldr	r1, [r4, #32]
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	47b0      	blx	r6
 8005c2e:	1c43      	adds	r3, r0, #1
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	d106      	bne.n	8005c42 <__sflush_r+0x62>
 8005c34:	6829      	ldr	r1, [r5, #0]
 8005c36:	291d      	cmp	r1, #29
 8005c38:	d82b      	bhi.n	8005c92 <__sflush_r+0xb2>
 8005c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8005ce4 <__sflush_r+0x104>)
 8005c3c:	40ca      	lsrs	r2, r1
 8005c3e:	07d6      	lsls	r6, r2, #31
 8005c40:	d527      	bpl.n	8005c92 <__sflush_r+0xb2>
 8005c42:	2200      	movs	r2, #0
 8005c44:	6062      	str	r2, [r4, #4]
 8005c46:	04d9      	lsls	r1, r3, #19
 8005c48:	6922      	ldr	r2, [r4, #16]
 8005c4a:	6022      	str	r2, [r4, #0]
 8005c4c:	d504      	bpl.n	8005c58 <__sflush_r+0x78>
 8005c4e:	1c42      	adds	r2, r0, #1
 8005c50:	d101      	bne.n	8005c56 <__sflush_r+0x76>
 8005c52:	682b      	ldr	r3, [r5, #0]
 8005c54:	b903      	cbnz	r3, 8005c58 <__sflush_r+0x78>
 8005c56:	6560      	str	r0, [r4, #84]	@ 0x54
 8005c58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c5a:	602f      	str	r7, [r5, #0]
 8005c5c:	b1b9      	cbz	r1, 8005c8e <__sflush_r+0xae>
 8005c5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c62:	4299      	cmp	r1, r3
 8005c64:	d002      	beq.n	8005c6c <__sflush_r+0x8c>
 8005c66:	4628      	mov	r0, r5
 8005c68:	f7ff fbf4 	bl	8005454 <_free_r>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c70:	e00d      	b.n	8005c8e <__sflush_r+0xae>
 8005c72:	2301      	movs	r3, #1
 8005c74:	4628      	mov	r0, r5
 8005c76:	47b0      	blx	r6
 8005c78:	4602      	mov	r2, r0
 8005c7a:	1c50      	adds	r0, r2, #1
 8005c7c:	d1c9      	bne.n	8005c12 <__sflush_r+0x32>
 8005c7e:	682b      	ldr	r3, [r5, #0]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d0c6      	beq.n	8005c12 <__sflush_r+0x32>
 8005c84:	2b1d      	cmp	r3, #29
 8005c86:	d001      	beq.n	8005c8c <__sflush_r+0xac>
 8005c88:	2b16      	cmp	r3, #22
 8005c8a:	d11e      	bne.n	8005cca <__sflush_r+0xea>
 8005c8c:	602f      	str	r7, [r5, #0]
 8005c8e:	2000      	movs	r0, #0
 8005c90:	e022      	b.n	8005cd8 <__sflush_r+0xf8>
 8005c92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c96:	b21b      	sxth	r3, r3
 8005c98:	e01b      	b.n	8005cd2 <__sflush_r+0xf2>
 8005c9a:	690f      	ldr	r7, [r1, #16]
 8005c9c:	2f00      	cmp	r7, #0
 8005c9e:	d0f6      	beq.n	8005c8e <__sflush_r+0xae>
 8005ca0:	0793      	lsls	r3, r2, #30
 8005ca2:	680e      	ldr	r6, [r1, #0]
 8005ca4:	bf08      	it	eq
 8005ca6:	694b      	ldreq	r3, [r1, #20]
 8005ca8:	600f      	str	r7, [r1, #0]
 8005caa:	bf18      	it	ne
 8005cac:	2300      	movne	r3, #0
 8005cae:	eba6 0807 	sub.w	r8, r6, r7
 8005cb2:	608b      	str	r3, [r1, #8]
 8005cb4:	f1b8 0f00 	cmp.w	r8, #0
 8005cb8:	dde9      	ble.n	8005c8e <__sflush_r+0xae>
 8005cba:	6a21      	ldr	r1, [r4, #32]
 8005cbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005cbe:	4643      	mov	r3, r8
 8005cc0:	463a      	mov	r2, r7
 8005cc2:	4628      	mov	r0, r5
 8005cc4:	47b0      	blx	r6
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	dc08      	bgt.n	8005cdc <__sflush_r+0xfc>
 8005cca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cd2:	81a3      	strh	r3, [r4, #12]
 8005cd4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cdc:	4407      	add	r7, r0
 8005cde:	eba8 0800 	sub.w	r8, r8, r0
 8005ce2:	e7e7      	b.n	8005cb4 <__sflush_r+0xd4>
 8005ce4:	20400001 	.word	0x20400001

08005ce8 <_fflush_r>:
 8005ce8:	b538      	push	{r3, r4, r5, lr}
 8005cea:	690b      	ldr	r3, [r1, #16]
 8005cec:	4605      	mov	r5, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	b913      	cbnz	r3, 8005cf8 <_fflush_r+0x10>
 8005cf2:	2500      	movs	r5, #0
 8005cf4:	4628      	mov	r0, r5
 8005cf6:	bd38      	pop	{r3, r4, r5, pc}
 8005cf8:	b118      	cbz	r0, 8005d02 <_fflush_r+0x1a>
 8005cfa:	6a03      	ldr	r3, [r0, #32]
 8005cfc:	b90b      	cbnz	r3, 8005d02 <_fflush_r+0x1a>
 8005cfe:	f7ff f9af 	bl	8005060 <__sinit>
 8005d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0f3      	beq.n	8005cf2 <_fflush_r+0xa>
 8005d0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d0c:	07d0      	lsls	r0, r2, #31
 8005d0e:	d404      	bmi.n	8005d1a <_fflush_r+0x32>
 8005d10:	0599      	lsls	r1, r3, #22
 8005d12:	d402      	bmi.n	8005d1a <_fflush_r+0x32>
 8005d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d16:	f7ff fb9a 	bl	800544e <__retarget_lock_acquire_recursive>
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	f7ff ff5f 	bl	8005be0 <__sflush_r>
 8005d22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d24:	07da      	lsls	r2, r3, #31
 8005d26:	4605      	mov	r5, r0
 8005d28:	d4e4      	bmi.n	8005cf4 <_fflush_r+0xc>
 8005d2a:	89a3      	ldrh	r3, [r4, #12]
 8005d2c:	059b      	lsls	r3, r3, #22
 8005d2e:	d4e1      	bmi.n	8005cf4 <_fflush_r+0xc>
 8005d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d32:	f7ff fb8d 	bl	8005450 <__retarget_lock_release_recursive>
 8005d36:	e7dd      	b.n	8005cf4 <_fflush_r+0xc>

08005d38 <__swhatbuf_r>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d40:	2900      	cmp	r1, #0
 8005d42:	b096      	sub	sp, #88	@ 0x58
 8005d44:	4615      	mov	r5, r2
 8005d46:	461e      	mov	r6, r3
 8005d48:	da0d      	bge.n	8005d66 <__swhatbuf_r+0x2e>
 8005d4a:	89a3      	ldrh	r3, [r4, #12]
 8005d4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005d50:	f04f 0100 	mov.w	r1, #0
 8005d54:	bf14      	ite	ne
 8005d56:	2340      	movne	r3, #64	@ 0x40
 8005d58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005d5c:	2000      	movs	r0, #0
 8005d5e:	6031      	str	r1, [r6, #0]
 8005d60:	602b      	str	r3, [r5, #0]
 8005d62:	b016      	add	sp, #88	@ 0x58
 8005d64:	bd70      	pop	{r4, r5, r6, pc}
 8005d66:	466a      	mov	r2, sp
 8005d68:	f000 f848 	bl	8005dfc <_fstat_r>
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	dbec      	blt.n	8005d4a <__swhatbuf_r+0x12>
 8005d70:	9901      	ldr	r1, [sp, #4]
 8005d72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005d76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005d7a:	4259      	negs	r1, r3
 8005d7c:	4159      	adcs	r1, r3
 8005d7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d82:	e7eb      	b.n	8005d5c <__swhatbuf_r+0x24>

08005d84 <__smakebuf_r>:
 8005d84:	898b      	ldrh	r3, [r1, #12]
 8005d86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d88:	079d      	lsls	r5, r3, #30
 8005d8a:	4606      	mov	r6, r0
 8005d8c:	460c      	mov	r4, r1
 8005d8e:	d507      	bpl.n	8005da0 <__smakebuf_r+0x1c>
 8005d90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	6123      	str	r3, [r4, #16]
 8005d98:	2301      	movs	r3, #1
 8005d9a:	6163      	str	r3, [r4, #20]
 8005d9c:	b003      	add	sp, #12
 8005d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005da0:	ab01      	add	r3, sp, #4
 8005da2:	466a      	mov	r2, sp
 8005da4:	f7ff ffc8 	bl	8005d38 <__swhatbuf_r>
 8005da8:	9f00      	ldr	r7, [sp, #0]
 8005daa:	4605      	mov	r5, r0
 8005dac:	4639      	mov	r1, r7
 8005dae:	4630      	mov	r0, r6
 8005db0:	f7ff fbbc 	bl	800552c <_malloc_r>
 8005db4:	b948      	cbnz	r0, 8005dca <__smakebuf_r+0x46>
 8005db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dba:	059a      	lsls	r2, r3, #22
 8005dbc:	d4ee      	bmi.n	8005d9c <__smakebuf_r+0x18>
 8005dbe:	f023 0303 	bic.w	r3, r3, #3
 8005dc2:	f043 0302 	orr.w	r3, r3, #2
 8005dc6:	81a3      	strh	r3, [r4, #12]
 8005dc8:	e7e2      	b.n	8005d90 <__smakebuf_r+0xc>
 8005dca:	89a3      	ldrh	r3, [r4, #12]
 8005dcc:	6020      	str	r0, [r4, #0]
 8005dce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dd2:	81a3      	strh	r3, [r4, #12]
 8005dd4:	9b01      	ldr	r3, [sp, #4]
 8005dd6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005dda:	b15b      	cbz	r3, 8005df4 <__smakebuf_r+0x70>
 8005ddc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005de0:	4630      	mov	r0, r6
 8005de2:	f000 f81d 	bl	8005e20 <_isatty_r>
 8005de6:	b128      	cbz	r0, 8005df4 <__smakebuf_r+0x70>
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	f023 0303 	bic.w	r3, r3, #3
 8005dee:	f043 0301 	orr.w	r3, r3, #1
 8005df2:	81a3      	strh	r3, [r4, #12]
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	431d      	orrs	r5, r3
 8005df8:	81a5      	strh	r5, [r4, #12]
 8005dfa:	e7cf      	b.n	8005d9c <__smakebuf_r+0x18>

08005dfc <_fstat_r>:
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4d07      	ldr	r5, [pc, #28]	@ (8005e1c <_fstat_r+0x20>)
 8005e00:	2300      	movs	r3, #0
 8005e02:	4604      	mov	r4, r0
 8005e04:	4608      	mov	r0, r1
 8005e06:	4611      	mov	r1, r2
 8005e08:	602b      	str	r3, [r5, #0]
 8005e0a:	f7fc f998 	bl	800213e <_fstat>
 8005e0e:	1c43      	adds	r3, r0, #1
 8005e10:	d102      	bne.n	8005e18 <_fstat_r+0x1c>
 8005e12:	682b      	ldr	r3, [r5, #0]
 8005e14:	b103      	cbz	r3, 8005e18 <_fstat_r+0x1c>
 8005e16:	6023      	str	r3, [r4, #0]
 8005e18:	bd38      	pop	{r3, r4, r5, pc}
 8005e1a:	bf00      	nop
 8005e1c:	200003c0 	.word	0x200003c0

08005e20 <_isatty_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4d06      	ldr	r5, [pc, #24]	@ (8005e3c <_isatty_r+0x1c>)
 8005e24:	2300      	movs	r3, #0
 8005e26:	4604      	mov	r4, r0
 8005e28:	4608      	mov	r0, r1
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	f7fc f997 	bl	800215e <_isatty>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_isatty_r+0x1a>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_isatty_r+0x1a>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	200003c0 	.word	0x200003c0

08005e40 <_sbrk_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4d06      	ldr	r5, [pc, #24]	@ (8005e5c <_sbrk_r+0x1c>)
 8005e44:	2300      	movs	r3, #0
 8005e46:	4604      	mov	r4, r0
 8005e48:	4608      	mov	r0, r1
 8005e4a:	602b      	str	r3, [r5, #0]
 8005e4c:	f7fc f9a0 	bl	8002190 <_sbrk>
 8005e50:	1c43      	adds	r3, r0, #1
 8005e52:	d102      	bne.n	8005e5a <_sbrk_r+0x1a>
 8005e54:	682b      	ldr	r3, [r5, #0]
 8005e56:	b103      	cbz	r3, 8005e5a <_sbrk_r+0x1a>
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	bd38      	pop	{r3, r4, r5, pc}
 8005e5c:	200003c0 	.word	0x200003c0

08005e60 <_init>:
 8005e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e62:	bf00      	nop
 8005e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e66:	bc08      	pop	{r3}
 8005e68:	469e      	mov	lr, r3
 8005e6a:	4770      	bx	lr

08005e6c <_fini>:
 8005e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6e:	bf00      	nop
 8005e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e72:	bc08      	pop	{r3}
 8005e74:	469e      	mov	lr, r3
 8005e76:	4770      	bx	lr
