

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri Aug  9 20:56:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2_u50_ap_r25
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.702|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5261|  5261|  5261|  5261|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  5260|  5260|      1052|          -|          -|     5|    no    |
        | + Col_Loop       |  1050|  1050|       210|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   208|   208|        13|          -|          -|    16|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn_ap_lp/flat.cpp:6]   --->   Operation 20 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 22 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %6, label %Row_Loop_begin" [cnn_ap_lp/flat.cpp:6]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [cnn_ap_lp/flat.cpp:7]   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str10)" [cnn_ap_lp/flat.cpp:7]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn_ap_lp/flat.cpp:15]   --->   Operation 26 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i3 %r_0 to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 27 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_lp/flat.cpp:14]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i5 %tmp_s to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 29 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203_6, %zext_ln203_7" [cnn_ap_lp/flat.cpp:14]   --->   Operation 30 'add' 'add_ln203' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 31 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/flat.cpp:19]   --->   Operation 32 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 33 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn_ap_lp/flat.cpp:9]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 36 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_lp/flat.cpp:9]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/flat.cpp:9]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str111) nounwind" [cnn_ap_lp/flat.cpp:10]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str111)" [cnn_ap_lp/flat.cpp:10]   --->   Operation 40 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_1, 16" [cnn_ap_lp/flat.cpp:15]   --->   Operation 41 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i3 %c_0 to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 42 'zext' 'zext_ln203_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln203_4 = add i6 %zext_ln203_8, %add_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 43 'add' 'add_ln203_4' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_4, i4 0)" [cnn_ap_lp/flat.cpp:12]   --->   Operation 44 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 45 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str10, i32 %tmp)" [cnn_ap_lp/flat.cpp:18]   --->   Operation 46 'specregionend' 'empty_53' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/flat.cpp:6]   --->   Operation 47 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %5 ]" [cnn_ap_lp/flat.cpp:15]   --->   Operation 48 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %5 ]"   --->   Operation 49 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn_ap_lp/flat.cpp:12]   --->   Operation 50 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/flat.cpp:12]   --->   Operation 52 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %4" [cnn_ap_lp/flat.cpp:12]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i5 %f_0 to i10" [cnn_ap_lp/flat.cpp:14]   --->   Operation 54 'zext' 'zext_ln203_9' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.73ns)   --->   "%add_ln203_5 = add i10 %tmp_15_cast, %zext_ln203_9" [cnn_ap_lp/flat.cpp:14]   --->   Operation 55 'add' 'add_ln203_5' <Predicate = (!icmp_ln12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [13/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 56 'urem' 'urem_ln203' <Predicate = (!icmp_ln12)> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str111, i32 %tmp_7)" [cnn_ap_lp/flat.cpp:17]   --->   Operation 57 'specregionend' 'empty_52' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/flat.cpp:9]   --->   Operation 58 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 59 [12/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 59 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 60 [11/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 60 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 61 [10/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 61 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 62 [9/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 62 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 63 [8/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 63 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 64 [7/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 64 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 65 [6/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 65 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 66 [5/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 66 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 67 [4/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 67 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 68 [3/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 68 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i10 %add_ln203_5 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 69 'zext' 'zext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_10" [cnn_ap_lp/flat.cpp:14]   --->   Operation 70 'getelementptr' 'max_pool_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [2/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 71 'load' 'max_pool_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_15 : Operation 72 [2/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 72 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.70>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str212) nounwind" [cnn_ap_lp/flat.cpp:13]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 74 [1/2] (3.25ns)   --->   "%max_pool_out_V_load = load i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 74 'load' 'max_pool_out_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 75 [1/13] (3.44ns)   --->   "%urem_ln203 = urem i9 %i_2, 25" [cnn_ap_lp/flat.cpp:14]   --->   Operation 75 'urem' 'urem_ln203' <Predicate = true> <Delay = 3.44> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 12> <II = 6> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i9 %urem_ln203 to i6" [cnn_ap_lp/flat.cpp:14]   --->   Operation 76 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i9 %i_2 to i20" [cnn_ap_lp/flat.cpp:14]   --->   Operation 77 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln203 = mul i20 656, %zext_ln203_11" [cnn_ap_lp/flat.cpp:14]   --->   Operation 78 'mul' 'mul_ln203' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln203, i32 14, i32 19)" [cnn_ap_lp/flat.cpp:14]   --->   Operation 79 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %tmp_3 to i9" [cnn_ap_lp/flat.cpp:14]   --->   Operation 80 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i9 %sext_ln203 to i64" [cnn_ap_lp/flat.cpp:14]   --->   Operation 81 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%flat_array_0_V_addr = getelementptr [16 x i14]* %flat_array_0_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 82 'getelementptr' 'flat_array_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%flat_array_1_V_addr = getelementptr [16 x i14]* %flat_array_1_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 83 'getelementptr' 'flat_array_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%flat_array_2_V_addr = getelementptr [16 x i14]* %flat_array_2_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 84 'getelementptr' 'flat_array_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%flat_array_3_V_addr = getelementptr [16 x i14]* %flat_array_3_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 85 'getelementptr' 'flat_array_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%flat_array_4_V_addr = getelementptr [16 x i14]* %flat_array_4_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 86 'getelementptr' 'flat_array_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%flat_array_5_V_addr = getelementptr [16 x i14]* %flat_array_5_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 87 'getelementptr' 'flat_array_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%flat_array_6_V_addr = getelementptr [16 x i14]* %flat_array_6_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 88 'getelementptr' 'flat_array_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%flat_array_7_V_addr = getelementptr [16 x i14]* %flat_array_7_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 89 'getelementptr' 'flat_array_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%flat_array_8_V_addr = getelementptr [16 x i14]* %flat_array_8_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 90 'getelementptr' 'flat_array_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%flat_array_9_V_addr = getelementptr [16 x i14]* %flat_array_9_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 91 'getelementptr' 'flat_array_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%flat_array_10_V_add = getelementptr [16 x i14]* %flat_array_10_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 92 'getelementptr' 'flat_array_10_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%flat_array_11_V_add = getelementptr [16 x i14]* %flat_array_11_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 93 'getelementptr' 'flat_array_11_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%flat_array_12_V_add = getelementptr [16 x i14]* %flat_array_12_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 94 'getelementptr' 'flat_array_12_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%flat_array_13_V_add = getelementptr [16 x i14]* %flat_array_13_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 95 'getelementptr' 'flat_array_13_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%flat_array_14_V_add = getelementptr [16 x i14]* %flat_array_14_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 96 'getelementptr' 'flat_array_14_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%flat_array_15_V_add = getelementptr [16 x i14]* %flat_array_15_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 97 'getelementptr' 'flat_array_15_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "%flat_array_16_V_add = getelementptr [16 x i14]* %flat_array_16_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 98 'getelementptr' 'flat_array_16_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%flat_array_17_V_add = getelementptr [16 x i14]* %flat_array_17_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 99 'getelementptr' 'flat_array_17_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%flat_array_18_V_add = getelementptr [16 x i14]* %flat_array_18_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 100 'getelementptr' 'flat_array_18_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%flat_array_19_V_add = getelementptr [16 x i14]* %flat_array_19_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 101 'getelementptr' 'flat_array_19_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%flat_array_20_V_add = getelementptr [16 x i14]* %flat_array_20_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 102 'getelementptr' 'flat_array_20_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%flat_array_21_V_add = getelementptr [16 x i14]* %flat_array_21_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 103 'getelementptr' 'flat_array_21_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%flat_array_22_V_add = getelementptr [16 x i14]* %flat_array_22_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 104 'getelementptr' 'flat_array_22_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%flat_array_23_V_add = getelementptr [16 x i14]* %flat_array_23_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 105 'getelementptr' 'flat_array_23_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%flat_array_24_V_add = getelementptr [16 x i14]* %flat_array_24_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/flat.cpp:14]   --->   Operation 106 'getelementptr' 'flat_array_24_V_add' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (1.42ns)   --->   "switch i6 %trunc_ln203, label %branch24 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
  ]" [cnn_ap_lp/flat.cpp:14]   --->   Operation 107 'switch' <Predicate = true> <Delay = 1.42>
ST_16 : Operation 108 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_23_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 108 'store' <Predicate = (trunc_ln203 == 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 109 'br' <Predicate = (trunc_ln203 == 23)> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_22_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 110 'store' <Predicate = (trunc_ln203 == 22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 111 'br' <Predicate = (trunc_ln203 == 22)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_21_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 112 'store' <Predicate = (trunc_ln203 == 21)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 113 'br' <Predicate = (trunc_ln203 == 21)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_20_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 114 'store' <Predicate = (trunc_ln203 == 20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 115 'br' <Predicate = (trunc_ln203 == 20)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_19_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 116 'store' <Predicate = (trunc_ln203 == 19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 117 'br' <Predicate = (trunc_ln203 == 19)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_18_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 118 'store' <Predicate = (trunc_ln203 == 18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 119 'br' <Predicate = (trunc_ln203 == 18)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_17_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 120 'store' <Predicate = (trunc_ln203 == 17)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 121 'br' <Predicate = (trunc_ln203 == 17)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_16_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 122 'store' <Predicate = (trunc_ln203 == 16)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 123 'br' <Predicate = (trunc_ln203 == 16)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_15_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 124 'store' <Predicate = (trunc_ln203 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 125 'br' <Predicate = (trunc_ln203 == 15)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_14_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 126 'store' <Predicate = (trunc_ln203 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 127 'br' <Predicate = (trunc_ln203 == 14)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_13_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 128 'store' <Predicate = (trunc_ln203 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 129 'br' <Predicate = (trunc_ln203 == 13)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_12_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 130 'store' <Predicate = (trunc_ln203 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 131 'br' <Predicate = (trunc_ln203 == 12)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_11_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 132 'store' <Predicate = (trunc_ln203 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 133 'br' <Predicate = (trunc_ln203 == 11)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_10_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 134 'store' <Predicate = (trunc_ln203 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 135 'br' <Predicate = (trunc_ln203 == 10)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_9_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 136 'store' <Predicate = (trunc_ln203 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 137 'br' <Predicate = (trunc_ln203 == 9)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_8_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 138 'store' <Predicate = (trunc_ln203 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 139 'br' <Predicate = (trunc_ln203 == 8)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_7_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 140 'store' <Predicate = (trunc_ln203 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 141 'br' <Predicate = (trunc_ln203 == 7)> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_6_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 142 'store' <Predicate = (trunc_ln203 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 143 'br' <Predicate = (trunc_ln203 == 6)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_5_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 144 'store' <Predicate = (trunc_ln203 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 145 'br' <Predicate = (trunc_ln203 == 5)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_4_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 146 'store' <Predicate = (trunc_ln203 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 147 'br' <Predicate = (trunc_ln203 == 4)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_3_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 148 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 149 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_2_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 150 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 151 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_1_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 152 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 153 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_0_V_addr, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 154 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 155 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (2.32ns)   --->   "store i14 %max_pool_out_V_load, i14* %flat_array_24_V_add, align 2" [cnn_ap_lp/flat.cpp:14]   --->   Operation 156 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3 & trunc_ln203 != 4 & trunc_ln203 != 5 & trunc_ln203 != 6 & trunc_ln203 != 7 & trunc_ln203 != 8 & trunc_ln203 != 9 & trunc_ln203 != 10 & trunc_ln203 != 11 & trunc_ln203 != 12 & trunc_ln203 != 13 & trunc_ln203 != 14 & trunc_ln203 != 15 & trunc_ln203 != 16 & trunc_ln203 != 17 & trunc_ln203 != 18 & trunc_ln203 != 19 & trunc_ln203 != 20 & trunc_ln203 != 21 & trunc_ln203 != 22 & trunc_ln203 != 23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/flat.cpp:14]   --->   Operation 157 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3 & trunc_ln203 != 4 & trunc_ln203 != 5 & trunc_ln203 != 6 & trunc_ln203 != 7 & trunc_ln203 != 8 & trunc_ln203 != 9 & trunc_ln203 != 10 & trunc_ln203 != 11 & trunc_ln203 != 12 & trunc_ln203 != 13 & trunc_ln203 != 14 & trunc_ln203 != 15 & trunc_ln203 != 16 & trunc_ln203 != 17 & trunc_ln203 != 18 & trunc_ln203 != 19 & trunc_ln203 != 20 & trunc_ln203 != 21 & trunc_ln203 != 22 & trunc_ln203 != 23)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn_ap_lp/flat.cpp:15]   --->   Operation 158 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/flat.cpp:12]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/flat.cpp:15) [29]  (1.77 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_lp/flat.cpp:15) [29]  (0 ns)
	'add' operation ('i', cnn_ap_lp/flat.cpp:15) [38]  (1.82 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', cnn_ap_lp/flat.cpp:9) [46]  (0 ns)
	'add' operation ('add_ln203_4', cnn_ap_lp/flat.cpp:14) [56]  (1.83 ns)

 <State 4>: 3.44ns
The critical path consists of the following:
	'phi' operation ('i_2', cnn_ap_lp/flat.cpp:15) with incoming values : ('i', cnn_ap_lp/flat.cpp:15) ('add_ln15', cnn_ap_lp/flat.cpp:15) ('add_ln15_1', cnn_ap_lp/flat.cpp:15) [60]  (0 ns)
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 5>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 6>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 7>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 8>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 9>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 10>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 11>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 12>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 13>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 14>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 15>: 3.44ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', cnn_ap_lp/flat.cpp:14) [73]  (3.44 ns)

 <State 16>: 8.7ns
The critical path consists of the following:
	'mul' operation of DSP[76] ('mul_ln203', cnn_ap_lp/flat.cpp:14) [76]  (6.38 ns)
	'getelementptr' operation ('flat_array_14_V_add', cnn_ap_lp/flat.cpp:14) [94]  (0 ns)
	'store' operation ('store_ln14', cnn_ap_lp/flat.cpp:14) of variable 'max_pool_out_V_load', cnn_ap_lp/flat.cpp:14 on array 'flat_array_14_V' [134]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
