================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.4
  Build 1412921 on Wed Nov 18 09:58:55 AM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'sakthi' on host 'sakthi' (Windows NT_amd64 version 6.2) on Sat Jun 04 18:44:48 -0700 2016
            in directory 'C:/Users/Vikasini/Documents/GitHub/lib_convnet'
@I [HLS-10] Opening project 'C:/Users/Vikasini/Documents/GitHub/lib_convnet/convnet_cpp'.
@I [HLS-10] Adding design file 'convnet_cpp/weights.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/sm_module.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/myutils.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/myutils.cpp' to the project
@I [HLS-10] Adding design file 'convnet_cpp/matrixTemplate.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/inference.cpp' to the project
@I [HLS-10] Adding design file 'convnet_cpp/fc_module.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/conv.h' to the project
@I [HLS-10] Adding design file 'convnet_cpp/cnn.h' to the project
@I [HLS-10] Adding test bench file 'convnet_cpp/conv_test.cpp' to the project
@I [HLS-10] Opening solution 'C:/Users/Vikasini/Documents/GitHub/lib_convnet/convnet_cpp/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7vx690tffg1761-2'
   Compiling ../../../conv_test.cpp in debug mode
   Compiling ../../../inference.cpp in debug mode
   Compiling ../../../myutils.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado_HLS/2015.4/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls_half.h:40,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls/utils/x_hls_utils.h:37,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls_math.h:48,
                 from ../../../conv.h:4,
                 from ../../../conv_test.cpp:3:
C:/Xilinx/Vivado_HLS/2015.4/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined [enabled by default]
C:/Xilinx/Vivado_HLS/2015.4/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
In file included from C:/Xilinx/Vivado_HLS/2015.4/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls_half.h:40,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls/utils/x_hls_utils.h:37,
                 from C:/Xilinx/Vivado_HLS/2015.4/include/hls_math.h:48,
                 from ../../../conv.h:4,
                 from ../../../inference.cpp:2:
C:/Xilinx/Vivado_HLS/2015.4/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined [enabled by default]
C:/Xilinx/Vivado_HLS/2015.4/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
O/P: 7 TRUE 7 HW, 7 SW
Sim Completed
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'convnet_cpp/inference.cpp' ... 
@I [HLS-10] Analyzing design file 'convnet_cpp/myutils.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label1' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label2' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label3' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label4' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label5' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label6' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label7' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label8' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label9' does not exist in function 'inference'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'inference_label10' does not exist in function 'inference'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'relu' into 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' (convnet_cpp/conv.h:49).
@I [XFORM-603] Inlining function 'relu' into 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' (convnet_cpp/conv.h:49).
@I [XFORM-603] Inlining function 'relu' into 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' (convnet_cpp/conv.h:49).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'add<1, 84>28' into 'fc<1, 120, 120, 84, 1, 84, 1, 84>' (convnet_cpp/fc_module.h:13) automatically.
@I [XFORM-602] Inlining function 'sigmoid<1, 84>27' into 'fc<1, 120, 120, 84, 1, 84, 1, 84>' (convnet_cpp/fc_module.h:15) automatically.
@I [XFORM-602] Inlining function 'add<1, 10>26' into 'sm<1, 84, 84, 10, 1, 10, 1, 10>' (convnet_cpp/sm_module.h:36) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'mult_label4' (convnet_cpp/matrixTemplate.h:22) in function 'mult<1, 84, 84, 10>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'mult_label4' (convnet_cpp/matrixTemplate.h:22) in function 'mult<1, 120, 120, 84>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'conv2d_label0' (convnet_cpp/conv.h:27) in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'maxPoolNxN_label1' (convnet_cpp/conv.h:73) in function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'conv2d_label0' (convnet_cpp/conv.h:27) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'maxPoolNxN_label1' (convnet_cpp/conv.h:73) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'conv2d_label0' (convnet_cpp/conv.h:27) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (convnet_cpp/matrixTemplate.h:24) in function 'mult<1, 84, 84, 10>' completely.
@I [XFORM-501] Unrolling loop 'sigmoid_label8' (convnet_cpp/matrixTemplate.h:46) in function 'sigmoid<1, 84>' partially with a factor of 4.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (convnet_cpp/matrixTemplate.h:24) in function 'mult<1, 120, 120, 84>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (convnet_cpp/conv.h:32) in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1' (convnet_cpp/conv.h:34) in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1.1' (convnet_cpp/conv.h:35) in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (convnet_cpp/conv.h:75) in function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (convnet_cpp/conv.h:78) in function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1' (convnet_cpp/conv.h:79) in function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (convnet_cpp/conv.h:32) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1' (convnet_cpp/conv.h:34) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1.1' (convnet_cpp/conv.h:35) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (convnet_cpp/conv.h:75) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (convnet_cpp/conv.h:78) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1' (convnet_cpp/conv.h:79) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (convnet_cpp/conv.h:32) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1' (convnet_cpp/conv.h:34) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1.1.1' (convnet_cpp/conv.h:35) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' completely.
@I [XFORM-102] Partitioning array 'B5' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'B4' in dimension 1 automatically.
@I [XFORM-101] Partitioning array 'f1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'W4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'W5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'b1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'x_in' (convnet_cpp/inference.cpp:27) in dimension 1 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'convOutput1' (convnet_cpp/inference.cpp:28) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'poolOut1' (convnet_cpp/inference.cpp:31) in dimension 2 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'convOutput2' (convnet_cpp/inference.cpp:33) in dimension 2 with a cyclic factor 2.
@I [XFORM-101] Partitioning array 'poolOut2' (convnet_cpp/inference.cpp:36) in dimension 2 completely.
@I [XFORM-101] Partitioning array 'convOutput3'  in dimension 3 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'fcIn' (convnet_cpp/inference.cpp:43) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'fcOut4' (convnet_cpp/inference.cpp:44) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'smOut5' (convnet_cpp/inference.cpp:46) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'T' (convnet_cpp/sm_module.h:32) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'S' (convnet_cpp/sm_module.h:33) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'T' (convnet_cpp/fc_module.h:9) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'S' (convnet_cpp/fc_module.h:10) in dimension 2 with a cyclic factor 4.
@I [XFORM-101] Partitioning array 'f1.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f1.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f1.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f1.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f1.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'x_in.0' (convnet_cpp/inference.cpp:27) in dimension 2 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'x_in.1' (convnet_cpp/inference.cpp:27) in dimension 2 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'x_in.2' (convnet_cpp/inference.cpp:27) in dimension 2 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'x_in.3' (convnet_cpp/inference.cpp:27) in dimension 2 with a cyclic factor 5.
@I [XFORM-101] Partitioning array 'x_in.4' (convnet_cpp/inference.cpp:27) in dimension 2 with a cyclic factor 5.
@W [XFORM-104] Completely partitioning array 'fcIn' (convnet_cpp/inference.cpp:43) accessed through non-constant indices on dimension 1, which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
@I [XFORM-101] Partitioning array 'fcIn.0' (convnet_cpp/inference.cpp:43) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'smOut5.0' (convnet_cpp/inference.cpp:46) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'f1.0.0'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.0.1'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.0.2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.0.3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.0.4'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.1.0'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.1.1'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.1.2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.1.3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.1.4'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.2.0'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.2.1'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.2.2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.2.3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.2.4'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.3.0'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.3.1'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.3.2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.3.3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.3.4'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.4.0'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.4.1'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.4.2'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.4.3'  in dimension 2 completely.
@I [XFORM-101] Partitioning array 'f1.4.4'  in dimension 2 completely.
@I [XFORM-102] Partitioning array 'S.0' (convnet_cpp/fc_module.h:10) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.1' (convnet_cpp/fc_module.h:10) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.2' (convnet_cpp/fc_module.h:10) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.3' (convnet_cpp/fc_module.h:10) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'T.0' (convnet_cpp/sm_module.h:32) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'T.1' (convnet_cpp/sm_module.h:32) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'T.2' (convnet_cpp/sm_module.h:32) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'T.3' (convnet_cpp/sm_module.h:32) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.0' (convnet_cpp/sm_module.h:33) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.1' (convnet_cpp/sm_module.h:33) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.2' (convnet_cpp/sm_module.h:33) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'S.3' (convnet_cpp/sm_module.h:33) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'x_in.0.0' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.0.1' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.0.2' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.0.3' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.0.4' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.1.0' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.1.1' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.1.2' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.1.3' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.1.4' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.2.0' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.2.1' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.2.2' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.2.3' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.2.4' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.3.0' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.3.1' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.3.2' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.3.3' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.3.4' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.4.0' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.4.1' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.4.2' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.4.3' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'x_in.4.4' (convnet_cpp/inference.cpp:27) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'poolOut1.0' (convnet_cpp/inference.cpp:31) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'poolOut1.1' (convnet_cpp/inference.cpp:31) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'poolOut1.2' (convnet_cpp/inference.cpp:31) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'poolOut1.3' (convnet_cpp/inference.cpp:31) in dimension 3 automatically.
@I [XFORM-102] Partitioning array 'poolOut2.0' (convnet_cpp/inference.cpp:36) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'poolOut2.1' (convnet_cpp/inference.cpp:36) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'poolOut2.2' (convnet_cpp/inference.cpp:36) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'poolOut2.3' (convnet_cpp/inference.cpp:36) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'poolOut2.4' (convnet_cpp/inference.cpp:36) in dimension 2 automatically.
@I [XFORM-102] Partitioning array 'fcOut4.0' (convnet_cpp/inference.cpp:44) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'fcOut4.1' (convnet_cpp/inference.cpp:44) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'fcOut4.2' (convnet_cpp/inference.cpp:44) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'fcOut4.3' (convnet_cpp/inference.cpp:44) in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.0.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.1.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.2.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.3.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f2.4.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.0.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.1.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.2.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.3.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4.0' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4.1' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4.2' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4.3' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'f3.4.4' in dimension 1 automatically.
@I [XFORM-602] Inlining function 'sigmoid<1, 84>' into 'fc<1, 120, 120, 84, 1, 84, 1, 84>' (convnet_cpp/fc_module.h:15) automatically.
@I [XFORM-721] Changing loop 'Loop_1_proc' (convnet_cpp/inference.cpp:49) to a process function for dataflow in function 'inference'.
@I [XFORM-721] Changing loop 'Loop_inference_label11_proc' (convnet_cpp/inference.cpp:108) to a process function for dataflow in function 'inference'.
@I [XFORM-712] Applying dataflow to function 'inference' (convnet_cpp/inference.cpp:8), detected/extracted 9 process function(s):
	 'Loop_1_proc'
	 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>'
	 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'
	 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>'
	 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>'
	 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>'
	 'Loop_inference_label11_proc'
	 'fc<1, 120, 120, 84, 1, 84, 1, 84>'
	 'sm<1, 84, 84, 10, 1, 10, 1, 10>'.
@W [XFORM-561] Ignored multiple trip count directives for loop 'conv2d_label0' in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>'.
@W [XFORM-561] Ignored multiple trip count directives for loop 'inference_label0' in function 'Loop_1_proc'.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/sm_module.h:19:45) to (convnet_cpp/sm_module.h:20:4) in function 'softmax<1, 10>'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:73:82) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:80:7) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:80:7) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:80:7) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:80:7) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:80:7) to (convnet_cpp/conv.h:87:5) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/conv.h:27:102) to (convnet_cpp/conv.h:49:53) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>'... converting 901 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (convnet_cpp/matrixTemplate.h:53:2) to (convnet_cpp/matrixTemplate.h:53:1) in function 'add<1, 10>'... converting 6 basic blocks.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/sm_module.h:18:13) in function 'softmax<1, 10>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/conv.h:72:21) in function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/conv.h:72:21) in function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/conv.h:24:23) in function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1.1' (convnet_cpp/conv.h:26:21) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/conv.h:24:23) in function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1.1' (convnet_cpp/conv.h:26:21) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/conv.h:24:23) in function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>'.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (convnet_cpp/inference.cpp:49:16) in function 'Loop_1_proc'.
@W [XFORM-631] Renaming function 'conv2d<28, 28, 1, 5, 5, 28, 28, 6, 6>' (convnet_cpp/conv.h:24:9) into conv2d.
@W [XFORM-631] Renaming function 'maxPoolNxN<28, 28, 6, 14, 14, 6, 2, 2>' (convnet_cpp/conv.h:72:61) into maxPoolNxN.
@W [XFORM-631] Renaming function 'conv2d<14, 14, 6, 5, 5, 10, 10, 16, 16>' (convnet_cpp/conv.h:24:83) into conv2d.1.
@W [XFORM-631] Renaming function 'conv2d<5, 5, 16, 5, 5, 1, 1, 120, 120>' (convnet_cpp/conv.h:24:68) into conv2d.2.
@W [XFORM-631] Renaming function 'maxPoolNxN<10, 10, 16, 5, 5, 16, 2, 2>' (convnet_cpp/conv.h:72:61) into maxPoolNxN.1.
@W [XFORM-631] Renaming function 'sm<1, 84, 84, 10, 1, 10, 1, 10>' (convnet_cpp/sm_module.h:32:1) into sm.
@W [XFORM-631] Renaming function 'fc<1, 120, 120, 84, 1, 84, 1, 84>' (convnet_cpp/matrixTemplate.h:9:39) into fc.
@I [HLS-111] Elapsed time: 334.243 seconds; current memory usage: 393 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'inference' ...
@W [SYN-103] Legalizing function name 'inference_conv2d.1' to 'inference_conv2d_1'.
@W [SYN-103] Legalizing function name 'inference_maxPoolNxN.1' to 'inference_maxPoolNxN_1'.
@W [SYN-103] Legalizing function name 'inference_conv2d.2' to 'inference_conv2d_2'.
@W [SYN-103] Legalizing function name 'inference_mult<1, 120, 120, 84>' to 'inference_mult_1_120_120_84_s'.
@W [SYN-103] Legalizing function name 'inference_add<1, 84>' to 'inference_add_1_84_s'.
@W [SYN-103] Legalizing function name 'inference_mult<1, 84, 84, 10>' to 'inference_mult_1_84_84_10_s'.
@W [SYN-103] Legalizing function name 'inference_add<1, 10>' to 'inference_add_1_10_s'.
@W [SYN-103] Legalizing function name 'inference_softmax<1, 10>' to 'inference_softmax_1_10_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_inference_label0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 2.158 seconds; current memory usage: 400 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.677 seconds; current memory usage: 400 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_conv2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_L_conv2d_label0'.
@W [SCHED-69] Unable to schedule 'load' operation ('x_3_3_0_load_2', convnet_cpp/conv.h:42) on array 'x_3_3_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 7, Depth: 119.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 56.538 seconds; current memory usage: 438 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_conv2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 7.554 seconds; current memory usage: 441 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_maxPoolNxN' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_maxPoolNxN_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('x_0_load_4', convnet_cpp/conv.h:80) on array 'x_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 6, Depth: 10.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 6.66 seconds; current memory usage: 439 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_maxPoolNxN' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.482 seconds; current memory usage: 440 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_conv2d_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_L_conv2d_label0'.
@W [SCHED-69] Unable to schedule 'load' operation ('x_4_load_10', convnet_cpp/conv.h:42) on array 'x_4' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 15, Depth: 617.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1910.64 seconds; current memory usage: 465 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_conv2d_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 12.667 seconds; current memory usage: 469 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_maxPoolNxN_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_maxPoolNxN_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('x_0_load_4', convnet_cpp/conv.h:80) on array 'x_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 18.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 8.854 seconds; current memory usage: 479 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_maxPoolNxN_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 2.813 seconds; current memory usage: 481 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_conv2d_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_conv2d_label0'.
@W [SCHED-69] Unable to schedule 'load' operation ('x_0_0_load_2', convnet_cpp/conv.h:42) on array 'x_0_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 3, Depth: 1609.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 13.188 seconds; current memory usage: 494 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_conv2d_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 24.213 seconds; current memory usage: 519 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_Loop_inference_label11_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'inference_label11'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 10.104 seconds; current memory usage: 523 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_Loop_inference_label11_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.383 seconds; current memory usage: 523 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_mult_1_120_120_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'mult_label4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 485.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.127 seconds; current memory usage: 525 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_mult_1_120_120_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 4.304 seconds; current memory usage: 529 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_add_1_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'add_label6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.75 seconds; current memory usage: 531 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_add_1_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.62 seconds; current memory usage: 531 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_fc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'sigmoid_label8'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 21.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.779 seconds; current memory usage: 531 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_fc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 2.499 seconds; current memory usage: 532 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_mult_1_84_84_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'mult_label4'.
@W [SCHED-69] Unable to schedule 'load' operation ('A_0_0_load_2', convnet_cpp/matrixTemplate.h:25) on array 'A_0_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 11, Depth: 341.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 4.968 seconds; current memory usage: 535 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_mult_1_84_84_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 4.281 seconds; current memory usage: 538 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_add_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'add_label6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 3.481 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_add_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.421 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_softmax_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'L_softmax_label7'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.468 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_softmax_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.466 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference_sm' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.491 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference_sm' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.578 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'inference' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.542 seconds; current memory usage: 539 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'inference' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 10.022 seconds; current memory usage: 544 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_Loop_1_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_urem_5ns_4ns_5_9': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_Loop_1_proc'.
@I [HLS-111] Elapsed time: 5.332 seconds; current memory usage: 547 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_conv2d' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'inference_fmul_32ns_32ns_32_2_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_mux_6to1_sel3_32_1': 26 instance(s).
@I [RTGEN-100] Generating core module 'inference_urem_5ns_4ns_5_9': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_urem_7ns_4ns_7_11': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_conv2d'.
@I [HLS-111] Elapsed time: 2.574 seconds; current memory usage: 559 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_maxPoolNxN' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_urem_4ns_4ns_4_8': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_maxPoolNxN'.
@I [HLS-111] Elapsed time: 12.935 seconds; current memory usage: 563 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_conv2d_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 11 instance(s).
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'inference_fmul_32ns_32ns_32_2_max_dsp': 10 instance(s).
@I [RTGEN-100] Generating core module 'inference_urem_4ns_4ns_4_8': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_conv2d_1'.
@I [HLS-111] Elapsed time: 13.345 seconds; current memory usage: 586 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_maxPoolNxN_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_maxPoolNxN_1'.
@I [HLS-111] Elapsed time: 18.965 seconds; current memory usage: 595 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_conv2d_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 134 instance(s).
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'inference_fmul_32ns_32ns_32_2_max_dsp': 134 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_conv2d_2'.
@I [HLS-111] Elapsed time: 572.275 seconds; current memory usage: 784 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_Loop_inference_label11_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_Loop_inference_label11_proc'.
@I [HLS-111] Elapsed time: 26.468 seconds; current memory usage: 823 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_mult_1_120_120_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 120 instance(s).
@I [RTGEN-100] Generating core module 'inference_fmul_32ns_32ns_32_2_max_dsp': 120 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_mult_1_120_120_84_s'.
@I [HLS-111] Elapsed time: 22.377 seconds; current memory usage: 826 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_add_1_84_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'inference_mux_4to1_sel2_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_add_1_84_s'.
@I [HLS-111] Elapsed time: 5.693 seconds; current memory usage: 826 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_fc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_fdiv_32ns_32ns_32_8': 4 instance(s).
@I [RTGEN-100] Generating core module 'inference_fexp_32ns_32ns_32_6_full_dsp': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_fc'.
@I [HLS-111] Elapsed time: 2.063 seconds; current memory usage: 827 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_mult_1_84_84_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'inference_fmul_32ns_32ns_32_2_max_dsp': 8 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_mult_1_84_84_10_s'.
@I [HLS-111] Elapsed time: 16.965 seconds; current memory usage: 829 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_add_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fadd_32ns_32ns_32_4_full_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_add_1_10_s'.
@I [HLS-111] Elapsed time: 3.431 seconds; current memory usage: 829 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_softmax_1_10_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'inference_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'inference_softmax_1_10_s'.
@I [HLS-111] Elapsed time: 0.825 seconds; current memory usage: 829 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference_sm' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'inference_sm'.
@I [HLS-111] Elapsed time: 2.042 seconds; current memory usage: 830 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'inference' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'inference/inputImage' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'inference/outDigit' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'inference' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'inference'.
@I [HLS-111] Elapsed time: 60.053 seconds; current memory usage: 843 MB.
@I [RTMG-282] Generating pipelined core: 'inference_urem_5ns_4ns_5_9_div'
@I [RTMG-282] Generating pipelined core: 'inference_urem_7ns_4ns_7_11_div'
@I [RTMG-282] Generating pipelined core: 'inference_urem_4ns_4ns_4_8_div'
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_0_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_0_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_0_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_0_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_0_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_1_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_1_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_1_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_1_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_1_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_2_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_2_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_2_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_2_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_2_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_3_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_3_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_3_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_3_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_3_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_0_4_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_1_4_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_2_4_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_3_4_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_f2_4_4_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_1_b2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_0_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_0_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_0_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_0_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_0_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_1_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_1_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_1_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_1_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_1_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_2_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_2_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_2_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_2_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_2_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_3_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_3_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_3_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_3_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_3_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_0_4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_1_4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_2_4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_3_4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_f3_4_4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_conv2d_2_b3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_1_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_2_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_3_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_5_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_6_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_7_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_8_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_9_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_10_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_11_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_12_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_13_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_14_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_15_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_16_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_17_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_18_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_19_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_20_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_21_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_22_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_23_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_24_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_25_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_26_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_27_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_28_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_29_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_30_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_31_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_32_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_33_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_34_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_35_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_36_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_37_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_38_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_39_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_40_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_41_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_42_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_43_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_44_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_45_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_46_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_47_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_48_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_49_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_50_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_51_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_52_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_53_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_54_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_55_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_56_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_57_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_58_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_59_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_60_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_61_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_62_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_63_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_64_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_65_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_66_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_67_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_68_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_69_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_70_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_71_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_72_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_73_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_74_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_75_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_76_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_77_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_78_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_79_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_80_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_81_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_82_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_83_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_84_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_85_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_86_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_87_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_88_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_89_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_90_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_91_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_92_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_93_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_94_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_95_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_96_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_97_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_98_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_99_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_100_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_101_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_102_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_103_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_104_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_105_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_106_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_107_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_108_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_109_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_110_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_111_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_112_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_113_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_114_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_115_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_116_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_117_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_120_120_84_s_W4_118_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'inference_add_1_84_s_B4_0_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'inference_fc_T_0_ram' using distributed RAMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_0_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_1_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_4_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_5_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_6_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_7_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_8_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_9_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_10_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_11_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_12_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_13_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_14_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_15_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_16_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_17_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_18_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_19_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_20_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_21_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_22_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_23_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_24_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_25_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_26_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_27_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_28_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_29_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_30_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_31_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_32_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_33_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_34_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_35_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_36_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_37_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_38_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_39_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_40_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_41_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_42_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_43_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_44_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_45_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_46_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_47_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_48_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_49_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_50_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_51_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_52_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_53_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_54_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_55_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_56_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_57_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_58_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_59_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_60_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_61_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_62_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_63_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_64_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_65_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_66_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_67_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_68_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_69_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_70_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_71_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_72_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_73_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_74_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_75_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_76_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_77_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_78_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_79_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_80_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_81_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_82_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_mult_1_84_84_10_s_W5_83_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'inference_add_1_10_s_B5_0_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'inference_sm_T_0_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'inference_sm_T_2_0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'inference_x_in_0_0_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_x_in_0_3_0_memcore_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'inference_x_in_3_3_0_memcore_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'inference_convOutput1_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_poolOut1_0_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_poolOut1_4_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_convOutput2_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_poolOut2_0_0_memcore_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'inference_convOutput3_0_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'inference_fcOut4_0_0_memcore_ram' using distributed RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_0' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_1' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_2' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_3' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_4' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_5' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_6' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_7' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_8' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_9' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_10' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_11' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_12' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_13' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_14' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_15' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_16' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_17' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_18' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_19' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_20' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_21' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_22' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_23' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_24' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_25' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_26' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_27' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_28' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_29' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_30' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_31' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_32' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_33' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_34' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_35' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_36' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_37' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_38' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_39' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_40' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_41' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_42' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_43' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_44' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_45' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_46' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_47' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_48' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_49' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_50' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_51' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_52' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_53' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_54' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_55' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_56' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_57' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_58' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_59' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_60' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_61' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_62' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_63' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_64' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_65' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_66' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_67' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_68' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_69' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_70' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_71' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_72' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_73' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_74' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_75' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_76' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_77' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_78' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_79' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_80' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_81' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_82' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_83' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_84' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_85' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_86' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_87' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_88' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_89' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_90' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_91' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_92' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_93' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_94' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_95' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_96' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_97' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_98' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_99' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_100' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_101' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_102' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_103' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_104' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_105' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_106' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_107' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_108' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_109' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_110' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_111' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_112' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_113' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_114' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_115' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_116' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_117' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_118' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_inference_fcIn_0_119' using Shift Registers.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'inference'.
@I [WVHDL-304] Generating RTL VHDL for 'inference'.
@I [WVLOG-307] Generating RTL Verilog for 'inference'.
@E [SIM-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
error deleting "sim/verilog": permission denied
@E [SIM-4] *** C/RTL co-simulation finished: FAIL ***
command 'ap_source' returned error code
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

@I [HLS-112] Total elapsed time: 3318.127 seconds; peak memory usage: 843 MB.
