INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/git/de1-project/UART/UART/UART.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
