// Seed: 3059118931
module module_0 (
    id_1
);
  input wire id_1;
  wire  id_2;
  uwire id_3;
  wire  id_4;
  always $display(-1'b0, id_1, 1, 1 ? 1 : -1, -1);
  logic [7:0] id_5, id_6;
  wire id_7, id_8;
  assign id_5[1] = -1;
  id_9(
      .id_0(id_6), .id_1(id_3 ^ -1'b0), .id_2(id_7)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_24;
  module_0 modCall_1 (id_7);
  always begin : LABEL_0
    id_11 <= -1;
  end
  wire id_25, id_26, id_27;
  wire id_28;
  xnor primCall (
      id_20,
      id_7,
      id_23,
      id_15,
      id_2,
      id_1,
      id_6,
      id_3,
      id_22,
      id_10,
      id_5,
      id_4,
      id_16,
      id_9,
      id_24
  );
  wire id_29, id_30;
endmodule
