<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="yourcpu_test_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_BranchComp_sv " />
            <top_module name="glbl" />
            <top_module name="yourcpu_test_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="168400001fs"></ZoomEndTime>
      <Cursor1Time time="415000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="147"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wave_markers>
      <marker time="700000000" label="" />
   </wave_markers>
   <wvobject fp_name="/yourcpu_test_top/yourcpu_io/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/yourcpu_io/reset_n" type="logic">
      <obj_property name="ElementShortName">reset_n</obj_property>
      <obj_property name="ObjectShortName">reset_n</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/regfile/RegWEn" type="logic">
      <obj_property name="ElementShortName">RegWEn</obj_property>
      <obj_property name="ObjectShortName">RegWEn</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/alu/out_Alu" type="array">
      <obj_property name="ElementShortName">out_Alu[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_Alu[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/regfile/AddrD" type="array">
      <obj_property name="ElementShortName">AddrD[4:0]</obj_property>
      <obj_property name="ObjectShortName">AddrD[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/regfile/AddrA" type="array">
      <obj_property name="ElementShortName">AddrA[4:0]</obj_property>
      <obj_property name="ObjectShortName">AddrA[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/regfile/AddrB" type="array">
      <obj_property name="ElementShortName">AddrB[4:0]</obj_property>
      <obj_property name="ObjectShortName">AddrB[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/regfile/DataD" type="array">
      <obj_property name="ElementShortName">DataD[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataD[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/imem/address" type="array">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/immgen/out" type="array">
      <obj_property name="ElementShortName">out[31:0]</obj_property>
      <obj_property name="ObjectShortName">out[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/Dmem/Data_R" type="array">
      <obj_property name="ElementShortName">Data_R[31:0]</obj_property>
      <obj_property name="ObjectShortName">Data_R[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/Dmem/MemRW" type="logic">
      <obj_property name="ElementShortName">MemRW</obj_property>
      <obj_property name="ObjectShortName">MemRW</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/Dmem/Addr" type="array">
      <obj_property name="ElementShortName">Addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">Addr[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/Dmem/DataW" type="array">
      <obj_property name="ElementShortName">DataW[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataW[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/Dmem/RAM" type="array">
      <obj_property name="ElementShortName">RAM[0:255][7:0]</obj_property>
      <obj_property name="ObjectShortName">RAM[0:255][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/yourcpu_test_top/DUT/datapath/imem/out_Imem" type="array">
      <obj_property name="ElementShortName">out_Imem[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_Imem[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
</wave_config>
