                   SYNTHESIS REPORT
====================Information====================
commit date: Mon_Dec_27_20:10:22_2021_+0800
top_name: ysyx_210760
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
1. Error: no files matched glob pattern "/home/fangwenji/prj/coosca/lib_data/ccsdb/*"
Warnings
****** Message Summary: 1 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
258279.6  258279.6  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
25753  25753  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210760
Date   : Wed Dec 29 20:35:16 2021
****************************************
    
Number of ports:                         8738
Number of nets:                         33983
Number of cells:                        26010
Number of combinational cells:          21832
Number of sequential cells:              3921
Number of macros/black boxes:               0
Number of buf/inv:                       5357
Number of references:                       5
Combinational area:             158051.653892
Buf/Inv area:                    24929.902316
Noncombinational area:          100227.947369
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                258279.601260
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
ysyx_210760                       258279.6013    100.0     774.6048       0.0000  0.0000  ysyx_210760
core                              249885.3596     96.7       0.0000       0.0000  0.0000  ysyx_210760_Core_0
core/csr                           41799.0740     16.2   25434.2023   16364.8717  0.0000  ysyx_210760_CSR_0
core/decode                        22819.9111      8.8   22819.9111       0.0000  0.0000  ysyx_210760_Decode_0
core/dr                             3768.1297      1.5    1262.7672    2505.3625  0.0000  ysyx_210760_DR_0
core/er                            14400.1187      5.6    4716.2136    9683.9051  0.0000  ysyx_210760_ER_0
core/ex                            25586.1647      9.9   25586.1647       0.0000  0.0000  ysyx_210760_Execution_0
core/fetch                          5392.6480      2.1    3706.2688    1686.3793  0.0000  ysyx_210760_InstFetch_0
core/lr                            15251.3771      5.9    5030.8968   10220.4803  0.0000  ysyx_210760_LR_0
core/lsu                            7931.6304      3.1    7906.0792      25.5512  0.0000  ysyx_210760_LSU_0
core/rf                           101184.0983     39.2   50490.5158   50693.5825  0.0000  ysyx_210760_RegFile_0
core/wb                             2233.7128      0.9    2233.7128       0.0000  0.0000  ysyx_210760_WB_0
core/wr                             9518.4946      3.7    3129.3496    6389.1450  0.0000  ysyx_210760_WR_0
s_a_brid                            3317.6216      1.3    2421.9848     895.6368  0.0000  ysyx_210760_S_A_BRIDGE_0
u_axi_rw                            4302.0153      1.7    2538.9824    1763.0329  0.0000  ysyx_210760_AXI_RW_0
--------------------------------  -----------  -------  -----------  -----------  ------  ------------------------
Total                                                   158051.6539  100227.9474  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210760
Date   : Wed Dec 29 20:35:14 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: core/wr/io_wr_to_wb_inst_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/fetch/pc_reg_13_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/wr/io_wr_to_wb_inst_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/wr/io_wr_to_wb_inst_r_reg_8_/Q (LVT_DQHDV1)      0.0964    0.2459     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (net)             2                 0.0000     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (ysyx_210760_WR_0)                  0.0000     0.2459 f
  core/wr_io_wr_to_wb_inst[8] (net)                               0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (ysyx_210760_WB_0)                 0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (net)                              0.0000     0.2459 f
  core/wb/U72/A2 (LVT_NOR2HDV2)                         0.0964    0.0000     0.2459 f
  core/wb/U72/ZN (LVT_NOR2HDV2)                         0.1009    0.0819     0.3278 r
  core/wb/n13 (net)                             1                 0.0000     0.3278 r
  core/wb/U73/A4 (LVT_NAND4HDV2)                        0.1009    0.0000     0.3278 r
  core/wb/U73/ZN (LVT_NAND4HDV2)                        0.1211    0.1088     0.4366 f
  core/wb/n21 (net)                             1                 0.0000     0.4366 f
  core/wb/U4/A1 (LVT_NOR3HDV2)                          0.1211    0.0000     0.4366 f
  core/wb/U4/ZN (LVT_NOR3HDV2)                          0.1823    0.1160     0.5526 r
  core/wb/n22 (net)                             1                 0.0000     0.5526 r
  core/wb/U78/A2 (LVT_AOI21HDV2)                        0.1823    0.0000     0.5526 r
  core/wb/U78/ZN (LVT_AOI21HDV2)                        0.1554    0.1303     0.6828 f
  core/wb/n25 (net)                             5                 0.0000     0.6828 f
  core/wb/U17/A1 (LVT_AND2HDV2)                         0.1554    0.0000     0.6828 f
  core/wb/U17/Z (LVT_AND2HDV2)                          0.0519    0.1391     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (net)           2                 0.0000     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (ysyx_210760_WB_0)                0.0000     0.8219 f
  core/wb_io_wb_to_csr_csrop[3] (net)                             0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (ysyx_210760_CSR_0)              0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (net)                            0.0000     0.8219 f
  core/csr/U18/I (LVT_INHDV1)                           0.0519    0.0000     0.8219 f
  core/csr/U18/ZN (LVT_INHDV1)                          0.1031    0.0726     0.8946 r
  core/csr/n24 (net)                            3                 0.0000     0.8946 r
  core/csr/U77/A1 (LVT_NAND4HDV2)                       0.1031    0.0000     0.8946 r
  core/csr/U77/ZN (LVT_NAND4HDV2)                       0.1237    0.0921     0.9867 f
  core/csr/n19 (net)                            1                 0.0000     0.9867 f
  core/csr/U201/A1 (LVT_NAND2HDV2)                      0.1237    0.0000     0.9867 f
  core/csr/U201/ZN (LVT_NAND2HDV2)                      0.1052    0.0848     1.0715 r
  core/csr/n607 (net)                           2                 0.0000     1.0715 r
  core/csr/U50/I (LVT_INHDV2)                           0.1052    0.0000     1.0715 r
  core/csr/U50/ZN (LVT_INHDV2)                          0.0531    0.0480     1.1195 f
  core/csr/n21 (net)                            1                 0.0000     1.1195 f
  core/csr/U203/A1 (LVT_NAND2HDV4)                      0.0531    0.0000     1.1195 f
  core/csr/U203/ZN (LVT_NAND2HDV4)                      0.0842    0.0574     1.1769 r
  core/csr/io_csr_to_id_csr_jump (net)          2                 0.0000     1.1769 r
  core/csr/io_csr_to_id_csr_jump (ysyx_210760_CSR_0)              0.0000     1.1769 r
  core/csr_io_csr_to_id_csr_jump (net)                            0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (ysyx_210760_Decode_0)        0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (net)                         0.0000     1.1769 r
  core/decode/U1518/I (LVT_BUFHDV16)                    0.0842    0.0000     1.1769 r
  core/decode/U1518/Z (LVT_BUFHDV16)                    0.1454    0.1416     1.3186 r
  core/decode/io_intr_flush (net)              50                 0.0000     1.3186 r
  core/decode/io_intr_flush (ysyx_210760_Decode_0)                0.0000     1.3186 r
  core/decode_io_intr_flush (net)                                 0.0000     1.3186 r
  core/lsu/io_flush (ysyx_210760_LSU_0)                           0.0000     1.3186 r
  core/lsu/io_flush (net)                                         0.0000     1.3186 r
  core/lsu/U122/I (LVT_INHDV6)                          0.1454    0.0000     1.3186 r
  core/lsu/U122/ZN (LVT_INHDV6)                         0.0498    0.0420     1.3606 f
  core/lsu/n734 (net)                           2                 0.0000     1.3606 f
  core/lsu/U192/A1 (LVT_NAND2HDV4)                      0.0498    0.0000     1.3606 f
  core/lsu/U192/ZN (LVT_NAND2HDV4)                      0.0695    0.0481     1.4087 r
  core/lsu/n343 (net)                           2                 0.0000     1.4087 r
  core/lsu/U193/B1 (LVT_INOR2HDV4)                      0.0695    0.0000     1.4087 r
  core/lsu/U193/ZN (LVT_INOR2HDV4)                      0.1167    0.0890     1.4978 f
  core/lsu/io_lsu_to_csr_save (net)            10                 0.0000     1.4978 f
  core/lsu/U194/B1 (LVT_INOR2HDV2)                      0.1167    0.0000     1.4978 f
  core/lsu/U194/ZN (LVT_INOR2HDV2)                      0.1095    0.0888     1.5866 r
  core/lsu/io_lsu_to_wb_rf_w (net)              2                 0.0000     1.5866 r
  core/lsu/U50/A1 (LVT_AND2HDV2)                        0.1095    0.0000     1.5866 r
  core/lsu/U50/Z (LVT_AND2HDV2)                         0.0504    0.1095     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (net)                1                 0.0000     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (ysyx_210760_LSU_0)                    0.0000     1.6961 r
  core/lsu_io_lsu_fwd_rf_w (net)                                  0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (ysyx_210760_Decode_0)              0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (net)                               0.0000     1.6961 r
  core/decode/U16/I (LVT_INHDV1)                        0.0504    0.0000     1.6961 r
  core/decode/U16/ZN (LVT_INHDV1)                       0.0354    0.0348     1.7309 f
  core/decode/n33 (net)                         1                 0.0000     1.7309 f
  core/decode/U26/B (LVT_AOI31HDV2)                     0.0354    0.0000     1.7309 f
  core/decode/U26/ZN (LVT_AOI31HDV2)                    0.2243    0.1327     1.8636 r
  core/decode/n75 (net)                         2                 0.0000     1.8636 r
  core/decode/U330/A3 (LVT_NAND4HDV2)                   0.2243    0.0000     1.8636 r
  core/decode/U330/ZN (LVT_NAND4HDV2)                   0.2051    0.1674     2.0310 f
  core/decode/n1447 (net)                       4                 0.0000     2.0310 f
  core/decode/U20/A1 (LVT_NAND2HDV1)                    0.2051    0.0000     2.0310 f
  core/decode/U20/ZN (LVT_NAND2HDV1)                    0.1197    0.1007     2.1317 r
  core/decode/n64 (net)                         1                 0.0000     2.1317 r
  core/decode/U393/I (LVT_INHDV4)                       0.1197    0.0000     2.1317 r
  core/decode/U393/ZN (LVT_INHDV4)                      0.0716    0.0627     2.1944 f
  core/decode/n111 (net)                        6                 0.0000     2.1944 f
  core/decode/U23/I (LVT_INHDV6)                        0.0716    0.0000     2.1944 f
  core/decode/U23/ZN (LVT_INHDV6)                       0.2098    0.1350     2.3293 r
  core/decode/n3 (net)                         34                 0.0000     2.3293 r
  core/decode/U348/A2 (LVT_OAI22HDV1)                   0.2098    0.0000     2.3293 r
  core/decode/U348/ZN (LVT_OAI22HDV1)                   0.1109    0.1005     2.4298 f
  core/decode/n172 (net)                        1                 0.0000     2.4298 f
  core/decode/U509/B (LVT_AOI21HDV1)                    0.1109    0.0000     2.4298 f
  core/decode/U509/ZN (LVT_AOI21HDV1)                   0.1528    0.1066     2.5365 r
  core/decode/n173 (net)                        1                 0.0000     2.5365 r
  core/decode/U21/A2 (LVT_NAND2HDV2)                    0.1528    0.0000     2.5365 r
  core/decode/U21/ZN (LVT_NAND2HDV2)                    0.1153    0.0967     2.6332 f
  core/decode/n1341 (net)                       6                 0.0000     2.6332 f
  core/decode/U510/I (LVT_INHDV1)                       0.1153    0.0000     2.6332 f
  core/decode/U510/ZN (LVT_INHDV1)                      0.1278    0.0990     2.7322 r
  core/decode/n1787 (net)                       4                 0.0000     2.7322 r
  core/decode/U528/A1 (LVT_OAI211HDV1)                  0.1278    0.0000     2.7322 r
  core/decode/U528/ZN (LVT_OAI211HDV1)                  0.1179    0.0984     2.8306 f
  core/decode/n191 (net)                        1                 0.0000     2.8306 f
  core/decode/U529/A2 (LVT_NAND2HDV1)                   0.1179    0.0000     2.8306 f
  core/decode/U529/ZN (LVT_NAND2HDV1)                   0.0729    0.0656     2.8962 r
  core/decode/n214 (net)                        1                 0.0000     2.8962 r
  core/decode/U558/A1 (LVT_NAND3HDV1)                   0.0729    0.0000     2.8962 r
  core/decode/U558/ZN (LVT_NAND3HDV1)                   0.1070    0.0732     2.9694 f
  core/decode/n237 (net)                        1                 0.0000     2.9694 f
  core/decode/U587/A1 (LVT_AOI21HDV1)                   0.1070    0.0000     2.9694 f
  core/decode/U587/ZN (LVT_AOI21HDV1)                   0.1340    0.1033     3.0727 r
  core/decode/n299 (net)                        1                 0.0000     3.0727 r
  core/decode/U670/A1 (LVT_OAI21HDV1)                   0.1340    0.0000     3.0727 r
  core/decode/U670/ZN (LVT_OAI21HDV1)                   0.0765    0.0695     3.1422 f
  core/decode/n300 (net)                        1                 0.0000     3.1422 f
  core/decode/U671/I (LVT_INHDV1)                       0.0765    0.0000     3.1422 f
  core/decode/U671/ZN (LVT_INHDV1)                      0.0524    0.0472     3.1894 r
  core/decode/n347 (net)                        1                 0.0000     3.1894 r
  core/decode/U732/A1 (LVT_OAI21HDV1)                   0.0524    0.0000     3.1894 r
  core/decode/U732/ZN (LVT_OAI21HDV1)                   0.0793    0.0586     3.2480 f
  core/decode/n348 (net)                        1                 0.0000     3.2480 f
  core/decode/U733/I (LVT_INHDV1)                       0.0793    0.0000     3.2480 f
  core/decode/U733/ZN (LVT_INHDV1)                      0.0599    0.0537     3.3017 r
  core/decode/n401 (net)                        1                 0.0000     3.3017 r
  core/decode/U808/A1 (LVT_OAI21HDV2)                   0.0599    0.0000     3.3017 r
  core/decode/U808/ZN (LVT_OAI21HDV2)                   0.0725    0.0543     3.3560 f
  core/decode/n469 (net)                        1                 0.0000     3.3560 f
  core/decode/U896/A1 (LVT_AOI31HDV1)                   0.0725    0.0000     3.3560 f
  core/decode/U896/ZN (LVT_AOI31HDV1)                   0.1525    0.1021     3.4581 r
  core/decode/n536 (net)                        1                 0.0000     3.4581 r
  core/decode/U982/A1 (LVT_OAI21HDV1)                   0.1525    0.0000     3.4581 r
  core/decode/U982/ZN (LVT_OAI21HDV1)                   0.0869    0.0772     3.5353 f
  core/decode/n603 (net)                        1                 0.0000     3.5353 f
  core/decode/U1059/A1 (LVT_AOI31HDV2)                  0.0869    0.0000     3.5353 f
  core/decode/U1059/ZN (LVT_AOI31HDV2)                  0.1342    0.0905     3.6258 r
  core/decode/n677 (net)                        1                 0.0000     3.6258 r
  core/decode/U1157/A1 (LVT_OAI21HDV1)                  0.1342    0.0000     3.6258 r
  core/decode/U1157/ZN (LVT_OAI21HDV1)                  0.0872    0.0751     3.7009 f
  core/decode/n697 (net)                        1                 0.0000     3.7009 f
  core/decode/U1182/A1 (LVT_NAND2HDV2)                  0.0872    0.0000     3.7009 f
  core/decode/U1182/ZN (LVT_NAND2HDV2)                  0.0581    0.0490     3.7499 r
  core/decode/n753 (net)                        1                 0.0000     3.7499 r
  core/decode/U1219/A1 (LVT_NAND2HDV2)                  0.0581    0.0000     3.7499 r
  core/decode/U1219/ZN (LVT_NAND2HDV2)                  0.0584    0.0449     3.7947 f
  core/decode/n761 (net)                        1                 0.0000     3.7947 f
  core/decode/U1230/B1 (LVT_AOI22HDV2)                  0.0584    0.0000     3.7947 f
  core/decode/U1230/ZN (LVT_AOI22HDV2)                  0.1545    0.0831     3.8778 r
  core/decode/n771 (net)                        1                 0.0000     3.8778 r
  core/decode/U1234/A1 (LVT_OAI22HDV2)                  0.1545    0.0000     3.8778 r
  core/decode/U1234/ZN (LVT_OAI22HDV2)                  0.1066    0.0762     3.9540 f
  core/decode/n772 (net)                        1                 0.0000     3.9540 f
  core/decode/U1235/B1 (LVT_AOI22HDV2)                  0.1066    0.0000     3.9540 f
  core/decode/U1235/ZN (LVT_AOI22HDV2)                  0.1650    0.0962     4.0502 r
  core/decode/n783 (net)                        1                 0.0000     4.0502 r
  core/decode/U1237/B1 (LVT_IOA22HDV2)                  0.1650    0.0000     4.0502 r
  core/decode/U1237/ZN (LVT_IOA22HDV2)                  0.0870    0.0705     4.1207 f
  core/decode/n784 (net)                        1                 0.0000     4.1207 f
  core/decode/U1238/B1 (LVT_AOI22HDV2)                  0.0870    0.0000     4.1207 f
  core/decode/U1238/ZN (LVT_AOI22HDV2)                  0.1602    0.0912     4.2118 r
  core/decode/n794 (net)                        1                 0.0000     4.2118 r
  core/decode/U1240/B1 (LVT_IOA22HDV2)                  0.1602    0.0000     4.2118 r
  core/decode/U1240/ZN (LVT_IOA22HDV2)                  0.0932    0.0700     4.2818 f
  core/decode/n795 (net)                        1                 0.0000     4.2818 f
  core/decode/U1241/B1 (LVT_AOI22HDV2)                  0.0932    0.0000     4.2818 f
  core/decode/U1241/ZN (LVT_AOI22HDV2)                  0.1561    0.0928     4.3745 r
  core/decode/n808 (net)                        1                 0.0000     4.3745 r
  core/decode/U1242/B1 (LVT_IOA22HDV2)                  0.1561    0.0000     4.3745 r
  core/decode/U1242/ZN (LVT_IOA22HDV2)                  0.0791    0.0695     4.4441 f
  core/decode/n809 (net)                        1                 0.0000     4.4441 f
  core/decode/U13/B1 (LVT_AOI22HDV2)                    0.0791    0.0000     4.4441 f
  core/decode/U13/ZN (LVT_AOI22HDV2)                    0.1540    0.0882     4.5323 r
  core/decode/n810 (net)                        1                 0.0000     4.5323 r
  core/decode/U1243/A1 (LVT_OAI22HDV2)                  0.1540    0.0000     4.5323 r
  core/decode/U1243/ZN (LVT_OAI22HDV2)                  0.0925    0.0774     4.6097 f
  core/decode/n811 (net)                        1                 0.0000     4.6097 f
  core/decode/U1244/B (LVT_OAI21HDV2)                   0.0925    0.0000     4.6097 f
  core/decode/U1244/ZN (LVT_OAI21HDV2)                  0.1414    0.0538     4.6635 r
  core/decode/n812 (net)                        1                 0.0000     4.6635 r
  core/decode/U147/B (LVT_IOA21HDV2)                    0.1414    0.0000     4.6635 r
  core/decode/U147/ZN (LVT_IOA21HDV2)                   0.0846    0.0749     4.7384 f
  core/decode/n815 (net)                        1                 0.0000     4.7384 f
  core/decode/U1246/B (LVT_OAI211HDV4)                  0.0846    0.0000     4.7384 f
  core/decode/U1246/ZN (LVT_OAI211HDV4)                 0.1623    0.0537     4.7921 r
  core/decode/n1262 (net)                       1                 0.0000     4.7921 r
  core/decode/U1517/A1 (LVT_NAND3HDV4)                  0.1623    0.0000     4.7921 r
  core/decode/U1517/ZN (LVT_NAND3HDV4)                  0.1207    0.0999     4.8920 f
  core/decode/io_id_to_if_jump (net)            4                 0.0000     4.8920 f
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     4.8920 f
  core/decode_io_id_to_if_jump (net)                              0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (net)                               0.0000     4.8920 f
  core/fetch/U93/A1 (LVT_AND2HDV8)                      0.1207    0.0000     4.8920 f
  core/fetch/U93/Z (LVT_AND2HDV8)                       0.0347    0.1050     4.9970 f
  core/fetch/io_ds_stall (net)                  2                 0.0000     4.9970 f
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     4.9970 f
  core/fetch_io_ds_stall (net)                                    0.0000     4.9970 f
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     4.9970 f
  core/decode/io_ds_stall (net)                                   0.0000     4.9970 f
  core/decode/U2593/A1 (LVT_AND2HDV8)                   0.0347    0.0000     4.9970 f
  core/decode/U2593/Z (LVT_AND2HDV8)                    0.0418    0.0854     5.0824 f
  core/decode/io_csr_stall (net)                2                 0.0000     5.0824 f
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.0824 f
  core/decode_io_csr_stall (net)                                  0.0000     5.0824 f
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.0824 f
  core/wb/io_csr_stall (net)                                      0.0000     5.0824 f
  core/wb/U315/A1 (LVT_NAND2HDV4)                       0.0418    0.0000     5.0824 f
  core/wb/U315/ZN (LVT_NAND2HDV4)                       0.0864    0.0468     5.1292 r
  core/wb/io_ws_allowin (net)                   4                 0.0000     5.1292 r
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.1292 r
  core/wb_io_ws_allowin (net)                                     0.0000     5.1292 r
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.1292 r
  core/lsu/io_ws_allowin (net)                                    0.0000     5.1292 r
  core/lsu/U38/A1 (LVT_NAND2HDV2)                       0.0864    0.0000     5.1292 r
  core/lsu/U38/ZN (LVT_NAND2HDV2)                       0.0737    0.0643     5.1935 f
  core/lsu/n424 (net)                           1                 0.0000     5.1935 f
  core/lsu/U37/A1 (LVT_NAND2HDV4)                       0.0737    0.0000     5.1935 f
  core/lsu/U37/ZN (LVT_NAND2HDV4)                       0.0864    0.0620     5.2554 r
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.2554 r
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.2554 r
  core/lsu_io_ls_allowin (net)                                    0.0000     5.2554 r
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.2554 r
  core/ex/io_ls_allowin (net)                                     0.0000     5.2554 r
  core/ex/U636/I (LVT_INHDV4)                           0.0864    0.0000     5.2554 r
  core/ex/U636/ZN (LVT_INHDV4)                          0.0353    0.0327     5.2881 f
  core/ex/n15 (net)                             1                 0.0000     5.2881 f
  core/ex/U41/A1 (LVT_NAND2HDV4)                        0.0353    0.0000     5.2881 f
  core/ex/U41/ZN (LVT_NAND2HDV4)                        0.0852    0.0523     5.3404 r
  core/ex/io_es_allowin (net)                   4                 0.0000     5.3404 r
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.3404 r
  core/ex_io_es_allowin (net)                                     0.0000     5.3404 r
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.3404 r
  core/decode/io_es_allowin (net)                                 0.0000     5.3404 r
  core/decode/U35/A1 (LVT_NAND2HDV2)                    0.0852    0.0000     5.3404 r
  core/decode/U35/ZN (LVT_NAND2HDV2)                    0.0876    0.0641     5.4045 f
  core/decode/n1454 (net)                       1                 0.0000     5.4045 f
  core/decode/U396/A1 (LVT_NAND2HDV4)                   0.0876    0.0000     5.4045 f
  core/decode/U396/ZN (LVT_NAND2HDV4)                   0.1342    0.0832     5.4876 r
  core/decode/io_ds_allowin (net)               8                 0.0000     5.4876 r
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.4876 r
  core/decode_io_ds_allowin (net)                                 0.0000     5.4876 r
  core/fetch/io_ds_allowin (ysyx_210760_InstFetch_0)              0.0000     5.4876 r
  core/fetch/io_ds_allowin (net)                                  0.0000     5.4876 r
  core/fetch/U49/A1 (LVT_NAND2HDV1)                     0.1342    0.0000     5.4876 r
  core/fetch/U49/ZN (LVT_NAND2HDV1)                     0.0853    0.0732     5.5609 f
  core/fetch/n15 (net)                          2                 0.0000     5.5609 f
  core/fetch/U5/A1 (LVT_AND2HDV1)                       0.0853    0.0000     5.5609 f
  core/fetch/U5/Z (LVT_AND2HDV1)                        0.0853    0.1495     5.7104 f
  core/fetch/n53 (net)                          2                 0.0000     5.7104 f
  core/fetch/U4/I (LVT_INHDV3)                          0.0853    0.0000     5.7104 f
  core/fetch/U4/ZN (LVT_INHDV3)                         0.3529    0.2140     5.9244 r
  core/fetch/n298 (net)                        26                 0.0000     5.9244 r
  core/fetch/U371/B1 (LVT_INOR2HDV1)                    0.3529    0.0000     5.9244 r
  core/fetch/U371/ZN (LVT_INOR2HDV1)                    0.1001    0.0687     5.9931 f
  core/fetch/n306 (net)                         1                 0.0000     5.9931 f
  core/fetch/U372/C (LVT_AOI211HDV1)                    0.1001    0.0000     5.9931 f
  core/fetch/U372/ZN (LVT_AOI211HDV1)                   0.2364    0.1432     6.1363 r
  core/fetch/n308 (net)                         1                 0.0000     6.1363 r
  core/fetch/U373/B (LVT_IOA21HDV1)                     0.2364    0.0000     6.1363 r
  core/fetch/U373/ZN (LVT_IOA21HDV1)                    0.0753    0.0637     6.2000 f
  core/fetch/n197 (net)                         1                 0.0000     6.2000 f
  core/fetch/pc_reg_13_/D (LVT_DQHDV1)                  0.0753    0.0000     6.2000 f
  data arrival time                                                          6.2000
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/fetch/pc_reg_13_/CK (LVT_DQHDV1)                           0.0000     6.3500 r
  library setup time                                             -0.1491     6.2009
  data required time                                                         6.2009
  ------------------------------------------------------------------------------------
  data required time                                                         6.2009
  data arrival time                                                         -6.2000
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
  Startpoint: core/wr/io_wr_to_wb_inst_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/fetch/pc_reg_20_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/wr/io_wr_to_wb_inst_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/wr/io_wr_to_wb_inst_r_reg_8_/Q (LVT_DQHDV1)      0.0964    0.2459     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (net)             2                 0.0000     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (ysyx_210760_WR_0)                  0.0000     0.2459 f
  core/wr_io_wr_to_wb_inst[8] (net)                               0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (ysyx_210760_WB_0)                 0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (net)                              0.0000     0.2459 f
  core/wb/U72/A2 (LVT_NOR2HDV2)                         0.0964    0.0000     0.2459 f
  core/wb/U72/ZN (LVT_NOR2HDV2)                         0.1009    0.0819     0.3278 r
  core/wb/n13 (net)                             1                 0.0000     0.3278 r
  core/wb/U73/A4 (LVT_NAND4HDV2)                        0.1009    0.0000     0.3278 r
  core/wb/U73/ZN (LVT_NAND4HDV2)                        0.1211    0.1088     0.4366 f
  core/wb/n21 (net)                             1                 0.0000     0.4366 f
  core/wb/U4/A1 (LVT_NOR3HDV2)                          0.1211    0.0000     0.4366 f
  core/wb/U4/ZN (LVT_NOR3HDV2)                          0.1823    0.1160     0.5526 r
  core/wb/n22 (net)                             1                 0.0000     0.5526 r
  core/wb/U78/A2 (LVT_AOI21HDV2)                        0.1823    0.0000     0.5526 r
  core/wb/U78/ZN (LVT_AOI21HDV2)                        0.1554    0.1303     0.6828 f
  core/wb/n25 (net)                             5                 0.0000     0.6828 f
  core/wb/U17/A1 (LVT_AND2HDV2)                         0.1554    0.0000     0.6828 f
  core/wb/U17/Z (LVT_AND2HDV2)                          0.0519    0.1391     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (net)           2                 0.0000     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (ysyx_210760_WB_0)                0.0000     0.8219 f
  core/wb_io_wb_to_csr_csrop[3] (net)                             0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (ysyx_210760_CSR_0)              0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (net)                            0.0000     0.8219 f
  core/csr/U18/I (LVT_INHDV1)                           0.0519    0.0000     0.8219 f
  core/csr/U18/ZN (LVT_INHDV1)                          0.1031    0.0726     0.8946 r
  core/csr/n24 (net)                            3                 0.0000     0.8946 r
  core/csr/U77/A1 (LVT_NAND4HDV2)                       0.1031    0.0000     0.8946 r
  core/csr/U77/ZN (LVT_NAND4HDV2)                       0.1237    0.0921     0.9867 f
  core/csr/n19 (net)                            1                 0.0000     0.9867 f
  core/csr/U201/A1 (LVT_NAND2HDV2)                      0.1237    0.0000     0.9867 f
  core/csr/U201/ZN (LVT_NAND2HDV2)                      0.1052    0.0848     1.0715 r
  core/csr/n607 (net)                           2                 0.0000     1.0715 r
  core/csr/U50/I (LVT_INHDV2)                           0.1052    0.0000     1.0715 r
  core/csr/U50/ZN (LVT_INHDV2)                          0.0531    0.0480     1.1195 f
  core/csr/n21 (net)                            1                 0.0000     1.1195 f
  core/csr/U203/A1 (LVT_NAND2HDV4)                      0.0531    0.0000     1.1195 f
  core/csr/U203/ZN (LVT_NAND2HDV4)                      0.0842    0.0574     1.1769 r
  core/csr/io_csr_to_id_csr_jump (net)          2                 0.0000     1.1769 r
  core/csr/io_csr_to_id_csr_jump (ysyx_210760_CSR_0)              0.0000     1.1769 r
  core/csr_io_csr_to_id_csr_jump (net)                            0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (ysyx_210760_Decode_0)        0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (net)                         0.0000     1.1769 r
  core/decode/U1518/I (LVT_BUFHDV16)                    0.0842    0.0000     1.1769 r
  core/decode/U1518/Z (LVT_BUFHDV16)                    0.1454    0.1416     1.3186 r
  core/decode/io_intr_flush (net)              50                 0.0000     1.3186 r
  core/decode/io_intr_flush (ysyx_210760_Decode_0)                0.0000     1.3186 r
  core/decode_io_intr_flush (net)                                 0.0000     1.3186 r
  core/lsu/io_flush (ysyx_210760_LSU_0)                           0.0000     1.3186 r
  core/lsu/io_flush (net)                                         0.0000     1.3186 r
  core/lsu/U122/I (LVT_INHDV6)                          0.1454    0.0000     1.3186 r
  core/lsu/U122/ZN (LVT_INHDV6)                         0.0498    0.0420     1.3606 f
  core/lsu/n734 (net)                           2                 0.0000     1.3606 f
  core/lsu/U192/A1 (LVT_NAND2HDV4)                      0.0498    0.0000     1.3606 f
  core/lsu/U192/ZN (LVT_NAND2HDV4)                      0.0695    0.0481     1.4087 r
  core/lsu/n343 (net)                           2                 0.0000     1.4087 r
  core/lsu/U193/B1 (LVT_INOR2HDV4)                      0.0695    0.0000     1.4087 r
  core/lsu/U193/ZN (LVT_INOR2HDV4)                      0.1167    0.0890     1.4978 f
  core/lsu/io_lsu_to_csr_save (net)            10                 0.0000     1.4978 f
  core/lsu/U194/B1 (LVT_INOR2HDV2)                      0.1167    0.0000     1.4978 f
  core/lsu/U194/ZN (LVT_INOR2HDV2)                      0.1095    0.0888     1.5866 r
  core/lsu/io_lsu_to_wb_rf_w (net)              2                 0.0000     1.5866 r
  core/lsu/U50/A1 (LVT_AND2HDV2)                        0.1095    0.0000     1.5866 r
  core/lsu/U50/Z (LVT_AND2HDV2)                         0.0504    0.1095     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (net)                1                 0.0000     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (ysyx_210760_LSU_0)                    0.0000     1.6961 r
  core/lsu_io_lsu_fwd_rf_w (net)                                  0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (ysyx_210760_Decode_0)              0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (net)                               0.0000     1.6961 r
  core/decode/U16/I (LVT_INHDV1)                        0.0504    0.0000     1.6961 r
  core/decode/U16/ZN (LVT_INHDV1)                       0.0354    0.0348     1.7309 f
  core/decode/n33 (net)                         1                 0.0000     1.7309 f
  core/decode/U26/B (LVT_AOI31HDV2)                     0.0354    0.0000     1.7309 f
  core/decode/U26/ZN (LVT_AOI31HDV2)                    0.2243    0.1327     1.8636 r
  core/decode/n75 (net)                         2                 0.0000     1.8636 r
  core/decode/U330/A3 (LVT_NAND4HDV2)                   0.2243    0.0000     1.8636 r
  core/decode/U330/ZN (LVT_NAND4HDV2)                   0.2051    0.1674     2.0310 f
  core/decode/n1447 (net)                       4                 0.0000     2.0310 f
  core/decode/U20/A1 (LVT_NAND2HDV1)                    0.2051    0.0000     2.0310 f
  core/decode/U20/ZN (LVT_NAND2HDV1)                    0.1197    0.1007     2.1317 r
  core/decode/n64 (net)                         1                 0.0000     2.1317 r
  core/decode/U393/I (LVT_INHDV4)                       0.1197    0.0000     2.1317 r
  core/decode/U393/ZN (LVT_INHDV4)                      0.0716    0.0627     2.1944 f
  core/decode/n111 (net)                        6                 0.0000     2.1944 f
  core/decode/U23/I (LVT_INHDV6)                        0.0716    0.0000     2.1944 f
  core/decode/U23/ZN (LVT_INHDV6)                       0.2098    0.1350     2.3293 r
  core/decode/n3 (net)                         34                 0.0000     2.3293 r
  core/decode/U348/A2 (LVT_OAI22HDV1)                   0.2098    0.0000     2.3293 r
  core/decode/U348/ZN (LVT_OAI22HDV1)                   0.1109    0.1005     2.4298 f
  core/decode/n172 (net)                        1                 0.0000     2.4298 f
  core/decode/U509/B (LVT_AOI21HDV1)                    0.1109    0.0000     2.4298 f
  core/decode/U509/ZN (LVT_AOI21HDV1)                   0.1528    0.1066     2.5365 r
  core/decode/n173 (net)                        1                 0.0000     2.5365 r
  core/decode/U21/A2 (LVT_NAND2HDV2)                    0.1528    0.0000     2.5365 r
  core/decode/U21/ZN (LVT_NAND2HDV2)                    0.1153    0.0967     2.6332 f
  core/decode/n1341 (net)                       6                 0.0000     2.6332 f
  core/decode/U510/I (LVT_INHDV1)                       0.1153    0.0000     2.6332 f
  core/decode/U510/ZN (LVT_INHDV1)                      0.1278    0.0990     2.7322 r
  core/decode/n1787 (net)                       4                 0.0000     2.7322 r
  core/decode/U528/A1 (LVT_OAI211HDV1)                  0.1278    0.0000     2.7322 r
  core/decode/U528/ZN (LVT_OAI211HDV1)                  0.1179    0.0984     2.8306 f
  core/decode/n191 (net)                        1                 0.0000     2.8306 f
  core/decode/U529/A2 (LVT_NAND2HDV1)                   0.1179    0.0000     2.8306 f
  core/decode/U529/ZN (LVT_NAND2HDV1)                   0.0729    0.0656     2.8962 r
  core/decode/n214 (net)                        1                 0.0000     2.8962 r
  core/decode/U558/A1 (LVT_NAND3HDV1)                   0.0729    0.0000     2.8962 r
  core/decode/U558/ZN (LVT_NAND3HDV1)                   0.1070    0.0732     2.9694 f
  core/decode/n237 (net)                        1                 0.0000     2.9694 f
  core/decode/U587/A1 (LVT_AOI21HDV1)                   0.1070    0.0000     2.9694 f
  core/decode/U587/ZN (LVT_AOI21HDV1)                   0.1340    0.1033     3.0727 r
  core/decode/n299 (net)                        1                 0.0000     3.0727 r
  core/decode/U670/A1 (LVT_OAI21HDV1)                   0.1340    0.0000     3.0727 r
  core/decode/U670/ZN (LVT_OAI21HDV1)                   0.0765    0.0695     3.1422 f
  core/decode/n300 (net)                        1                 0.0000     3.1422 f
  core/decode/U671/I (LVT_INHDV1)                       0.0765    0.0000     3.1422 f
  core/decode/U671/ZN (LVT_INHDV1)                      0.0524    0.0472     3.1894 r
  core/decode/n347 (net)                        1                 0.0000     3.1894 r
  core/decode/U732/A1 (LVT_OAI21HDV1)                   0.0524    0.0000     3.1894 r
  core/decode/U732/ZN (LVT_OAI21HDV1)                   0.0793    0.0586     3.2480 f
  core/decode/n348 (net)                        1                 0.0000     3.2480 f
  core/decode/U733/I (LVT_INHDV1)                       0.0793    0.0000     3.2480 f
  core/decode/U733/ZN (LVT_INHDV1)                      0.0599    0.0537     3.3017 r
  core/decode/n401 (net)                        1                 0.0000     3.3017 r
  core/decode/U808/A1 (LVT_OAI21HDV2)                   0.0599    0.0000     3.3017 r
  core/decode/U808/ZN (LVT_OAI21HDV2)                   0.0725    0.0543     3.3560 f
  core/decode/n469 (net)                        1                 0.0000     3.3560 f
  core/decode/U896/A1 (LVT_AOI31HDV1)                   0.0725    0.0000     3.3560 f
  core/decode/U896/ZN (LVT_AOI31HDV1)                   0.1525    0.1021     3.4581 r
  core/decode/n536 (net)                        1                 0.0000     3.4581 r
  core/decode/U982/A1 (LVT_OAI21HDV1)                   0.1525    0.0000     3.4581 r
  core/decode/U982/ZN (LVT_OAI21HDV1)                   0.0869    0.0772     3.5353 f
  core/decode/n603 (net)                        1                 0.0000     3.5353 f
  core/decode/U1059/A1 (LVT_AOI31HDV2)                  0.0869    0.0000     3.5353 f
  core/decode/U1059/ZN (LVT_AOI31HDV2)                  0.1342    0.0905     3.6258 r
  core/decode/n677 (net)                        1                 0.0000     3.6258 r
  core/decode/U1157/A1 (LVT_OAI21HDV1)                  0.1342    0.0000     3.6258 r
  core/decode/U1157/ZN (LVT_OAI21HDV1)                  0.0872    0.0751     3.7009 f
  core/decode/n697 (net)                        1                 0.0000     3.7009 f
  core/decode/U1182/A1 (LVT_NAND2HDV2)                  0.0872    0.0000     3.7009 f
  core/decode/U1182/ZN (LVT_NAND2HDV2)                  0.0581    0.0490     3.7499 r
  core/decode/n753 (net)                        1                 0.0000     3.7499 r
  core/decode/U1219/A1 (LVT_NAND2HDV2)                  0.0581    0.0000     3.7499 r
  core/decode/U1219/ZN (LVT_NAND2HDV2)                  0.0584    0.0449     3.7947 f
  core/decode/n761 (net)                        1                 0.0000     3.7947 f
  core/decode/U1230/B1 (LVT_AOI22HDV2)                  0.0584    0.0000     3.7947 f
  core/decode/U1230/ZN (LVT_AOI22HDV2)                  0.1545    0.0831     3.8778 r
  core/decode/n771 (net)                        1                 0.0000     3.8778 r
  core/decode/U1234/A1 (LVT_OAI22HDV2)                  0.1545    0.0000     3.8778 r
  core/decode/U1234/ZN (LVT_OAI22HDV2)                  0.1066    0.0762     3.9540 f
  core/decode/n772 (net)                        1                 0.0000     3.9540 f
  core/decode/U1235/B1 (LVT_AOI22HDV2)                  0.1066    0.0000     3.9540 f
  core/decode/U1235/ZN (LVT_AOI22HDV2)                  0.1650    0.0962     4.0502 r
  core/decode/n783 (net)                        1                 0.0000     4.0502 r
  core/decode/U1237/B1 (LVT_IOA22HDV2)                  0.1650    0.0000     4.0502 r
  core/decode/U1237/ZN (LVT_IOA22HDV2)                  0.0870    0.0705     4.1207 f
  core/decode/n784 (net)                        1                 0.0000     4.1207 f
  core/decode/U1238/B1 (LVT_AOI22HDV2)                  0.0870    0.0000     4.1207 f
  core/decode/U1238/ZN (LVT_AOI22HDV2)                  0.1602    0.0912     4.2118 r
  core/decode/n794 (net)                        1                 0.0000     4.2118 r
  core/decode/U1240/B1 (LVT_IOA22HDV2)                  0.1602    0.0000     4.2118 r
  core/decode/U1240/ZN (LVT_IOA22HDV2)                  0.0932    0.0700     4.2818 f
  core/decode/n795 (net)                        1                 0.0000     4.2818 f
  core/decode/U1241/B1 (LVT_AOI22HDV2)                  0.0932    0.0000     4.2818 f
  core/decode/U1241/ZN (LVT_AOI22HDV2)                  0.1561    0.0928     4.3745 r
  core/decode/n808 (net)                        1                 0.0000     4.3745 r
  core/decode/U1242/B1 (LVT_IOA22HDV2)                  0.1561    0.0000     4.3745 r
  core/decode/U1242/ZN (LVT_IOA22HDV2)                  0.0791    0.0695     4.4441 f
  core/decode/n809 (net)                        1                 0.0000     4.4441 f
  core/decode/U13/B1 (LVT_AOI22HDV2)                    0.0791    0.0000     4.4441 f
  core/decode/U13/ZN (LVT_AOI22HDV2)                    0.1540    0.0882     4.5323 r
  core/decode/n810 (net)                        1                 0.0000     4.5323 r
  core/decode/U1243/A1 (LVT_OAI22HDV2)                  0.1540    0.0000     4.5323 r
  core/decode/U1243/ZN (LVT_OAI22HDV2)                  0.0925    0.0774     4.6097 f
  core/decode/n811 (net)                        1                 0.0000     4.6097 f
  core/decode/U1244/B (LVT_OAI21HDV2)                   0.0925    0.0000     4.6097 f
  core/decode/U1244/ZN (LVT_OAI21HDV2)                  0.1414    0.0538     4.6635 r
  core/decode/n812 (net)                        1                 0.0000     4.6635 r
  core/decode/U147/B (LVT_IOA21HDV2)                    0.1414    0.0000     4.6635 r
  core/decode/U147/ZN (LVT_IOA21HDV2)                   0.0846    0.0749     4.7384 f
  core/decode/n815 (net)                        1                 0.0000     4.7384 f
  core/decode/U1246/B (LVT_OAI211HDV4)                  0.0846    0.0000     4.7384 f
  core/decode/U1246/ZN (LVT_OAI211HDV4)                 0.1623    0.0537     4.7921 r
  core/decode/n1262 (net)                       1                 0.0000     4.7921 r
  core/decode/U1517/A1 (LVT_NAND3HDV4)                  0.1623    0.0000     4.7921 r
  core/decode/U1517/ZN (LVT_NAND3HDV4)                  0.1207    0.0999     4.8920 f
  core/decode/io_id_to_if_jump (net)            4                 0.0000     4.8920 f
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     4.8920 f
  core/decode_io_id_to_if_jump (net)                              0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (net)                               0.0000     4.8920 f
  core/fetch/U93/A1 (LVT_AND2HDV8)                      0.1207    0.0000     4.8920 f
  core/fetch/U93/Z (LVT_AND2HDV8)                       0.0347    0.1050     4.9970 f
  core/fetch/io_ds_stall (net)                  2                 0.0000     4.9970 f
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     4.9970 f
  core/fetch_io_ds_stall (net)                                    0.0000     4.9970 f
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     4.9970 f
  core/decode/io_ds_stall (net)                                   0.0000     4.9970 f
  core/decode/U2593/A1 (LVT_AND2HDV8)                   0.0347    0.0000     4.9970 f
  core/decode/U2593/Z (LVT_AND2HDV8)                    0.0418    0.0854     5.0824 f
  core/decode/io_csr_stall (net)                2                 0.0000     5.0824 f
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.0824 f
  core/decode_io_csr_stall (net)                                  0.0000     5.0824 f
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.0824 f
  core/wb/io_csr_stall (net)                                      0.0000     5.0824 f
  core/wb/U315/A1 (LVT_NAND2HDV4)                       0.0418    0.0000     5.0824 f
  core/wb/U315/ZN (LVT_NAND2HDV4)                       0.0864    0.0468     5.1292 r
  core/wb/io_ws_allowin (net)                   4                 0.0000     5.1292 r
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.1292 r
  core/wb_io_ws_allowin (net)                                     0.0000     5.1292 r
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.1292 r
  core/lsu/io_ws_allowin (net)                                    0.0000     5.1292 r
  core/lsu/U38/A1 (LVT_NAND2HDV2)                       0.0864    0.0000     5.1292 r
  core/lsu/U38/ZN (LVT_NAND2HDV2)                       0.0737    0.0643     5.1935 f
  core/lsu/n424 (net)                           1                 0.0000     5.1935 f
  core/lsu/U37/A1 (LVT_NAND2HDV4)                       0.0737    0.0000     5.1935 f
  core/lsu/U37/ZN (LVT_NAND2HDV4)                       0.0864    0.0620     5.2554 r
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.2554 r
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.2554 r
  core/lsu_io_ls_allowin (net)                                    0.0000     5.2554 r
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.2554 r
  core/ex/io_ls_allowin (net)                                     0.0000     5.2554 r
  core/ex/U636/I (LVT_INHDV4)                           0.0864    0.0000     5.2554 r
  core/ex/U636/ZN (LVT_INHDV4)                          0.0353    0.0327     5.2881 f
  core/ex/n15 (net)                             1                 0.0000     5.2881 f
  core/ex/U41/A1 (LVT_NAND2HDV4)                        0.0353    0.0000     5.2881 f
  core/ex/U41/ZN (LVT_NAND2HDV4)                        0.0852    0.0523     5.3404 r
  core/ex/io_es_allowin (net)                   4                 0.0000     5.3404 r
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.3404 r
  core/ex_io_es_allowin (net)                                     0.0000     5.3404 r
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.3404 r
  core/decode/io_es_allowin (net)                                 0.0000     5.3404 r
  core/decode/U35/A1 (LVT_NAND2HDV2)                    0.0852    0.0000     5.3404 r
  core/decode/U35/ZN (LVT_NAND2HDV2)                    0.0876    0.0641     5.4045 f
  core/decode/n1454 (net)                       1                 0.0000     5.4045 f
  core/decode/U396/A1 (LVT_NAND2HDV4)                   0.0876    0.0000     5.4045 f
  core/decode/U396/ZN (LVT_NAND2HDV4)                   0.1342    0.0832     5.4876 r
  core/decode/io_ds_allowin (net)               8                 0.0000     5.4876 r
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.4876 r
  core/decode_io_ds_allowin (net)                                 0.0000     5.4876 r
  core/fetch/io_ds_allowin (ysyx_210760_InstFetch_0)              0.0000     5.4876 r
  core/fetch/io_ds_allowin (net)                                  0.0000     5.4876 r
  core/fetch/U49/A1 (LVT_NAND2HDV1)                     0.1342    0.0000     5.4876 r
  core/fetch/U49/ZN (LVT_NAND2HDV1)                     0.0853    0.0732     5.5609 f
  core/fetch/n15 (net)                          2                 0.0000     5.5609 f
  core/fetch/U5/A1 (LVT_AND2HDV1)                       0.0853    0.0000     5.5609 f
  core/fetch/U5/Z (LVT_AND2HDV1)                        0.0853    0.1495     5.7104 f
  core/fetch/n53 (net)                          2                 0.0000     5.7104 f
  core/fetch/U4/I (LVT_INHDV3)                          0.0853    0.0000     5.7104 f
  core/fetch/U4/ZN (LVT_INHDV3)                         0.3529    0.2140     5.9244 r
  core/fetch/n298 (net)                        26                 0.0000     5.9244 r
  core/fetch/U338/B1 (LVT_INOR2HDV1)                    0.3529    0.0000     5.9244 r
  core/fetch/U338/ZN (LVT_INOR2HDV1)                    0.1001    0.0687     5.9931 f
  core/fetch/n274 (net)                         1                 0.0000     5.9931 f
  core/fetch/U339/C (LVT_AOI211HDV1)                    0.1001    0.0000     5.9931 f
  core/fetch/U339/ZN (LVT_AOI211HDV1)                   0.2364    0.1432     6.1363 r
  core/fetch/n276 (net)                         1                 0.0000     6.1363 r
  core/fetch/U340/B (LVT_IOA21HDV1)                     0.2364    0.0000     6.1363 r
  core/fetch/U340/ZN (LVT_IOA21HDV1)                    0.0753    0.0637     6.2000 f
  core/fetch/n190 (net)                         1                 0.0000     6.2000 f
  core/fetch/pc_reg_20_/D (LVT_DQHDV1)                  0.0753    0.0000     6.2000 f
  data arrival time                                                          6.2000
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/fetch/pc_reg_20_/CK (LVT_DQHDV1)                           0.0000     6.3500 r
  library setup time                                             -0.1491     6.2009
  data required time                                                         6.2009
  ------------------------------------------------------------------------------------
  data required time                                                         6.2009
  data arrival time                                                         -6.2000
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
  Startpoint: core/wr/io_wr_to_wb_inst_r_reg_8_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: core/fetch/pc_reg_17_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  core/wr/io_wr_to_wb_inst_r_reg_8_/CK (LVT_DQHDV1)     0.0000    0.0000 #   0.0000 r
  core/wr/io_wr_to_wb_inst_r_reg_8_/Q (LVT_DQHDV1)      0.0964    0.2459     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (net)             2                 0.0000     0.2459 f
  core/wr/io_wr_to_wb_inst[8] (ysyx_210760_WR_0)                  0.0000     0.2459 f
  core/wr_io_wr_to_wb_inst[8] (net)                               0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (ysyx_210760_WB_0)                 0.0000     0.2459 f
  core/wb/io_lsu_to_wb_inst[8] (net)                              0.0000     0.2459 f
  core/wb/U72/A2 (LVT_NOR2HDV2)                         0.0964    0.0000     0.2459 f
  core/wb/U72/ZN (LVT_NOR2HDV2)                         0.1009    0.0819     0.3278 r
  core/wb/n13 (net)                             1                 0.0000     0.3278 r
  core/wb/U73/A4 (LVT_NAND4HDV2)                        0.1009    0.0000     0.3278 r
  core/wb/U73/ZN (LVT_NAND4HDV2)                        0.1211    0.1088     0.4366 f
  core/wb/n21 (net)                             1                 0.0000     0.4366 f
  core/wb/U4/A1 (LVT_NOR3HDV2)                          0.1211    0.0000     0.4366 f
  core/wb/U4/ZN (LVT_NOR3HDV2)                          0.1823    0.1160     0.5526 r
  core/wb/n22 (net)                             1                 0.0000     0.5526 r
  core/wb/U78/A2 (LVT_AOI21HDV2)                        0.1823    0.0000     0.5526 r
  core/wb/U78/ZN (LVT_AOI21HDV2)                        0.1554    0.1303     0.6828 f
  core/wb/n25 (net)                             5                 0.0000     0.6828 f
  core/wb/U17/A1 (LVT_AND2HDV2)                         0.1554    0.0000     0.6828 f
  core/wb/U17/Z (LVT_AND2HDV2)                          0.0519    0.1391     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (net)           2                 0.0000     0.8219 f
  core/wb/io_wb_to_csr_csrop[3] (ysyx_210760_WB_0)                0.0000     0.8219 f
  core/wb_io_wb_to_csr_csrop[3] (net)                             0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (ysyx_210760_CSR_0)              0.0000     0.8219 f
  core/csr/io_wb_to_csr_csrop[3] (net)                            0.0000     0.8219 f
  core/csr/U18/I (LVT_INHDV1)                           0.0519    0.0000     0.8219 f
  core/csr/U18/ZN (LVT_INHDV1)                          0.1031    0.0726     0.8946 r
  core/csr/n24 (net)                            3                 0.0000     0.8946 r
  core/csr/U77/A1 (LVT_NAND4HDV2)                       0.1031    0.0000     0.8946 r
  core/csr/U77/ZN (LVT_NAND4HDV2)                       0.1237    0.0921     0.9867 f
  core/csr/n19 (net)                            1                 0.0000     0.9867 f
  core/csr/U201/A1 (LVT_NAND2HDV2)                      0.1237    0.0000     0.9867 f
  core/csr/U201/ZN (LVT_NAND2HDV2)                      0.1052    0.0848     1.0715 r
  core/csr/n607 (net)                           2                 0.0000     1.0715 r
  core/csr/U50/I (LVT_INHDV2)                           0.1052    0.0000     1.0715 r
  core/csr/U50/ZN (LVT_INHDV2)                          0.0531    0.0480     1.1195 f
  core/csr/n21 (net)                            1                 0.0000     1.1195 f
  core/csr/U203/A1 (LVT_NAND2HDV4)                      0.0531    0.0000     1.1195 f
  core/csr/U203/ZN (LVT_NAND2HDV4)                      0.0842    0.0574     1.1769 r
  core/csr/io_csr_to_id_csr_jump (net)          2                 0.0000     1.1769 r
  core/csr/io_csr_to_id_csr_jump (ysyx_210760_CSR_0)              0.0000     1.1769 r
  core/csr_io_csr_to_id_csr_jump (net)                            0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (ysyx_210760_Decode_0)        0.0000     1.1769 r
  core/decode/io_csr_to_id_csr_jump (net)                         0.0000     1.1769 r
  core/decode/U1518/I (LVT_BUFHDV16)                    0.0842    0.0000     1.1769 r
  core/decode/U1518/Z (LVT_BUFHDV16)                    0.1454    0.1416     1.3186 r
  core/decode/io_intr_flush (net)              50                 0.0000     1.3186 r
  core/decode/io_intr_flush (ysyx_210760_Decode_0)                0.0000     1.3186 r
  core/decode_io_intr_flush (net)                                 0.0000     1.3186 r
  core/lsu/io_flush (ysyx_210760_LSU_0)                           0.0000     1.3186 r
  core/lsu/io_flush (net)                                         0.0000     1.3186 r
  core/lsu/U122/I (LVT_INHDV6)                          0.1454    0.0000     1.3186 r
  core/lsu/U122/ZN (LVT_INHDV6)                         0.0498    0.0420     1.3606 f
  core/lsu/n734 (net)                           2                 0.0000     1.3606 f
  core/lsu/U192/A1 (LVT_NAND2HDV4)                      0.0498    0.0000     1.3606 f
  core/lsu/U192/ZN (LVT_NAND2HDV4)                      0.0695    0.0481     1.4087 r
  core/lsu/n343 (net)                           2                 0.0000     1.4087 r
  core/lsu/U193/B1 (LVT_INOR2HDV4)                      0.0695    0.0000     1.4087 r
  core/lsu/U193/ZN (LVT_INOR2HDV4)                      0.1167    0.0890     1.4978 f
  core/lsu/io_lsu_to_csr_save (net)            10                 0.0000     1.4978 f
  core/lsu/U194/B1 (LVT_INOR2HDV2)                      0.1167    0.0000     1.4978 f
  core/lsu/U194/ZN (LVT_INOR2HDV2)                      0.1095    0.0888     1.5866 r
  core/lsu/io_lsu_to_wb_rf_w (net)              2                 0.0000     1.5866 r
  core/lsu/U50/A1 (LVT_AND2HDV2)                        0.1095    0.0000     1.5866 r
  core/lsu/U50/Z (LVT_AND2HDV2)                         0.0504    0.1095     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (net)                1                 0.0000     1.6961 r
  core/lsu/io_lsu_fwd_rf_w (ysyx_210760_LSU_0)                    0.0000     1.6961 r
  core/lsu_io_lsu_fwd_rf_w (net)                                  0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (ysyx_210760_Decode_0)              0.0000     1.6961 r
  core/decode/io_fwd_lsu_rf_w (net)                               0.0000     1.6961 r
  core/decode/U16/I (LVT_INHDV1)                        0.0504    0.0000     1.6961 r
  core/decode/U16/ZN (LVT_INHDV1)                       0.0354    0.0348     1.7309 f
  core/decode/n33 (net)                         1                 0.0000     1.7309 f
  core/decode/U26/B (LVT_AOI31HDV2)                     0.0354    0.0000     1.7309 f
  core/decode/U26/ZN (LVT_AOI31HDV2)                    0.2243    0.1327     1.8636 r
  core/decode/n75 (net)                         2                 0.0000     1.8636 r
  core/decode/U330/A3 (LVT_NAND4HDV2)                   0.2243    0.0000     1.8636 r
  core/decode/U330/ZN (LVT_NAND4HDV2)                   0.2051    0.1674     2.0310 f
  core/decode/n1447 (net)                       4                 0.0000     2.0310 f
  core/decode/U20/A1 (LVT_NAND2HDV1)                    0.2051    0.0000     2.0310 f
  core/decode/U20/ZN (LVT_NAND2HDV1)                    0.1197    0.1007     2.1317 r
  core/decode/n64 (net)                         1                 0.0000     2.1317 r
  core/decode/U393/I (LVT_INHDV4)                       0.1197    0.0000     2.1317 r
  core/decode/U393/ZN (LVT_INHDV4)                      0.0716    0.0627     2.1944 f
  core/decode/n111 (net)                        6                 0.0000     2.1944 f
  core/decode/U23/I (LVT_INHDV6)                        0.0716    0.0000     2.1944 f
  core/decode/U23/ZN (LVT_INHDV6)                       0.2098    0.1350     2.3293 r
  core/decode/n3 (net)                         34                 0.0000     2.3293 r
  core/decode/U348/A2 (LVT_OAI22HDV1)                   0.2098    0.0000     2.3293 r
  core/decode/U348/ZN (LVT_OAI22HDV1)                   0.1109    0.1005     2.4298 f
  core/decode/n172 (net)                        1                 0.0000     2.4298 f
  core/decode/U509/B (LVT_AOI21HDV1)                    0.1109    0.0000     2.4298 f
  core/decode/U509/ZN (LVT_AOI21HDV1)                   0.1528    0.1066     2.5365 r
  core/decode/n173 (net)                        1                 0.0000     2.5365 r
  core/decode/U21/A2 (LVT_NAND2HDV2)                    0.1528    0.0000     2.5365 r
  core/decode/U21/ZN (LVT_NAND2HDV2)                    0.1153    0.0967     2.6332 f
  core/decode/n1341 (net)                       6                 0.0000     2.6332 f
  core/decode/U510/I (LVT_INHDV1)                       0.1153    0.0000     2.6332 f
  core/decode/U510/ZN (LVT_INHDV1)                      0.1278    0.0990     2.7322 r
  core/decode/n1787 (net)                       4                 0.0000     2.7322 r
  core/decode/U528/A1 (LVT_OAI211HDV1)                  0.1278    0.0000     2.7322 r
  core/decode/U528/ZN (LVT_OAI211HDV1)                  0.1179    0.0984     2.8306 f
  core/decode/n191 (net)                        1                 0.0000     2.8306 f
  core/decode/U529/A2 (LVT_NAND2HDV1)                   0.1179    0.0000     2.8306 f
  core/decode/U529/ZN (LVT_NAND2HDV1)                   0.0729    0.0656     2.8962 r
  core/decode/n214 (net)                        1                 0.0000     2.8962 r
  core/decode/U558/A1 (LVT_NAND3HDV1)                   0.0729    0.0000     2.8962 r
  core/decode/U558/ZN (LVT_NAND3HDV1)                   0.1070    0.0732     2.9694 f
  core/decode/n237 (net)                        1                 0.0000     2.9694 f
  core/decode/U587/A1 (LVT_AOI21HDV1)                   0.1070    0.0000     2.9694 f
  core/decode/U587/ZN (LVT_AOI21HDV1)                   0.1340    0.1033     3.0727 r
  core/decode/n299 (net)                        1                 0.0000     3.0727 r
  core/decode/U670/A1 (LVT_OAI21HDV1)                   0.1340    0.0000     3.0727 r
  core/decode/U670/ZN (LVT_OAI21HDV1)                   0.0765    0.0695     3.1422 f
  core/decode/n300 (net)                        1                 0.0000     3.1422 f
  core/decode/U671/I (LVT_INHDV1)                       0.0765    0.0000     3.1422 f
  core/decode/U671/ZN (LVT_INHDV1)                      0.0524    0.0472     3.1894 r
  core/decode/n347 (net)                        1                 0.0000     3.1894 r
  core/decode/U732/A1 (LVT_OAI21HDV1)                   0.0524    0.0000     3.1894 r
  core/decode/U732/ZN (LVT_OAI21HDV1)                   0.0793    0.0586     3.2480 f
  core/decode/n348 (net)                        1                 0.0000     3.2480 f
  core/decode/U733/I (LVT_INHDV1)                       0.0793    0.0000     3.2480 f
  core/decode/U733/ZN (LVT_INHDV1)                      0.0599    0.0537     3.3017 r
  core/decode/n401 (net)                        1                 0.0000     3.3017 r
  core/decode/U808/A1 (LVT_OAI21HDV2)                   0.0599    0.0000     3.3017 r
  core/decode/U808/ZN (LVT_OAI21HDV2)                   0.0725    0.0543     3.3560 f
  core/decode/n469 (net)                        1                 0.0000     3.3560 f
  core/decode/U896/A1 (LVT_AOI31HDV1)                   0.0725    0.0000     3.3560 f
  core/decode/U896/ZN (LVT_AOI31HDV1)                   0.1525    0.1021     3.4581 r
  core/decode/n536 (net)                        1                 0.0000     3.4581 r
  core/decode/U982/A1 (LVT_OAI21HDV1)                   0.1525    0.0000     3.4581 r
  core/decode/U982/ZN (LVT_OAI21HDV1)                   0.0869    0.0772     3.5353 f
  core/decode/n603 (net)                        1                 0.0000     3.5353 f
  core/decode/U1059/A1 (LVT_AOI31HDV2)                  0.0869    0.0000     3.5353 f
  core/decode/U1059/ZN (LVT_AOI31HDV2)                  0.1342    0.0905     3.6258 r
  core/decode/n677 (net)                        1                 0.0000     3.6258 r
  core/decode/U1157/A1 (LVT_OAI21HDV1)                  0.1342    0.0000     3.6258 r
  core/decode/U1157/ZN (LVT_OAI21HDV1)                  0.0872    0.0751     3.7009 f
  core/decode/n697 (net)                        1                 0.0000     3.7009 f
  core/decode/U1182/A1 (LVT_NAND2HDV2)                  0.0872    0.0000     3.7009 f
  core/decode/U1182/ZN (LVT_NAND2HDV2)                  0.0581    0.0490     3.7499 r
  core/decode/n753 (net)                        1                 0.0000     3.7499 r
  core/decode/U1219/A1 (LVT_NAND2HDV2)                  0.0581    0.0000     3.7499 r
  core/decode/U1219/ZN (LVT_NAND2HDV2)                  0.0584    0.0449     3.7947 f
  core/decode/n761 (net)                        1                 0.0000     3.7947 f
  core/decode/U1230/B1 (LVT_AOI22HDV2)                  0.0584    0.0000     3.7947 f
  core/decode/U1230/ZN (LVT_AOI22HDV2)                  0.1545    0.0831     3.8778 r
  core/decode/n771 (net)                        1                 0.0000     3.8778 r
  core/decode/U1234/A1 (LVT_OAI22HDV2)                  0.1545    0.0000     3.8778 r
  core/decode/U1234/ZN (LVT_OAI22HDV2)                  0.1066    0.0762     3.9540 f
  core/decode/n772 (net)                        1                 0.0000     3.9540 f
  core/decode/U1235/B1 (LVT_AOI22HDV2)                  0.1066    0.0000     3.9540 f
  core/decode/U1235/ZN (LVT_AOI22HDV2)                  0.1650    0.0962     4.0502 r
  core/decode/n783 (net)                        1                 0.0000     4.0502 r
  core/decode/U1237/B1 (LVT_IOA22HDV2)                  0.1650    0.0000     4.0502 r
  core/decode/U1237/ZN (LVT_IOA22HDV2)                  0.0870    0.0705     4.1207 f
  core/decode/n784 (net)                        1                 0.0000     4.1207 f
  core/decode/U1238/B1 (LVT_AOI22HDV2)                  0.0870    0.0000     4.1207 f
  core/decode/U1238/ZN (LVT_AOI22HDV2)                  0.1602    0.0912     4.2118 r
  core/decode/n794 (net)                        1                 0.0000     4.2118 r
  core/decode/U1240/B1 (LVT_IOA22HDV2)                  0.1602    0.0000     4.2118 r
  core/decode/U1240/ZN (LVT_IOA22HDV2)                  0.0932    0.0700     4.2818 f
  core/decode/n795 (net)                        1                 0.0000     4.2818 f
  core/decode/U1241/B1 (LVT_AOI22HDV2)                  0.0932    0.0000     4.2818 f
  core/decode/U1241/ZN (LVT_AOI22HDV2)                  0.1561    0.0928     4.3745 r
  core/decode/n808 (net)                        1                 0.0000     4.3745 r
  core/decode/U1242/B1 (LVT_IOA22HDV2)                  0.1561    0.0000     4.3745 r
  core/decode/U1242/ZN (LVT_IOA22HDV2)                  0.0791    0.0695     4.4441 f
  core/decode/n809 (net)                        1                 0.0000     4.4441 f
  core/decode/U13/B1 (LVT_AOI22HDV2)                    0.0791    0.0000     4.4441 f
  core/decode/U13/ZN (LVT_AOI22HDV2)                    0.1540    0.0882     4.5323 r
  core/decode/n810 (net)                        1                 0.0000     4.5323 r
  core/decode/U1243/A1 (LVT_OAI22HDV2)                  0.1540    0.0000     4.5323 r
  core/decode/U1243/ZN (LVT_OAI22HDV2)                  0.0925    0.0774     4.6097 f
  core/decode/n811 (net)                        1                 0.0000     4.6097 f
  core/decode/U1244/B (LVT_OAI21HDV2)                   0.0925    0.0000     4.6097 f
  core/decode/U1244/ZN (LVT_OAI21HDV2)                  0.1414    0.0538     4.6635 r
  core/decode/n812 (net)                        1                 0.0000     4.6635 r
  core/decode/U147/B (LVT_IOA21HDV2)                    0.1414    0.0000     4.6635 r
  core/decode/U147/ZN (LVT_IOA21HDV2)                   0.0846    0.0749     4.7384 f
  core/decode/n815 (net)                        1                 0.0000     4.7384 f
  core/decode/U1246/B (LVT_OAI211HDV4)                  0.0846    0.0000     4.7384 f
  core/decode/U1246/ZN (LVT_OAI211HDV4)                 0.1623    0.0537     4.7921 r
  core/decode/n1262 (net)                       1                 0.0000     4.7921 r
  core/decode/U1517/A1 (LVT_NAND3HDV4)                  0.1623    0.0000     4.7921 r
  core/decode/U1517/ZN (LVT_NAND3HDV4)                  0.1207    0.0999     4.8920 f
  core/decode/io_id_to_if_jump (net)            4                 0.0000     4.8920 f
  core/decode/io_id_to_if_jump (ysyx_210760_Decode_0)             0.0000     4.8920 f
  core/decode_io_id_to_if_jump (net)                              0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (ysyx_210760_InstFetch_0)           0.0000     4.8920 f
  core/fetch/io_id_to_if_jump (net)                               0.0000     4.8920 f
  core/fetch/U93/A1 (LVT_AND2HDV8)                      0.1207    0.0000     4.8920 f
  core/fetch/U93/Z (LVT_AND2HDV8)                       0.0347    0.1050     4.9970 f
  core/fetch/io_ds_stall (net)                  2                 0.0000     4.9970 f
  core/fetch/io_ds_stall (ysyx_210760_InstFetch_0)                0.0000     4.9970 f
  core/fetch_io_ds_stall (net)                                    0.0000     4.9970 f
  core/decode/io_ds_stall (ysyx_210760_Decode_0)                  0.0000     4.9970 f
  core/decode/io_ds_stall (net)                                   0.0000     4.9970 f
  core/decode/U2593/A1 (LVT_AND2HDV8)                   0.0347    0.0000     4.9970 f
  core/decode/U2593/Z (LVT_AND2HDV8)                    0.0418    0.0854     5.0824 f
  core/decode/io_csr_stall (net)                2                 0.0000     5.0824 f
  core/decode/io_csr_stall (ysyx_210760_Decode_0)                 0.0000     5.0824 f
  core/decode_io_csr_stall (net)                                  0.0000     5.0824 f
  core/wb/io_csr_stall (ysyx_210760_WB_0)                         0.0000     5.0824 f
  core/wb/io_csr_stall (net)                                      0.0000     5.0824 f
  core/wb/U315/A1 (LVT_NAND2HDV4)                       0.0418    0.0000     5.0824 f
  core/wb/U315/ZN (LVT_NAND2HDV4)                       0.0864    0.0468     5.1292 r
  core/wb/io_ws_allowin (net)                   4                 0.0000     5.1292 r
  core/wb/io_ws_allowin (ysyx_210760_WB_0)                        0.0000     5.1292 r
  core/wb_io_ws_allowin (net)                                     0.0000     5.1292 r
  core/lsu/io_ws_allowin (ysyx_210760_LSU_0)                      0.0000     5.1292 r
  core/lsu/io_ws_allowin (net)                                    0.0000     5.1292 r
  core/lsu/U38/A1 (LVT_NAND2HDV2)                       0.0864    0.0000     5.1292 r
  core/lsu/U38/ZN (LVT_NAND2HDV2)                       0.0737    0.0643     5.1935 f
  core/lsu/n424 (net)                           1                 0.0000     5.1935 f
  core/lsu/U37/A1 (LVT_NAND2HDV4)                       0.0737    0.0000     5.1935 f
  core/lsu/U37/ZN (LVT_NAND2HDV4)                       0.0864    0.0620     5.2554 r
  core/lsu/io_ls_allowin (net)                  4                 0.0000     5.2554 r
  core/lsu/io_ls_allowin (ysyx_210760_LSU_0)                      0.0000     5.2554 r
  core/lsu_io_ls_allowin (net)                                    0.0000     5.2554 r
  core/ex/io_ls_allowin (ysyx_210760_Execution_0)                 0.0000     5.2554 r
  core/ex/io_ls_allowin (net)                                     0.0000     5.2554 r
  core/ex/U636/I (LVT_INHDV4)                           0.0864    0.0000     5.2554 r
  core/ex/U636/ZN (LVT_INHDV4)                          0.0353    0.0327     5.2881 f
  core/ex/n15 (net)                             1                 0.0000     5.2881 f
  core/ex/U41/A1 (LVT_NAND2HDV4)                        0.0353    0.0000     5.2881 f
  core/ex/U41/ZN (LVT_NAND2HDV4)                        0.0852    0.0523     5.3404 r
  core/ex/io_es_allowin (net)                   4                 0.0000     5.3404 r
  core/ex/io_es_allowin (ysyx_210760_Execution_0)                 0.0000     5.3404 r
  core/ex_io_es_allowin (net)                                     0.0000     5.3404 r
  core/decode/io_es_allowin (ysyx_210760_Decode_0)                0.0000     5.3404 r
  core/decode/io_es_allowin (net)                                 0.0000     5.3404 r
  core/decode/U35/A1 (LVT_NAND2HDV2)                    0.0852    0.0000     5.3404 r
  core/decode/U35/ZN (LVT_NAND2HDV2)                    0.0876    0.0641     5.4045 f
  core/decode/n1454 (net)                       1                 0.0000     5.4045 f
  core/decode/U396/A1 (LVT_NAND2HDV4)                   0.0876    0.0000     5.4045 f
  core/decode/U396/ZN (LVT_NAND2HDV4)                   0.1342    0.0832     5.4876 r
  core/decode/io_ds_allowin (net)               8                 0.0000     5.4876 r
  core/decode/io_ds_allowin (ysyx_210760_Decode_0)                0.0000     5.4876 r
  core/decode_io_ds_allowin (net)                                 0.0000     5.4876 r
  core/fetch/io_ds_allowin (ysyx_210760_InstFetch_0)              0.0000     5.4876 r
  core/fetch/io_ds_allowin (net)                                  0.0000     5.4876 r
  core/fetch/U49/A1 (LVT_NAND2HDV1)                     0.1342    0.0000     5.4876 r
  core/fetch/U49/ZN (LVT_NAND2HDV1)                     0.0853    0.0732     5.5609 f
  core/fetch/n15 (net)                          2                 0.0000     5.5609 f
  core/fetch/U5/A1 (LVT_AND2HDV1)                       0.0853    0.0000     5.5609 f
  core/fetch/U5/Z (LVT_AND2HDV1)                        0.0853    0.1495     5.7104 f
  core/fetch/n53 (net)                          2                 0.0000     5.7104 f
  core/fetch/U4/I (LVT_INHDV3)                          0.0853    0.0000     5.7104 f
  core/fetch/U4/ZN (LVT_INHDV3)                         0.3529    0.2140     5.9244 r
  core/fetch/n298 (net)                        26                 0.0000     5.9244 r
  core/fetch/U358/B1 (LVT_INOR2HDV1)                    0.3529    0.0000     5.9244 r
  core/fetch/U358/ZN (LVT_INOR2HDV1)                    0.1001    0.0687     5.9931 f
  core/fetch/n293 (net)                         1                 0.0000     5.9931 f
  core/fetch/U359/C (LVT_AOI211HDV1)                    0.1001    0.0000     5.9931 f
  core/fetch/U359/ZN (LVT_AOI211HDV1)                   0.2364    0.1432     6.1363 r
  core/fetch/n295 (net)                         1                 0.0000     6.1363 r
  core/fetch/U360/B (LVT_IOA21HDV1)                     0.2364    0.0000     6.1363 r
  core/fetch/U360/ZN (LVT_IOA21HDV1)                    0.0753    0.0637     6.2000 f
  core/fetch/n193 (net)                         1                 0.0000     6.2000 f
  core/fetch/pc_reg_17_/D (LVT_DQHDV1)                  0.0753    0.0000     6.2000 f
  data arrival time                                                          6.2000
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  core/fetch/pc_reg_17_/CK (LVT_DQHDV1)                           0.0000     6.3500 r
  library setup time                                             -0.1491     6.2009
  data required time                                                         6.2009
  ------------------------------------------------------------------------------------
  data required time                                                         6.2009
  data arrival time                                                         -6.2000
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0009
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1497
    Unconnected ports (LINT-28)                                   285
    Feedthrough (LINT-29)                                         950
    Shorted outputs (LINT-31)                                     150
    Constant outputs (LINT-52)                                    112
Cells                                                              33
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          1
Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210760', net 's_a_brid_io_dram_addr_ok' driven by pin 's_a_brid/io_dram_addr_ok' has no loads. (LINT-2)
Warning: In design 'ysyx_210760', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', port 'io_rw_addr_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_src1[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_LSU', port 'io_ex_to_lsu_imm[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[63]' is connected directly to output port 'io_axi_w_data_o[63]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[62]' is connected directly to output port 'io_axi_w_data_o[62]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[61]' is connected directly to output port 'io_axi_w_data_o[61]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[60]' is connected directly to output port 'io_axi_w_data_o[60]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[59]' is connected directly to output port 'io_axi_w_data_o[59]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[58]' is connected directly to output port 'io_axi_w_data_o[58]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[57]' is connected directly to output port 'io_axi_w_data_o[57]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[56]' is connected directly to output port 'io_axi_w_data_o[56]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[55]' is connected directly to output port 'io_axi_w_data_o[55]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[54]' is connected directly to output port 'io_axi_w_data_o[54]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[53]' is connected directly to output port 'io_axi_w_data_o[53]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[52]' is connected directly to output port 'io_axi_w_data_o[52]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[51]' is connected directly to output port 'io_axi_w_data_o[51]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[50]' is connected directly to output port 'io_axi_w_data_o[50]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[49]' is connected directly to output port 'io_axi_w_data_o[49]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[48]' is connected directly to output port 'io_axi_w_data_o[48]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[47]' is connected directly to output port 'io_axi_w_data_o[47]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[46]' is connected directly to output port 'io_axi_w_data_o[46]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[45]' is connected directly to output port 'io_axi_w_data_o[45]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[44]' is connected directly to output port 'io_axi_w_data_o[44]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[43]' is connected directly to output port 'io_axi_w_data_o[43]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[42]' is connected directly to output port 'io_axi_w_data_o[42]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[41]' is connected directly to output port 'io_axi_w_data_o[41]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[40]' is connected directly to output port 'io_axi_w_data_o[40]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[39]' is connected directly to output port 'io_axi_w_data_o[39]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[38]' is connected directly to output port 'io_axi_w_data_o[38]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[37]' is connected directly to output port 'io_axi_w_data_o[37]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[36]' is connected directly to output port 'io_axi_w_data_o[36]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[35]' is connected directly to output port 'io_axi_w_data_o[35]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[34]' is connected directly to output port 'io_axi_w_data_o[34]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[33]' is connected directly to output port 'io_axi_w_data_o[33]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[32]' is connected directly to output port 'io_axi_w_data_o[32]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[31]' is connected directly to output port 'io_axi_w_data_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[30]' is connected directly to output port 'io_axi_w_data_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[29]' is connected directly to output port 'io_axi_w_data_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[28]' is connected directly to output port 'io_axi_w_data_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[27]' is connected directly to output port 'io_axi_w_data_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[26]' is connected directly to output port 'io_axi_w_data_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[25]' is connected directly to output port 'io_axi_w_data_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[24]' is connected directly to output port 'io_axi_w_data_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[23]' is connected directly to output port 'io_axi_w_data_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[22]' is connected directly to output port 'io_axi_w_data_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[21]' is connected directly to output port 'io_axi_w_data_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[20]' is connected directly to output port 'io_axi_w_data_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[19]' is connected directly to output port 'io_axi_w_data_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[18]' is connected directly to output port 'io_axi_w_data_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[17]' is connected directly to output port 'io_axi_w_data_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[16]' is connected directly to output port 'io_axi_w_data_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[15]' is connected directly to output port 'io_axi_w_data_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[14]' is connected directly to output port 'io_axi_w_data_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[13]' is connected directly to output port 'io_axi_w_data_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[12]' is connected directly to output port 'io_axi_w_data_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[11]' is connected directly to output port 'io_axi_w_data_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[10]' is connected directly to output port 'io_axi_w_data_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[9]' is connected directly to output port 'io_axi_w_data_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[8]' is connected directly to output port 'io_axi_w_data_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[7]' is connected directly to output port 'io_axi_w_data_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[6]' is connected directly to output port 'io_axi_w_data_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[5]' is connected directly to output port 'io_axi_w_data_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[4]' is connected directly to output port 'io_axi_w_data_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[3]' is connected directly to output port 'io_axi_w_data_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[2]' is connected directly to output port 'io_axi_w_data_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[1]' is connected directly to output port 'io_axi_w_data_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_data_write_i[0]' is connected directly to output port 'io_axi_w_data_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[31]' is connected directly to output port 'io_axi_aw_addr_o[31]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[30]' is connected directly to output port 'io_axi_aw_addr_o[30]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[29]' is connected directly to output port 'io_axi_aw_addr_o[29]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[28]' is connected directly to output port 'io_axi_aw_addr_o[28]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[27]' is connected directly to output port 'io_axi_aw_addr_o[27]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[26]' is connected directly to output port 'io_axi_aw_addr_o[26]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[25]' is connected directly to output port 'io_axi_aw_addr_o[25]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[24]' is connected directly to output port 'io_axi_aw_addr_o[24]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[23]' is connected directly to output port 'io_axi_aw_addr_o[23]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[22]' is connected directly to output port 'io_axi_aw_addr_o[22]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[21]' is connected directly to output port 'io_axi_aw_addr_o[21]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[20]' is connected directly to output port 'io_axi_aw_addr_o[20]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[19]' is connected directly to output port 'io_axi_aw_addr_o[19]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[18]' is connected directly to output port 'io_axi_aw_addr_o[18]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[17]' is connected directly to output port 'io_axi_aw_addr_o[17]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[16]' is connected directly to output port 'io_axi_aw_addr_o[16]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[15]' is connected directly to output port 'io_axi_aw_addr_o[15]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[14]' is connected directly to output port 'io_axi_aw_addr_o[14]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[13]' is connected directly to output port 'io_axi_aw_addr_o[13]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[12]' is connected directly to output port 'io_axi_aw_addr_o[12]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[11]' is connected directly to output port 'io_axi_aw_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[10]' is connected directly to output port 'io_axi_aw_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[9]' is connected directly to output port 'io_axi_aw_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[8]' is connected directly to output port 'io_axi_aw_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[7]' is connected directly to output port 'io_axi_aw_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[6]' is connected directly to output port 'io_axi_aw_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[5]' is connected directly to output port 'io_axi_aw_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[4]' is connected directly to output port 'io_axi_aw_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[3]' is connected directly to output port 'io_axi_aw_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[2]' is connected directly to output port 'io_axi_aw_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[1]' is connected directly to output port 'io_axi_aw_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_addr_i[0]' is connected directly to output port 'io_axi_aw_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[1]' is connected directly to output port 'io_axi_aw_size_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_rw_size_i[0]' is connected directly to output port 'io_axi_aw_size_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[7]' is connected directly to output port 'io_axi_w_strb_o[7]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[6]' is connected directly to output port 'io_axi_w_strb_o[6]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[5]' is connected directly to output port 'io_axi_w_strb_o[5]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[4]' is connected directly to output port 'io_axi_w_strb_o[4]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[3]' is connected directly to output port 'io_axi_w_strb_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[2]' is connected directly to output port 'io_axi_w_strb_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[1]' is connected directly to output port 'io_axi_w_strb_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_w_strb[0]' is connected directly to output port 'io_axi_w_strb_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[3]' is connected directly to output port 'io_axi_aw_id_o[3]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[2]' is connected directly to output port 'io_axi_aw_id_o[2]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[1]' is connected directly to output port 'io_axi_aw_id_o[1]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_AXI_RW', input port 'io_axi_id[0]' is connected directly to output port 'io_axi_aw_id_o[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[63]' is connected directly to output port 'io_id_to_ex_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[62]' is connected directly to output port 'io_id_to_ex_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[61]' is connected directly to output port 'io_id_to_ex_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[60]' is connected directly to output port 'io_id_to_ex_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[59]' is connected directly to output port 'io_id_to_ex_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[58]' is connected directly to output port 'io_id_to_ex_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[57]' is connected directly to output port 'io_id_to_ex_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[56]' is connected directly to output port 'io_id_to_ex_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[55]' is connected directly to output port 'io_id_to_ex_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[54]' is connected directly to output port 'io_id_to_ex_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[53]' is connected directly to output port 'io_id_to_ex_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[52]' is connected directly to output port 'io_id_to_ex_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[51]' is connected directly to output port 'io_id_to_ex_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[50]' is connected directly to output port 'io_id_to_ex_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[49]' is connected directly to output port 'io_id_to_ex_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[48]' is connected directly to output port 'io_id_to_ex_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[47]' is connected directly to output port 'io_id_to_ex_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[46]' is connected directly to output port 'io_id_to_ex_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[45]' is connected directly to output port 'io_id_to_ex_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[44]' is connected directly to output port 'io_id_to_ex_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[43]' is connected directly to output port 'io_id_to_ex_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[42]' is connected directly to output port 'io_id_to_ex_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[41]' is connected directly to output port 'io_id_to_ex_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[40]' is connected directly to output port 'io_id_to_ex_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[39]' is connected directly to output port 'io_id_to_ex_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[38]' is connected directly to output port 'io_id_to_ex_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[37]' is connected directly to output port 'io_id_to_ex_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[36]' is connected directly to output port 'io_id_to_ex_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[35]' is connected directly to output port 'io_id_to_ex_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[34]' is connected directly to output port 'io_id_to_ex_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[33]' is connected directly to output port 'io_id_to_ex_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[32]' is connected directly to output port 'io_id_to_ex_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[31]' is connected directly to output port 'io_id_to_ex_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[30]' is connected directly to output port 'io_id_to_ex_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[29]' is connected directly to output port 'io_id_to_ex_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[28]' is connected directly to output port 'io_id_to_ex_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[27]' is connected directly to output port 'io_id_to_ex_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[26]' is connected directly to output port 'io_id_to_ex_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[25]' is connected directly to output port 'io_id_to_ex_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[24]' is connected directly to output port 'io_id_to_ex_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[23]' is connected directly to output port 'io_id_to_ex_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[22]' is connected directly to output port 'io_id_to_ex_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[21]' is connected directly to output port 'io_id_to_ex_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[20]' is connected directly to output port 'io_id_to_ex_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[19]' is connected directly to output port 'io_id_to_ex_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[18]' is connected directly to output port 'io_id_to_ex_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[17]' is connected directly to output port 'io_id_to_ex_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[16]' is connected directly to output port 'io_id_to_ex_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[15]' is connected directly to output port 'io_id_to_ex_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[14]' is connected directly to output port 'io_id_to_ex_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[13]' is connected directly to output port 'io_id_to_ex_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[12]' is connected directly to output port 'io_id_to_ex_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[11]' is connected directly to output port 'io_id_to_ex_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[10]' is connected directly to output port 'io_id_to_ex_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[9]' is connected directly to output port 'io_id_to_ex_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[8]' is connected directly to output port 'io_id_to_ex_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[7]' is connected directly to output port 'io_id_to_ex_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[6]' is connected directly to output port 'io_id_to_ex_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[5]' is connected directly to output port 'io_id_to_ex_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[4]' is connected directly to output port 'io_id_to_ex_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[3]' is connected directly to output port 'io_id_to_ex_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[2]' is connected directly to output port 'io_id_to_ex_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[1]' is connected directly to output port 'io_id_to_ex_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_pc[0]' is connected directly to output port 'io_id_to_ex_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[24]' is connected directly to output port 'io_rs2_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[23]' is connected directly to output port 'io_rs2_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[22]' is connected directly to output port 'io_rs2_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[21]' is connected directly to output port 'io_rs2_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_if_to_id_inst[20]' is connected directly to output port 'io_rs2_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Decode', input port 'io_csr_to_id_csr_jump' is connected directly to output port 'io_intr_flush'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_es_valid' is connected directly to output port 'io_es_to_ls_valid'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[7]' is connected directly to output port 'io_ex_to_lsu_lsuop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[6]' is connected directly to output port 'io_ex_to_lsu_lsuop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[5]' is connected directly to output port 'io_ex_to_lsu_lsuop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[4]' is connected directly to output port 'io_ex_to_lsu_lsuop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[3]' is connected directly to output port 'io_ex_to_lsu_lsuop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[2]' is connected directly to output port 'io_ex_to_lsu_lsuop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[1]' is connected directly to output port 'io_ex_to_lsu_lsuop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_lsuop[0]' is connected directly to output port 'io_ex_to_lsu_lsuop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[11]' is connected directly to output port 'io_ex_to_lsu_rv64op[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[10]' is connected directly to output port 'io_ex_to_lsu_rv64op[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[9]' is connected directly to output port 'io_ex_to_lsu_rv64op[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[8]' is connected directly to output port 'io_ex_to_lsu_rv64op[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[7]' is connected directly to output port 'io_ex_to_lsu_rv64op[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[6]' is connected directly to output port 'io_ex_to_lsu_rv64op[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[5]' is connected directly to output port 'io_ex_to_lsu_rv64op[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[4]' is connected directly to output port 'io_ex_to_lsu_rv64op[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[3]' is connected directly to output port 'io_ex_to_lsu_rv64op[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[2]' is connected directly to output port 'io_ex_to_lsu_rv64op[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[1]' is connected directly to output port 'io_ex_to_lsu_rv64op[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rv64op[0]' is connected directly to output port 'io_ex_to_lsu_rv64op[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[63]' is connected directly to output port 'io_ex_to_lsu_src1[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[62]' is connected directly to output port 'io_ex_to_lsu_src1[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[61]' is connected directly to output port 'io_ex_to_lsu_src1[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[60]' is connected directly to output port 'io_ex_to_lsu_src1[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[59]' is connected directly to output port 'io_ex_to_lsu_src1[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[58]' is connected directly to output port 'io_ex_to_lsu_src1[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[57]' is connected directly to output port 'io_ex_to_lsu_src1[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[56]' is connected directly to output port 'io_ex_to_lsu_src1[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[55]' is connected directly to output port 'io_ex_to_lsu_src1[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[54]' is connected directly to output port 'io_ex_to_lsu_src1[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[53]' is connected directly to output port 'io_ex_to_lsu_src1[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[52]' is connected directly to output port 'io_ex_to_lsu_src1[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[51]' is connected directly to output port 'io_ex_to_lsu_src1[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[50]' is connected directly to output port 'io_ex_to_lsu_src1[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[49]' is connected directly to output port 'io_ex_to_lsu_src1[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[48]' is connected directly to output port 'io_ex_to_lsu_src1[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[47]' is connected directly to output port 'io_ex_to_lsu_src1[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[46]' is connected directly to output port 'io_ex_to_lsu_src1[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[45]' is connected directly to output port 'io_ex_to_lsu_src1[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[44]' is connected directly to output port 'io_ex_to_lsu_src1[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[43]' is connected directly to output port 'io_ex_to_lsu_src1[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[42]' is connected directly to output port 'io_ex_to_lsu_src1[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[41]' is connected directly to output port 'io_ex_to_lsu_src1[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[40]' is connected directly to output port 'io_ex_to_lsu_src1[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[39]' is connected directly to output port 'io_ex_to_lsu_src1[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[38]' is connected directly to output port 'io_ex_to_lsu_src1[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[37]' is connected directly to output port 'io_ex_to_lsu_src1[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[36]' is connected directly to output port 'io_ex_to_lsu_src1[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[35]' is connected directly to output port 'io_ex_to_lsu_src1[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[34]' is connected directly to output port 'io_ex_to_lsu_src1[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[33]' is connected directly to output port 'io_ex_to_lsu_src1[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[32]' is connected directly to output port 'io_ex_to_lsu_src1[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[31]' is connected directly to output port 'io_ex_to_lsu_src1[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[30]' is connected directly to output port 'io_ex_to_lsu_src1[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[29]' is connected directly to output port 'io_ex_to_lsu_src1[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[28]' is connected directly to output port 'io_ex_to_lsu_src1[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[27]' is connected directly to output port 'io_ex_to_lsu_src1[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[26]' is connected directly to output port 'io_ex_to_lsu_src1[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[25]' is connected directly to output port 'io_ex_to_lsu_src1[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[24]' is connected directly to output port 'io_ex_to_lsu_src1[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[23]' is connected directly to output port 'io_ex_to_lsu_src1[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[22]' is connected directly to output port 'io_ex_to_lsu_src1[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[21]' is connected directly to output port 'io_ex_to_lsu_src1[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[20]' is connected directly to output port 'io_ex_to_lsu_src1[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[19]' is connected directly to output port 'io_ex_to_lsu_src1[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[18]' is connected directly to output port 'io_ex_to_lsu_src1[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[17]' is connected directly to output port 'io_ex_to_lsu_src1[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[16]' is connected directly to output port 'io_ex_to_lsu_src1[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[15]' is connected directly to output port 'io_ex_to_lsu_src1[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[14]' is connected directly to output port 'io_ex_to_lsu_src1[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[13]' is connected directly to output port 'io_ex_to_lsu_src1[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[12]' is connected directly to output port 'io_ex_to_lsu_src1[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[11]' is connected directly to output port 'io_ex_to_lsu_src1[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[10]' is connected directly to output port 'io_ex_to_lsu_src1[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[9]' is connected directly to output port 'io_ex_to_lsu_src1[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[8]' is connected directly to output port 'io_ex_to_lsu_src1[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[7]' is connected directly to output port 'io_ex_to_lsu_src1[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[6]' is connected directly to output port 'io_ex_to_lsu_src1[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[5]' is connected directly to output port 'io_ex_to_lsu_src1[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[4]' is connected directly to output port 'io_ex_to_lsu_src1[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[3]' is connected directly to output port 'io_ex_to_lsu_src1[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[2]' is connected directly to output port 'io_ex_to_lsu_src1[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[1]' is connected directly to output port 'io_ex_to_lsu_src1[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out1[0]' is connected directly to output port 'io_ex_to_lsu_src1[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[63]' is connected directly to output port 'io_ex_to_lsu_src2[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[62]' is connected directly to output port 'io_ex_to_lsu_src2[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[61]' is connected directly to output port 'io_ex_to_lsu_src2[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[60]' is connected directly to output port 'io_ex_to_lsu_src2[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[59]' is connected directly to output port 'io_ex_to_lsu_src2[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[58]' is connected directly to output port 'io_ex_to_lsu_src2[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[57]' is connected directly to output port 'io_ex_to_lsu_src2[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[56]' is connected directly to output port 'io_ex_to_lsu_src2[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[55]' is connected directly to output port 'io_ex_to_lsu_src2[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[54]' is connected directly to output port 'io_ex_to_lsu_src2[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[53]' is connected directly to output port 'io_ex_to_lsu_src2[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[52]' is connected directly to output port 'io_ex_to_lsu_src2[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[51]' is connected directly to output port 'io_ex_to_lsu_src2[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[50]' is connected directly to output port 'io_ex_to_lsu_src2[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[49]' is connected directly to output port 'io_ex_to_lsu_src2[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[48]' is connected directly to output port 'io_ex_to_lsu_src2[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[47]' is connected directly to output port 'io_ex_to_lsu_src2[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[46]' is connected directly to output port 'io_ex_to_lsu_src2[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[45]' is connected directly to output port 'io_ex_to_lsu_src2[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[44]' is connected directly to output port 'io_ex_to_lsu_src2[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[43]' is connected directly to output port 'io_ex_to_lsu_src2[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[42]' is connected directly to output port 'io_ex_to_lsu_src2[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[41]' is connected directly to output port 'io_ex_to_lsu_src2[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[40]' is connected directly to output port 'io_ex_to_lsu_src2[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[39]' is connected directly to output port 'io_ex_to_lsu_src2[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[38]' is connected directly to output port 'io_ex_to_lsu_src2[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[37]' is connected directly to output port 'io_ex_to_lsu_src2[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[36]' is connected directly to output port 'io_ex_to_lsu_src2[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[35]' is connected directly to output port 'io_ex_to_lsu_src2[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[34]' is connected directly to output port 'io_ex_to_lsu_src2[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[33]' is connected directly to output port 'io_ex_to_lsu_src2[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[32]' is connected directly to output port 'io_ex_to_lsu_src2[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[31]' is connected directly to output port 'io_ex_to_lsu_src2[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[30]' is connected directly to output port 'io_ex_to_lsu_src2[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[29]' is connected directly to output port 'io_ex_to_lsu_src2[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[28]' is connected directly to output port 'io_ex_to_lsu_src2[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[27]' is connected directly to output port 'io_ex_to_lsu_src2[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[26]' is connected directly to output port 'io_ex_to_lsu_src2[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[25]' is connected directly to output port 'io_ex_to_lsu_src2[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[24]' is connected directly to output port 'io_ex_to_lsu_src2[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[23]' is connected directly to output port 'io_ex_to_lsu_src2[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[22]' is connected directly to output port 'io_ex_to_lsu_src2[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[21]' is connected directly to output port 'io_ex_to_lsu_src2[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[20]' is connected directly to output port 'io_ex_to_lsu_src2[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[19]' is connected directly to output port 'io_ex_to_lsu_src2[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[18]' is connected directly to output port 'io_ex_to_lsu_src2[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[17]' is connected directly to output port 'io_ex_to_lsu_src2[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[16]' is connected directly to output port 'io_ex_to_lsu_src2[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[15]' is connected directly to output port 'io_ex_to_lsu_src2[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[14]' is connected directly to output port 'io_ex_to_lsu_src2[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[13]' is connected directly to output port 'io_ex_to_lsu_src2[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[12]' is connected directly to output port 'io_ex_to_lsu_src2[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[11]' is connected directly to output port 'io_ex_to_lsu_src2[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[10]' is connected directly to output port 'io_ex_to_lsu_src2[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[9]' is connected directly to output port 'io_ex_to_lsu_src2[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[8]' is connected directly to output port 'io_ex_to_lsu_src2[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[7]' is connected directly to output port 'io_ex_to_lsu_src2[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[6]' is connected directly to output port 'io_ex_to_lsu_src2[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[5]' is connected directly to output port 'io_ex_to_lsu_src2[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[4]' is connected directly to output port 'io_ex_to_lsu_src2[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[3]' is connected directly to output port 'io_ex_to_lsu_src2[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[2]' is connected directly to output port 'io_ex_to_lsu_src2[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[1]' is connected directly to output port 'io_ex_to_lsu_src2[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_out2[0]' is connected directly to output port 'io_ex_to_lsu_src2[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[63]' is connected directly to output port 'io_ex_to_lsu_imm[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[62]' is connected directly to output port 'io_ex_to_lsu_imm[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[61]' is connected directly to output port 'io_ex_to_lsu_imm[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[60]' is connected directly to output port 'io_ex_to_lsu_imm[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[59]' is connected directly to output port 'io_ex_to_lsu_imm[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[58]' is connected directly to output port 'io_ex_to_lsu_imm[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[57]' is connected directly to output port 'io_ex_to_lsu_imm[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[56]' is connected directly to output port 'io_ex_to_lsu_imm[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[55]' is connected directly to output port 'io_ex_to_lsu_imm[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[54]' is connected directly to output port 'io_ex_to_lsu_imm[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[53]' is connected directly to output port 'io_ex_to_lsu_imm[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[52]' is connected directly to output port 'io_ex_to_lsu_imm[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[51]' is connected directly to output port 'io_ex_to_lsu_imm[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[50]' is connected directly to output port 'io_ex_to_lsu_imm[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[49]' is connected directly to output port 'io_ex_to_lsu_imm[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[48]' is connected directly to output port 'io_ex_to_lsu_imm[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[47]' is connected directly to output port 'io_ex_to_lsu_imm[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[46]' is connected directly to output port 'io_ex_to_lsu_imm[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[45]' is connected directly to output port 'io_ex_to_lsu_imm[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[44]' is connected directly to output port 'io_ex_to_lsu_imm[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[43]' is connected directly to output port 'io_ex_to_lsu_imm[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[42]' is connected directly to output port 'io_ex_to_lsu_imm[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[41]' is connected directly to output port 'io_ex_to_lsu_imm[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[40]' is connected directly to output port 'io_ex_to_lsu_imm[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[39]' is connected directly to output port 'io_ex_to_lsu_imm[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[38]' is connected directly to output port 'io_ex_to_lsu_imm[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[37]' is connected directly to output port 'io_ex_to_lsu_imm[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[36]' is connected directly to output port 'io_ex_to_lsu_imm[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[35]' is connected directly to output port 'io_ex_to_lsu_imm[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[34]' is connected directly to output port 'io_ex_to_lsu_imm[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[33]' is connected directly to output port 'io_ex_to_lsu_imm[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[32]' is connected directly to output port 'io_ex_to_lsu_imm[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[31]' is connected directly to output port 'io_ex_to_lsu_imm[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[30]' is connected directly to output port 'io_ex_to_lsu_imm[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[29]' is connected directly to output port 'io_ex_to_lsu_imm[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[28]' is connected directly to output port 'io_ex_to_lsu_imm[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[27]' is connected directly to output port 'io_ex_to_lsu_imm[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[26]' is connected directly to output port 'io_ex_to_lsu_imm[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[25]' is connected directly to output port 'io_ex_to_lsu_imm[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[24]' is connected directly to output port 'io_ex_to_lsu_imm[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[23]' is connected directly to output port 'io_ex_to_lsu_imm[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[22]' is connected directly to output port 'io_ex_to_lsu_imm[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[21]' is connected directly to output port 'io_ex_to_lsu_imm[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[20]' is connected directly to output port 'io_ex_to_lsu_imm[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[19]' is connected directly to output port 'io_ex_to_lsu_imm[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[18]' is connected directly to output port 'io_ex_to_lsu_imm[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[17]' is connected directly to output port 'io_ex_to_lsu_imm[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[16]' is connected directly to output port 'io_ex_to_lsu_imm[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[15]' is connected directly to output port 'io_ex_to_lsu_imm[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[14]' is connected directly to output port 'io_ex_to_lsu_imm[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[13]' is connected directly to output port 'io_ex_to_lsu_imm[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[12]' is connected directly to output port 'io_ex_to_lsu_imm[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[11]' is connected directly to output port 'io_ex_to_lsu_imm[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[10]' is connected directly to output port 'io_ex_to_lsu_imm[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[9]' is connected directly to output port 'io_ex_to_lsu_imm[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[8]' is connected directly to output port 'io_ex_to_lsu_imm[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[7]' is connected directly to output port 'io_ex_to_lsu_imm[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[6]' is connected directly to output port 'io_ex_to_lsu_imm[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[5]' is connected directly to output port 'io_ex_to_lsu_imm[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[4]' is connected directly to output port 'io_ex_to_lsu_imm[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[3]' is connected directly to output port 'io_ex_to_lsu_imm[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[2]' is connected directly to output port 'io_ex_to_lsu_imm[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[1]' is connected directly to output port 'io_ex_to_lsu_imm[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_imm[0]' is connected directly to output port 'io_ex_to_lsu_imm[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[4]' is connected directly to output port 'io_ex_to_lsu_dest[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[3]' is connected directly to output port 'io_ex_to_lsu_dest[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[2]' is connected directly to output port 'io_ex_to_lsu_dest[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[1]' is connected directly to output port 'io_ex_to_lsu_dest[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_dest[0]' is connected directly to output port 'io_ex_to_lsu_dest[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_rf_w' is connected directly to output port 'io_ex_to_lsu_rf_w'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_load' is connected directly to output port 'io_ex_to_lsu_load'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_save' is connected directly to output port 'io_ex_to_lsu_save'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[63]' is connected directly to output port 'io_ex_to_lsu_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[62]' is connected directly to output port 'io_ex_to_lsu_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[61]' is connected directly to output port 'io_ex_to_lsu_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[60]' is connected directly to output port 'io_ex_to_lsu_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[59]' is connected directly to output port 'io_ex_to_lsu_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[58]' is connected directly to output port 'io_ex_to_lsu_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[57]' is connected directly to output port 'io_ex_to_lsu_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[56]' is connected directly to output port 'io_ex_to_lsu_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[55]' is connected directly to output port 'io_ex_to_lsu_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[54]' is connected directly to output port 'io_ex_to_lsu_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[53]' is connected directly to output port 'io_ex_to_lsu_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[52]' is connected directly to output port 'io_ex_to_lsu_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[51]' is connected directly to output port 'io_ex_to_lsu_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[50]' is connected directly to output port 'io_ex_to_lsu_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[49]' is connected directly to output port 'io_ex_to_lsu_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[48]' is connected directly to output port 'io_ex_to_lsu_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[47]' is connected directly to output port 'io_ex_to_lsu_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[46]' is connected directly to output port 'io_ex_to_lsu_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[45]' is connected directly to output port 'io_ex_to_lsu_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[44]' is connected directly to output port 'io_ex_to_lsu_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[43]' is connected directly to output port 'io_ex_to_lsu_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[42]' is connected directly to output port 'io_ex_to_lsu_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[41]' is connected directly to output port 'io_ex_to_lsu_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[40]' is connected directly to output port 'io_ex_to_lsu_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[39]' is connected directly to output port 'io_ex_to_lsu_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[38]' is connected directly to output port 'io_ex_to_lsu_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[37]' is connected directly to output port 'io_ex_to_lsu_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[36]' is connected directly to output port 'io_ex_to_lsu_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[35]' is connected directly to output port 'io_ex_to_lsu_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[34]' is connected directly to output port 'io_ex_to_lsu_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[33]' is connected directly to output port 'io_ex_to_lsu_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[32]' is connected directly to output port 'io_ex_to_lsu_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[31]' is connected directly to output port 'io_ex_to_lsu_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[30]' is connected directly to output port 'io_ex_to_lsu_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[29]' is connected directly to output port 'io_ex_to_lsu_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[28]' is connected directly to output port 'io_ex_to_lsu_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[27]' is connected directly to output port 'io_ex_to_lsu_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[26]' is connected directly to output port 'io_ex_to_lsu_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[25]' is connected directly to output port 'io_ex_to_lsu_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[24]' is connected directly to output port 'io_ex_to_lsu_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[23]' is connected directly to output port 'io_ex_to_lsu_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[22]' is connected directly to output port 'io_ex_to_lsu_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[21]' is connected directly to output port 'io_ex_to_lsu_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[20]' is connected directly to output port 'io_ex_to_lsu_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[19]' is connected directly to output port 'io_ex_to_lsu_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[18]' is connected directly to output port 'io_ex_to_lsu_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[17]' is connected directly to output port 'io_ex_to_lsu_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[16]' is connected directly to output port 'io_ex_to_lsu_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[15]' is connected directly to output port 'io_ex_to_lsu_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[14]' is connected directly to output port 'io_ex_to_lsu_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[13]' is connected directly to output port 'io_ex_to_lsu_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[12]' is connected directly to output port 'io_ex_to_lsu_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[11]' is connected directly to output port 'io_ex_to_lsu_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[10]' is connected directly to output port 'io_ex_to_lsu_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[9]' is connected directly to output port 'io_ex_to_lsu_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[8]' is connected directly to output port 'io_ex_to_lsu_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[7]' is connected directly to output port 'io_ex_to_lsu_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[6]' is connected directly to output port 'io_ex_to_lsu_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[5]' is connected directly to output port 'io_ex_to_lsu_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[4]' is connected directly to output port 'io_ex_to_lsu_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[3]' is connected directly to output port 'io_ex_to_lsu_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[2]' is connected directly to output port 'io_ex_to_lsu_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[1]' is connected directly to output port 'io_ex_to_lsu_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_pc[0]' is connected directly to output port 'io_ex_to_lsu_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_csr' is connected directly to output port 'io_ex_to_lsu_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_ex_to_lsu_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[6]' is connected directly to output port 'io_ex_to_lsu_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[5]' is connected directly to output port 'io_ex_to_lsu_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[4]' is connected directly to output port 'io_ex_to_lsu_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[3]' is connected directly to output port 'io_ex_to_lsu_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[2]' is connected directly to output port 'io_ex_to_lsu_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[1]' is connected directly to output port 'io_ex_to_lsu_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csrop[0]' is connected directly to output port 'io_ex_to_lsu_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[11]' is connected directly to output port 'io_ex_to_lsu_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[10]' is connected directly to output port 'io_ex_to_lsu_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[9]' is connected directly to output port 'io_ex_to_lsu_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[8]' is connected directly to output port 'io_ex_to_lsu_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[7]' is connected directly to output port 'io_ex_to_lsu_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[6]' is connected directly to output port 'io_ex_to_lsu_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[5]' is connected directly to output port 'io_ex_to_lsu_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[4]' is connected directly to output port 'io_ex_to_lsu_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[3]' is connected directly to output port 'io_ex_to_lsu_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[2]' is connected directly to output port 'io_ex_to_lsu_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[1]' is connected directly to output port 'io_ex_to_lsu_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_addr[0]' is connected directly to output port 'io_ex_to_lsu_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[63]' is connected directly to output port 'io_ex_to_lsu_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[62]' is connected directly to output port 'io_ex_to_lsu_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[61]' is connected directly to output port 'io_ex_to_lsu_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[60]' is connected directly to output port 'io_ex_to_lsu_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[59]' is connected directly to output port 'io_ex_to_lsu_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[58]' is connected directly to output port 'io_ex_to_lsu_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[57]' is connected directly to output port 'io_ex_to_lsu_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[56]' is connected directly to output port 'io_ex_to_lsu_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[55]' is connected directly to output port 'io_ex_to_lsu_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[54]' is connected directly to output port 'io_ex_to_lsu_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[53]' is connected directly to output port 'io_ex_to_lsu_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[52]' is connected directly to output port 'io_ex_to_lsu_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[51]' is connected directly to output port 'io_ex_to_lsu_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[50]' is connected directly to output port 'io_ex_to_lsu_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[49]' is connected directly to output port 'io_ex_to_lsu_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[48]' is connected directly to output port 'io_ex_to_lsu_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[47]' is connected directly to output port 'io_ex_to_lsu_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[46]' is connected directly to output port 'io_ex_to_lsu_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[45]' is connected directly to output port 'io_ex_to_lsu_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[44]' is connected directly to output port 'io_ex_to_lsu_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[43]' is connected directly to output port 'io_ex_to_lsu_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[42]' is connected directly to output port 'io_ex_to_lsu_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[41]' is connected directly to output port 'io_ex_to_lsu_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[40]' is connected directly to output port 'io_ex_to_lsu_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[39]' is connected directly to output port 'io_ex_to_lsu_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[38]' is connected directly to output port 'io_ex_to_lsu_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[37]' is connected directly to output port 'io_ex_to_lsu_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[36]' is connected directly to output port 'io_ex_to_lsu_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[35]' is connected directly to output port 'io_ex_to_lsu_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[34]' is connected directly to output port 'io_ex_to_lsu_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[33]' is connected directly to output port 'io_ex_to_lsu_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[32]' is connected directly to output port 'io_ex_to_lsu_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[31]' is connected directly to output port 'io_ex_to_lsu_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[30]' is connected directly to output port 'io_ex_to_lsu_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[29]' is connected directly to output port 'io_ex_to_lsu_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[28]' is connected directly to output port 'io_ex_to_lsu_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[27]' is connected directly to output port 'io_ex_to_lsu_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[26]' is connected directly to output port 'io_ex_to_lsu_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[25]' is connected directly to output port 'io_ex_to_lsu_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[24]' is connected directly to output port 'io_ex_to_lsu_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[23]' is connected directly to output port 'io_ex_to_lsu_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[22]' is connected directly to output port 'io_ex_to_lsu_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[21]' is connected directly to output port 'io_ex_to_lsu_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[20]' is connected directly to output port 'io_ex_to_lsu_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[19]' is connected directly to output port 'io_ex_to_lsu_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[18]' is connected directly to output port 'io_ex_to_lsu_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[17]' is connected directly to output port 'io_ex_to_lsu_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[16]' is connected directly to output port 'io_ex_to_lsu_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[15]' is connected directly to output port 'io_ex_to_lsu_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[14]' is connected directly to output port 'io_ex_to_lsu_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[13]' is connected directly to output port 'io_ex_to_lsu_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[12]' is connected directly to output port 'io_ex_to_lsu_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[11]' is connected directly to output port 'io_ex_to_lsu_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[10]' is connected directly to output port 'io_ex_to_lsu_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[9]' is connected directly to output port 'io_ex_to_lsu_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[8]' is connected directly to output port 'io_ex_to_lsu_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[7]' is connected directly to output port 'io_ex_to_lsu_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[6]' is connected directly to output port 'io_ex_to_lsu_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[5]' is connected directly to output port 'io_ex_to_lsu_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[4]' is connected directly to output port 'io_ex_to_lsu_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[3]' is connected directly to output port 'io_ex_to_lsu_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[2]' is connected directly to output port 'io_ex_to_lsu_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[1]' is connected directly to output port 'io_ex_to_lsu_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_csr_src[0]' is connected directly to output port 'io_ex_to_lsu_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_Execution', input port 'io_id_to_ex_is_zero' is connected directly to output port 'io_ex_to_lsu_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[63]' is connected directly to output port 'io_lsu_to_csr_wdata[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[62]' is connected directly to output port 'io_lsu_to_csr_wdata[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[61]' is connected directly to output port 'io_lsu_to_csr_wdata[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[60]' is connected directly to output port 'io_lsu_to_csr_wdata[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[59]' is connected directly to output port 'io_lsu_to_csr_wdata[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[58]' is connected directly to output port 'io_lsu_to_csr_wdata[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[57]' is connected directly to output port 'io_lsu_to_csr_wdata[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[56]' is connected directly to output port 'io_lsu_to_csr_wdata[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[55]' is connected directly to output port 'io_lsu_to_csr_wdata[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[54]' is connected directly to output port 'io_lsu_to_csr_wdata[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[53]' is connected directly to output port 'io_lsu_to_csr_wdata[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[52]' is connected directly to output port 'io_lsu_to_csr_wdata[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[51]' is connected directly to output port 'io_lsu_to_csr_wdata[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[50]' is connected directly to output port 'io_lsu_to_csr_wdata[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[49]' is connected directly to output port 'io_lsu_to_csr_wdata[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[48]' is connected directly to output port 'io_lsu_to_csr_wdata[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[47]' is connected directly to output port 'io_lsu_to_csr_wdata[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[46]' is connected directly to output port 'io_lsu_to_csr_wdata[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[45]' is connected directly to output port 'io_lsu_to_csr_wdata[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[44]' is connected directly to output port 'io_lsu_to_csr_wdata[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[43]' is connected directly to output port 'io_lsu_to_csr_wdata[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[42]' is connected directly to output port 'io_lsu_to_csr_wdata[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[41]' is connected directly to output port 'io_lsu_to_csr_wdata[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[40]' is connected directly to output port 'io_lsu_to_csr_wdata[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[39]' is connected directly to output port 'io_lsu_to_csr_wdata[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[38]' is connected directly to output port 'io_lsu_to_csr_wdata[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[37]' is connected directly to output port 'io_lsu_to_csr_wdata[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[36]' is connected directly to output port 'io_lsu_to_csr_wdata[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[35]' is connected directly to output port 'io_lsu_to_csr_wdata[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[34]' is connected directly to output port 'io_lsu_to_csr_wdata[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[33]' is connected directly to output port 'io_lsu_to_csr_wdata[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[32]' is connected directly to output port 'io_lsu_to_csr_wdata[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[31]' is connected directly to output port 'io_lsu_to_csr_wdata[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[30]' is connected directly to output port 'io_lsu_to_csr_wdata[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[29]' is connected directly to output port 'io_lsu_to_csr_wdata[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[28]' is connected directly to output port 'io_lsu_to_csr_wdata[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[27]' is connected directly to output port 'io_lsu_to_csr_wdata[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[26]' is connected directly to output port 'io_lsu_to_csr_wdata[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[25]' is connected directly to output port 'io_lsu_to_csr_wdata[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[24]' is connected directly to output port 'io_lsu_to_csr_wdata[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[23]' is connected directly to output port 'io_lsu_to_csr_wdata[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[22]' is connected directly to output port 'io_lsu_to_csr_wdata[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[21]' is connected directly to output port 'io_lsu_to_csr_wdata[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[20]' is connected directly to output port 'io_lsu_to_csr_wdata[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[19]' is connected directly to output port 'io_lsu_to_csr_wdata[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[18]' is connected directly to output port 'io_lsu_to_csr_wdata[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[17]' is connected directly to output port 'io_lsu_to_csr_wdata[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[16]' is connected directly to output port 'io_lsu_to_csr_wdata[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[15]' is connected directly to output port 'io_lsu_to_csr_wdata[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[14]' is connected directly to output port 'io_lsu_to_csr_wdata[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[13]' is connected directly to output port 'io_lsu_to_csr_wdata[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[12]' is connected directly to output port 'io_lsu_to_csr_wdata[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[11]' is connected directly to output port 'io_lsu_to_csr_wdata[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[10]' is connected directly to output port 'io_lsu_to_csr_wdata[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[9]' is connected directly to output port 'io_lsu_to_csr_wdata[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[8]' is connected directly to output port 'io_lsu_to_csr_wdata[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[7]' is connected directly to output port 'io_lsu_to_csr_wdata[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[6]' is connected directly to output port 'io_lsu_to_csr_wdata[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[5]' is connected directly to output port 'io_lsu_to_csr_wdata[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[4]' is connected directly to output port 'io_lsu_to_csr_wdata[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[3]' is connected directly to output port 'io_lsu_to_csr_wdata[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[2]' is connected directly to output port 'io_lsu_to_csr_wdata[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[1]' is connected directly to output port 'io_lsu_to_csr_wdata[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_src2[0]' is connected directly to output port 'io_lsu_to_csr_wdata[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[63]' is connected directly to output port 'io_lsu_to_wb_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[62]' is connected directly to output port 'io_lsu_to_wb_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[61]' is connected directly to output port 'io_lsu_to_wb_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[60]' is connected directly to output port 'io_lsu_to_wb_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[59]' is connected directly to output port 'io_lsu_to_wb_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[58]' is connected directly to output port 'io_lsu_to_wb_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[57]' is connected directly to output port 'io_lsu_to_wb_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[56]' is connected directly to output port 'io_lsu_to_wb_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[55]' is connected directly to output port 'io_lsu_to_wb_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[54]' is connected directly to output port 'io_lsu_to_wb_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[53]' is connected directly to output port 'io_lsu_to_wb_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[52]' is connected directly to output port 'io_lsu_to_wb_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[51]' is connected directly to output port 'io_lsu_to_wb_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[50]' is connected directly to output port 'io_lsu_to_wb_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[49]' is connected directly to output port 'io_lsu_to_wb_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[48]' is connected directly to output port 'io_lsu_to_wb_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[47]' is connected directly to output port 'io_lsu_to_wb_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[46]' is connected directly to output port 'io_lsu_to_wb_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[45]' is connected directly to output port 'io_lsu_to_wb_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[44]' is connected directly to output port 'io_lsu_to_wb_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[43]' is connected directly to output port 'io_lsu_to_wb_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[42]' is connected directly to output port 'io_lsu_to_wb_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[41]' is connected directly to output port 'io_lsu_to_wb_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[40]' is connected directly to output port 'io_lsu_to_wb_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[39]' is connected directly to output port 'io_lsu_to_wb_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[38]' is connected directly to output port 'io_lsu_to_wb_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[37]' is connected directly to output port 'io_lsu_to_wb_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[36]' is connected directly to output port 'io_lsu_to_wb_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[35]' is connected directly to output port 'io_lsu_to_wb_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[34]' is connected directly to output port 'io_lsu_to_wb_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[33]' is connected directly to output port 'io_lsu_to_wb_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[32]' is connected directly to output port 'io_lsu_to_wb_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[31]' is connected directly to output port 'io_lsu_to_wb_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[30]' is connected directly to output port 'io_lsu_to_wb_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[29]' is connected directly to output port 'io_lsu_to_wb_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[28]' is connected directly to output port 'io_lsu_to_wb_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[27]' is connected directly to output port 'io_lsu_to_wb_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[26]' is connected directly to output port 'io_lsu_to_wb_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[25]' is connected directly to output port 'io_lsu_to_wb_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[24]' is connected directly to output port 'io_lsu_to_wb_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[23]' is connected directly to output port 'io_lsu_to_wb_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[22]' is connected directly to output port 'io_lsu_to_wb_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[21]' is connected directly to output port 'io_lsu_to_wb_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[20]' is connected directly to output port 'io_lsu_to_wb_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[19]' is connected directly to output port 'io_lsu_to_wb_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[18]' is connected directly to output port 'io_lsu_to_wb_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[17]' is connected directly to output port 'io_lsu_to_wb_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[16]' is connected directly to output port 'io_lsu_to_wb_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[15]' is connected directly to output port 'io_lsu_to_wb_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[14]' is connected directly to output port 'io_lsu_to_wb_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[13]' is connected directly to output port 'io_lsu_to_wb_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[12]' is connected directly to output port 'io_lsu_to_wb_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[11]' is connected directly to output port 'io_lsu_to_wb_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[10]' is connected directly to output port 'io_lsu_to_wb_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[9]' is connected directly to output port 'io_lsu_to_wb_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[8]' is connected directly to output port 'io_lsu_to_wb_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[7]' is connected directly to output port 'io_lsu_to_wb_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[6]' is connected directly to output port 'io_lsu_to_wb_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[5]' is connected directly to output port 'io_lsu_to_wb_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[4]' is connected directly to output port 'io_lsu_to_wb_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[3]' is connected directly to output port 'io_lsu_to_wb_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[2]' is connected directly to output port 'io_lsu_to_wb_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[1]' is connected directly to output port 'io_lsu_to_wb_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_pc[0]' is connected directly to output port 'io_lsu_to_wb_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_csr' is connected directly to output port 'io_lsu_to_wb_is_csr'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[7]' is connected directly to output port 'io_lsu_to_wb_csrop[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[6]' is connected directly to output port 'io_lsu_to_wb_csrop[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[5]' is connected directly to output port 'io_lsu_to_wb_csrop[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[4]' is connected directly to output port 'io_lsu_to_wb_csrop[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[3]' is connected directly to output port 'io_lsu_to_wb_csrop[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[2]' is connected directly to output port 'io_lsu_to_wb_csrop[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[1]' is connected directly to output port 'io_lsu_to_wb_csrop[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csrop[0]' is connected directly to output port 'io_lsu_to_wb_csrop[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[11]' is connected directly to output port 'io_lsu_to_wb_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[10]' is connected directly to output port 'io_lsu_to_wb_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[9]' is connected directly to output port 'io_lsu_to_wb_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[8]' is connected directly to output port 'io_lsu_to_wb_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[7]' is connected directly to output port 'io_lsu_to_wb_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[6]' is connected directly to output port 'io_lsu_to_wb_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[5]' is connected directly to output port 'io_lsu_to_wb_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[4]' is connected directly to output port 'io_lsu_to_wb_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[3]' is connected directly to output port 'io_lsu_to_wb_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[2]' is connected directly to output port 'io_lsu_to_wb_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[1]' is connected directly to output port 'io_lsu_to_wb_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_addr[0]' is connected directly to output port 'io_lsu_to_wb_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[63]' is connected directly to output port 'io_lsu_to_wb_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[62]' is connected directly to output port 'io_lsu_to_wb_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[61]' is connected directly to output port 'io_lsu_to_wb_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[60]' is connected directly to output port 'io_lsu_to_wb_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[59]' is connected directly to output port 'io_lsu_to_wb_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[58]' is connected directly to output port 'io_lsu_to_wb_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[57]' is connected directly to output port 'io_lsu_to_wb_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[56]' is connected directly to output port 'io_lsu_to_wb_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[55]' is connected directly to output port 'io_lsu_to_wb_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[54]' is connected directly to output port 'io_lsu_to_wb_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[53]' is connected directly to output port 'io_lsu_to_wb_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[52]' is connected directly to output port 'io_lsu_to_wb_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[51]' is connected directly to output port 'io_lsu_to_wb_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[50]' is connected directly to output port 'io_lsu_to_wb_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[49]' is connected directly to output port 'io_lsu_to_wb_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[48]' is connected directly to output port 'io_lsu_to_wb_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[47]' is connected directly to output port 'io_lsu_to_wb_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[46]' is connected directly to output port 'io_lsu_to_wb_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[45]' is connected directly to output port 'io_lsu_to_wb_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[44]' is connected directly to output port 'io_lsu_to_wb_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[43]' is connected directly to output port 'io_lsu_to_wb_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[42]' is connected directly to output port 'io_lsu_to_wb_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[41]' is connected directly to output port 'io_lsu_to_wb_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[40]' is connected directly to output port 'io_lsu_to_wb_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[39]' is connected directly to output port 'io_lsu_to_wb_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[38]' is connected directly to output port 'io_lsu_to_wb_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[37]' is connected directly to output port 'io_lsu_to_wb_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[36]' is connected directly to output port 'io_lsu_to_wb_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[35]' is connected directly to output port 'io_lsu_to_wb_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[34]' is connected directly to output port 'io_lsu_to_wb_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[33]' is connected directly to output port 'io_lsu_to_wb_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[32]' is connected directly to output port 'io_lsu_to_wb_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[31]' is connected directly to output port 'io_lsu_to_wb_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[30]' is connected directly to output port 'io_lsu_to_wb_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[29]' is connected directly to output port 'io_lsu_to_wb_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[28]' is connected directly to output port 'io_lsu_to_wb_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[27]' is connected directly to output port 'io_lsu_to_wb_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[26]' is connected directly to output port 'io_lsu_to_wb_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[25]' is connected directly to output port 'io_lsu_to_wb_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[24]' is connected directly to output port 'io_lsu_to_wb_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[23]' is connected directly to output port 'io_lsu_to_wb_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[22]' is connected directly to output port 'io_lsu_to_wb_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[21]' is connected directly to output port 'io_lsu_to_wb_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[20]' is connected directly to output port 'io_lsu_to_wb_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[19]' is connected directly to output port 'io_lsu_to_wb_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[18]' is connected directly to output port 'io_lsu_to_wb_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[17]' is connected directly to output port 'io_lsu_to_wb_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[16]' is connected directly to output port 'io_lsu_to_wb_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[15]' is connected directly to output port 'io_lsu_to_wb_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[14]' is connected directly to output port 'io_lsu_to_wb_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[13]' is connected directly to output port 'io_lsu_to_wb_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[12]' is connected directly to output port 'io_lsu_to_wb_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[11]' is connected directly to output port 'io_lsu_to_wb_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[10]' is connected directly to output port 'io_lsu_to_wb_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[9]' is connected directly to output port 'io_lsu_to_wb_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[8]' is connected directly to output port 'io_lsu_to_wb_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[7]' is connected directly to output port 'io_lsu_to_wb_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[6]' is connected directly to output port 'io_lsu_to_wb_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[5]' is connected directly to output port 'io_lsu_to_wb_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[4]' is connected directly to output port 'io_lsu_to_wb_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[3]' is connected directly to output port 'io_lsu_to_wb_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[2]' is connected directly to output port 'io_lsu_to_wb_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[1]' is connected directly to output port 'io_lsu_to_wb_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_csr_src[0]' is connected directly to output port 'io_lsu_to_wb_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_LSU', input port 'io_ex_to_lsu_is_zero' is connected directly to output port 'io_lsu_to_wb_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_nop' is connected directly to output port 'io_wb_to_csr_is_nop'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[63]' is connected directly to output port 'io_wb_to_csr_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[62]' is connected directly to output port 'io_wb_to_csr_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[61]' is connected directly to output port 'io_wb_to_csr_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[60]' is connected directly to output port 'io_wb_to_csr_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[59]' is connected directly to output port 'io_wb_to_csr_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[58]' is connected directly to output port 'io_wb_to_csr_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[57]' is connected directly to output port 'io_wb_to_csr_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[56]' is connected directly to output port 'io_wb_to_csr_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[55]' is connected directly to output port 'io_wb_to_csr_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[54]' is connected directly to output port 'io_wb_to_csr_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[53]' is connected directly to output port 'io_wb_to_csr_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[52]' is connected directly to output port 'io_wb_to_csr_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[51]' is connected directly to output port 'io_wb_to_csr_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[50]' is connected directly to output port 'io_wb_to_csr_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[49]' is connected directly to output port 'io_wb_to_csr_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[48]' is connected directly to output port 'io_wb_to_csr_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[47]' is connected directly to output port 'io_wb_to_csr_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[46]' is connected directly to output port 'io_wb_to_csr_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[45]' is connected directly to output port 'io_wb_to_csr_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[44]' is connected directly to output port 'io_wb_to_csr_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[43]' is connected directly to output port 'io_wb_to_csr_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[42]' is connected directly to output port 'io_wb_to_csr_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[41]' is connected directly to output port 'io_wb_to_csr_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[40]' is connected directly to output port 'io_wb_to_csr_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[39]' is connected directly to output port 'io_wb_to_csr_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[38]' is connected directly to output port 'io_wb_to_csr_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[37]' is connected directly to output port 'io_wb_to_csr_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[36]' is connected directly to output port 'io_wb_to_csr_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[35]' is connected directly to output port 'io_wb_to_csr_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[34]' is connected directly to output port 'io_wb_to_csr_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[33]' is connected directly to output port 'io_wb_to_csr_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[32]' is connected directly to output port 'io_wb_to_csr_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[31]' is connected directly to output port 'io_wb_to_csr_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[30]' is connected directly to output port 'io_wb_to_csr_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[29]' is connected directly to output port 'io_wb_to_csr_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[28]' is connected directly to output port 'io_wb_to_csr_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[27]' is connected directly to output port 'io_wb_to_csr_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[26]' is connected directly to output port 'io_wb_to_csr_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[25]' is connected directly to output port 'io_wb_to_csr_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[24]' is connected directly to output port 'io_wb_to_csr_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[23]' is connected directly to output port 'io_wb_to_csr_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[22]' is connected directly to output port 'io_wb_to_csr_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[21]' is connected directly to output port 'io_wb_to_csr_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[20]' is connected directly to output port 'io_wb_to_csr_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[19]' is connected directly to output port 'io_wb_to_csr_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[18]' is connected directly to output port 'io_wb_to_csr_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[17]' is connected directly to output port 'io_wb_to_csr_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[16]' is connected directly to output port 'io_wb_to_csr_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[15]' is connected directly to output port 'io_wb_to_csr_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[14]' is connected directly to output port 'io_wb_to_csr_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[13]' is connected directly to output port 'io_wb_to_csr_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[12]' is connected directly to output port 'io_wb_to_csr_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[11]' is connected directly to output port 'io_wb_to_csr_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[10]' is connected directly to output port 'io_wb_to_csr_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[9]' is connected directly to output port 'io_wb_to_csr_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[8]' is connected directly to output port 'io_wb_to_csr_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[7]' is connected directly to output port 'io_wb_to_csr_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[6]' is connected directly to output port 'io_wb_to_csr_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[5]' is connected directly to output port 'io_wb_to_csr_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[4]' is connected directly to output port 'io_wb_to_csr_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[3]' is connected directly to output port 'io_wb_to_csr_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[2]' is connected directly to output port 'io_wb_to_csr_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[1]' is connected directly to output port 'io_wb_to_csr_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_pc[0]' is connected directly to output port 'io_wb_to_csr_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[11]' is connected directly to output port 'io_wb_to_csr_csr_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[10]' is connected directly to output port 'io_wb_to_csr_csr_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[9]' is connected directly to output port 'io_wb_to_csr_csr_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[8]' is connected directly to output port 'io_wb_to_csr_csr_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[7]' is connected directly to output port 'io_wb_to_csr_csr_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[6]' is connected directly to output port 'io_wb_to_csr_csr_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[5]' is connected directly to output port 'io_wb_to_csr_csr_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[4]' is connected directly to output port 'io_wb_to_csr_csr_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[3]' is connected directly to output port 'io_wb_to_csr_csr_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[2]' is connected directly to output port 'io_wb_to_csr_csr_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[1]' is connected directly to output port 'io_wb_to_csr_csr_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_addr[0]' is connected directly to output port 'io_wb_to_csr_csr_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[63]' is connected directly to output port 'io_wb_to_csr_csr_src[63]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[62]' is connected directly to output port 'io_wb_to_csr_csr_src[62]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[61]' is connected directly to output port 'io_wb_to_csr_csr_src[61]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[60]' is connected directly to output port 'io_wb_to_csr_csr_src[60]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[59]' is connected directly to output port 'io_wb_to_csr_csr_src[59]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[58]' is connected directly to output port 'io_wb_to_csr_csr_src[58]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[57]' is connected directly to output port 'io_wb_to_csr_csr_src[57]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[56]' is connected directly to output port 'io_wb_to_csr_csr_src[56]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[55]' is connected directly to output port 'io_wb_to_csr_csr_src[55]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[54]' is connected directly to output port 'io_wb_to_csr_csr_src[54]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[53]' is connected directly to output port 'io_wb_to_csr_csr_src[53]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[52]' is connected directly to output port 'io_wb_to_csr_csr_src[52]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[51]' is connected directly to output port 'io_wb_to_csr_csr_src[51]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[50]' is connected directly to output port 'io_wb_to_csr_csr_src[50]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[49]' is connected directly to output port 'io_wb_to_csr_csr_src[49]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[48]' is connected directly to output port 'io_wb_to_csr_csr_src[48]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[47]' is connected directly to output port 'io_wb_to_csr_csr_src[47]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[46]' is connected directly to output port 'io_wb_to_csr_csr_src[46]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[45]' is connected directly to output port 'io_wb_to_csr_csr_src[45]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[44]' is connected directly to output port 'io_wb_to_csr_csr_src[44]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[43]' is connected directly to output port 'io_wb_to_csr_csr_src[43]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[42]' is connected directly to output port 'io_wb_to_csr_csr_src[42]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[41]' is connected directly to output port 'io_wb_to_csr_csr_src[41]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[40]' is connected directly to output port 'io_wb_to_csr_csr_src[40]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[39]' is connected directly to output port 'io_wb_to_csr_csr_src[39]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[38]' is connected directly to output port 'io_wb_to_csr_csr_src[38]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[37]' is connected directly to output port 'io_wb_to_csr_csr_src[37]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[36]' is connected directly to output port 'io_wb_to_csr_csr_src[36]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[35]' is connected directly to output port 'io_wb_to_csr_csr_src[35]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[34]' is connected directly to output port 'io_wb_to_csr_csr_src[34]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[33]' is connected directly to output port 'io_wb_to_csr_csr_src[33]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[32]' is connected directly to output port 'io_wb_to_csr_csr_src[32]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[31]' is connected directly to output port 'io_wb_to_csr_csr_src[31]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[30]' is connected directly to output port 'io_wb_to_csr_csr_src[30]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[29]' is connected directly to output port 'io_wb_to_csr_csr_src[29]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[28]' is connected directly to output port 'io_wb_to_csr_csr_src[28]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[27]' is connected directly to output port 'io_wb_to_csr_csr_src[27]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[26]' is connected directly to output port 'io_wb_to_csr_csr_src[26]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[25]' is connected directly to output port 'io_wb_to_csr_csr_src[25]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[24]' is connected directly to output port 'io_wb_to_csr_csr_src[24]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[23]' is connected directly to output port 'io_wb_to_csr_csr_src[23]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[22]' is connected directly to output port 'io_wb_to_csr_csr_src[22]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[21]' is connected directly to output port 'io_wb_to_csr_csr_src[21]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[20]' is connected directly to output port 'io_wb_to_csr_csr_src[20]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[19]' is connected directly to output port 'io_wb_to_csr_csr_src[19]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[18]' is connected directly to output port 'io_wb_to_csr_csr_src[18]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[17]' is connected directly to output port 'io_wb_to_csr_csr_src[17]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[16]' is connected directly to output port 'io_wb_to_csr_csr_src[16]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[15]' is connected directly to output port 'io_wb_to_csr_csr_src[15]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[14]' is connected directly to output port 'io_wb_to_csr_csr_src[14]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[13]' is connected directly to output port 'io_wb_to_csr_csr_src[13]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[12]' is connected directly to output port 'io_wb_to_csr_csr_src[12]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[11]' is connected directly to output port 'io_wb_to_csr_csr_src[11]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[10]' is connected directly to output port 'io_wb_to_csr_csr_src[10]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[9]' is connected directly to output port 'io_wb_to_csr_csr_src[9]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[8]' is connected directly to output port 'io_wb_to_csr_csr_src[8]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[7]' is connected directly to output port 'io_wb_to_csr_csr_src[7]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[6]' is connected directly to output port 'io_wb_to_csr_csr_src[6]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[5]' is connected directly to output port 'io_wb_to_csr_csr_src[5]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[4]' is connected directly to output port 'io_wb_to_csr_csr_src[4]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[3]' is connected directly to output port 'io_wb_to_csr_csr_src[3]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[2]' is connected directly to output port 'io_wb_to_csr_csr_src[2]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[1]' is connected directly to output port 'io_wb_to_csr_csr_src[1]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_csr_src[0]' is connected directly to output port 'io_wb_to_csr_csr_src[0]'. (LINT-29)
Warning: In design 'ysyx_210760_WB', input port 'io_lsu_to_wb_is_zero' is connected directly to output port 'io_wb_to_csr_is_zero'. (LINT-29)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[31]' is connected directly to output port 'io_axi_ar_addr_o[31]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[30]' is connected directly to output port 'io_axi_ar_addr_o[30]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[29]' is connected directly to output port 'io_axi_ar_addr_o[29]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[28]' is connected directly to output port 'io_axi_ar_addr_o[28]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[27]' is connected directly to output port 'io_axi_ar_addr_o[27]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[26]' is connected directly to output port 'io_axi_ar_addr_o[26]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[25]' is connected directly to output port 'io_axi_ar_addr_o[25]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[24]' is connected directly to output port 'io_axi_ar_addr_o[24]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[23]' is connected directly to output port 'io_axi_ar_addr_o[23]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[22]' is connected directly to output port 'io_axi_ar_addr_o[22]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[21]' is connected directly to output port 'io_axi_ar_addr_o[21]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[20]' is connected directly to output port 'io_axi_ar_addr_o[20]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[19]' is connected directly to output port 'io_axi_ar_addr_o[19]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[18]' is connected directly to output port 'io_axi_ar_addr_o[18]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[17]' is connected directly to output port 'io_axi_ar_addr_o[17]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[16]' is connected directly to output port 'io_axi_ar_addr_o[16]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[15]' is connected directly to output port 'io_axi_ar_addr_o[15]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[14]' is connected directly to output port 'io_axi_ar_addr_o[14]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[13]' is connected directly to output port 'io_axi_ar_addr_o[13]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[12]' is connected directly to output port 'io_axi_ar_addr_o[12]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[11]' is connected directly to output port 'io_axi_ar_addr_o[11]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[10]' is connected directly to output port 'io_axi_ar_addr_o[10]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[9]' is connected directly to output port 'io_axi_ar_addr_o[9]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[8]' is connected directly to output port 'io_axi_ar_addr_o[8]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[7]' is connected directly to output port 'io_axi_ar_addr_o[7]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[6]' is connected directly to output port 'io_axi_ar_addr_o[6]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[5]' is connected directly to output port 'io_axi_ar_addr_o[5]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[4]' is connected directly to output port 'io_axi_ar_addr_o[4]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[3]' is connected directly to output port 'io_axi_ar_addr_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[2]' is connected directly to output port 'io_axi_ar_addr_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[1]' is connected directly to output port 'io_axi_ar_addr_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_addr_o[0]' is connected directly to output port 'io_axi_ar_addr_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[3]' is connected directly to output port 'io_axi_ar_id_o[3]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[2]' is connected directly to output port 'io_axi_ar_id_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[1]' is connected directly to output port 'io_axi_ar_id_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_id_o[0]' is connected directly to output port 'io_axi_ar_id_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to output port 'io_axi_ar_size_o[2]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[1]' is connected directly to output port 'io_axi_ar_size_o[1]'. (LINT-31)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[0]' is connected directly to output port 'io_axi_ar_size_o[0]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[1]'. (LINT-31)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to output port 'io_id[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[6]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[5]'. (LINT-31)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to output port 'io_id_to_ex_csrop[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[4]' is connected directly to output port 'io_ex_fwd_dst[4]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[3]' is connected directly to output port 'io_ex_fwd_dst[3]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[2]' is connected directly to output port 'io_ex_fwd_dst[2]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[1]' is connected directly to output port 'io_ex_fwd_dst[1]'. (LINT-31)
Warning: In design 'ysyx_210760_Execution', output port 'io_ex_to_lsu_dest[0]' is connected directly to output port 'io_ex_fwd_dst[0]'. (LINT-31)
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[63]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[62]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[61]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[60]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[59]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[58]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[57]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[56]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[55]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[54]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[53]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[52]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[51]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[50]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[49]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[48]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[47]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[46]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[45]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[44]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[43]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[42]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[41]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[40]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[39]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[38]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[37]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[36]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[35]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[34]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[33]' is connected to logic 0. 
Warning: In design 'ysyx_210760', a pin on submodule 'u_axi_rw' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'io_rw_addr_i[32]' is connected to logic 0. 
Warning: In design 'ysyx_210760', the same net is connected to more than one pin on submodule 'u_axi_rw'. (LINT-33)
   Net '*Logic0*' is connected to pins 'io_rw_addr_i[63]', 'io_rw_addr_i[62]'', 'io_rw_addr_i[61]', 'io_rw_addr_i[60]', 'io_rw_addr_i[59]', 'io_rw_addr_i[58]', 'io_rw_addr_i[57]', 'io_rw_addr_i[56]', 'io_rw_addr_i[55]', 'io_rw_addr_i[54]', 'io_rw_addr_i[53]', 'io_rw_addr_i[52]', 'io_rw_addr_i[51]', 'io_rw_addr_i[50]', 'io_rw_addr_i[49]', 'io_rw_addr_i[48]', 'io_rw_addr_i[47]', 'io_rw_addr_i[46]', 'io_rw_addr_i[45]', 'io_rw_addr_i[44]', 'io_rw_addr_i[43]', 'io_rw_addr_i[42]', 'io_rw_addr_i[41]', 'io_rw_addr_i[40]', 'io_rw_addr_i[39]', 'io_rw_addr_i[38]', 'io_rw_addr_i[37]', 'io_rw_addr_i[36]', 'io_rw_addr_i[35]', 'io_rw_addr_i[34]', 'io_rw_addr_i[33]', 'io_rw_addr_i[32]'.
Warning: In design 'ysyx_210760', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_aw_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_AXI_RW', output port 'io_axi_ar_size_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_S_A_BRIDGE', output port 'io_id[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210760_Decode', output port 'io_id_to_ex_csrop[4]' is connected directly to 'logic 0'. (LINT-52)
1
