# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do asip_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:50 on Jul 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem_test.sv 
# -- Compiling module data_mem_test
# 
# Top level modules:
# 	data_mem_test
# End time: 15:52:50 on Jul 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/dmem_cell.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:51 on Jul 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/dmem_cell.sv 
# -- Compiling module dmem_cell
# 
# Top level modules:
# 	dmem_cell
# End time: 15:52:51 on Jul 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories {C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:51 on Jul 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories" C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 15:52:51 on Jul 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.data_mem_test
# vsim work.data_mem_test 
# Start time: 15:53:02 on Jul 17,2020
# Loading sv_std.std
# Loading work.data_mem_test
# Loading work.data_mem
# Loading work.dmem_cell
add wave -position end  sim:/data_mem_test/clk
add wave -position end  sim:/data_mem_test/write_enable
add wave -position end  sim:/data_mem_test/address
add wave -position end  sim:/data_mem_test/pixel_address
add wave -position end  sim:/data_mem_test/write_data
add wave -position end  sim:/data_mem_test/pixel
add wave -position end  sim:/data_mem_test/read_data
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: erick  Hostname: DESKTOP-4PN9CM5  ProcessID: 12636
#           Attempting to use alternate WLF file "./wlftcjq578".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcjq578
run 500
run 500
run 500
run 500
run 500
run 1u
# Invalid time value: 1u
run 1us
# clk=1, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=00, read_data=00000000
# clk=0, write_enable=0, address=00000000, pixel_address=00000000, write_data=00000000, pixel=06, read_data=00000006
# 
# clk=1, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=06, read_data=00000006
# clk=0, write_enable=0, address=00010000, pixel_address=00000000, write_data=00000000, pixel=06, read_data=00000008
# 
# clk=1, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=06, read_data=00000008
# clk=0, write_enable=0, address=00010000, pixel_address=00010000, write_data=00000000, pixel=08, read_data=00000008
# 
# clk=1, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=08, read_data=00000008
# clk=0, write_enable=0, address=00020000, pixel_address=00010000, write_data=00000000, pixel=08, read_data=00000003
# 
# clk=1, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=08, read_data=00000003
# clk=0, write_enable=0, address=00020000, pixel_address=00020000, write_data=00000000, pixel=03, read_data=00000003
# 
# clk=1, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=03, read_data=00000003
# clk=0, write_enable=0, address=00040000, pixel_address=00020000, write_data=00000000, pixel=03, read_data=00000000
# 
# clk=1, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=03, read_data=00000000
# clk=0, write_enable=0, address=00040000, pixel_address=00040000, write_data=00000000, pixel=00, read_data=00000000
# 
# clk=1, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=00, read_data=00000000
# clk=0, write_enable=1, address=00040000, pixel_address=00000000, write_data=00000002, pixel=06, read_data=00000002
# 
# clk=1, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=06, read_data=00000002
# clk=0, write_enable=1, address=00050000, pixel_address=00040000, write_data=00000006, pixel=02, read_data=00000006
# 
# clk=1, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=02, read_data=00000006
# clk=0, write_enable=1, address=00060000, pixel_address=00050000, write_data=0000000e, pixel=06, read_data=0000000e
# 
# clk=1, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=06, read_data=0000000e
# clk=0, write_enable=1, address=00070000, pixel_address=00060000, write_data=0000000e, pixel=0e, read_data=0000000e
# 
# clk=1, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=0e, read_data=0000000e
# clk=0, write_enable=0, address=00070000, pixel_address=00070000, write_data=0000001e, pixel=0e, read_data=0000000e
# 
# End time: 15:59:17 on Jul 17,2020, Elapsed time: 0:06:15
# Errors: 1, Warnings: 2
