# Day 43 â€“ Simple Digital Dice ğŸ²

ğŸ“… Verilog 50-Day HDL Challenge  
ğŸ“‚ Folder: Day-43_Simple_Digital_Dice

---

## ğŸ•¹ï¸ Project Description

This project implements a **Simple Digital Dice** using Verilog HDL. On each trigger (simulated as a button or pulse), the dice "rolls" a number between **1 and 6**, wrapping around cyclically.

---

## ğŸ”§ Features:
- 3-bit binary output representing dice values (1 to 6)
- Resets to 1 on reset signal
- Rolls to next value (2 â†’ 3 â†’ â€¦ â†’ 6 â†’ 1)
- Testbench demonstrates multiple rolls

---

## ğŸ§ª Testbench
- Uses a simulated roll signal (10 roll cycles)
- Verifies proper counting and reset

---

## ğŸ§¾ Files:
- `digital_dice.v` â€“ Verilog module
- `digital_dice_tb.v` â€“ Testbench file
---

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
