

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Wed Jan 28 21:35:37 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        proj_axi_master
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  13.33|     11.67|        1.67|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  213|  213|  214|  214|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.buff.a      |   51|   51|         3|          1|          1|    50|    yes   |
        |- Loop 2             |  100|  100|         2|          -|          -|    50|    no    |
        |- memcpy.a.buff.gep  |   51|   51|         3|          1|          1|    50|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     69|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     512|    580|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     73|
|Register         |        -|      -|     132|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     644|    722|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |example_a_m_axi_U  |example_a_m_axi  |        0|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |        0|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+

    * Memory: 
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory |    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |example_buff  |        1|  0|   0|    50|   32|     1|         1600|
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    |Total   |              |        1|  0|   0|    50|   32|     1|         1600|
    +--------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_174_p2           |     +    |      0|  0|   6|           6|           1|
    |indvar_next6_fu_198_p2  |     +    |      0|  0|   6|           6|           1|
    |indvar_next_fu_157_p2   |     +    |      0|  0|   6|           6|           1|
    |tmp_2_fu_185_p2         |     +    |      0|  0|  32|          32|           7|
    |ap_sig_bdd_185          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_334          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_341          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_454          |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_151_p2     |   icmp   |      0|  0|   5|           6|           5|
    |exitcond7_fu_192_p2     |   icmp   |      0|  0|   5|           6|           5|
    |exitcond_fu_168_p2      |   icmp   |      0|  0|   5|           6|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  69|          72|          29|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it2     |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2     |   1|          2|    1|          2|
    |ap_sig_ioackin_a_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_a_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_a_WREADY   |   1|          2|    1|          2|
    |buff_address0             |   6|          5|    6|         30|
    |buff_d0                   |  32|          3|   32|         96|
    |i_reg_128                 |   6|          2|    6|         12|
    |indvar5_reg_139           |   6|          2|    6|         12|
    |indvar_phi_fu_120_p4      |   6|          2|    6|         12|
    |indvar_reg_116            |   6|          2|    6|         12|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  73|         40|   68|        198|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |a_read_reg_218                          |  32|   0|   32|          0|
    |ap_CS_fsm                               |  13|   0|   13|          0|
    |ap_reg_ioackin_a_ARREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_a_AWREADY                |   1|   0|    1|          0|
    |ap_reg_ioackin_a_WREADY                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_209_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond7_reg_237_pp1_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_116_pp0_it1     |   6|   0|    6|          0|
    |buff_addr_1_reg_232                     |   6|   0|    6|          0|
    |buff_load_1_reg_251                     |  32|   0|   32|          0|
    |exitcond1_reg_209                       |   1|   0|    1|          0|
    |exitcond7_reg_237                       |   1|   0|    1|          0|
    |i_1_reg_227                             |   6|   0|    6|          0|
    |i_reg_128                               |   6|   0|    6|          0|
    |indvar5_reg_139                         |   6|   0|    6|          0|
    |indvar_next_reg_213                     |   6|   0|    6|          0|
    |indvar_reg_116                          |   6|   0|    6|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 132|   0|  132|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    example   | return value |
|m_axi_a_AWVALID   | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWREADY   |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWADDR    | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_AWID      | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWLEN     | out |    8|    m_axi   |       a      |    pointer   |
|m_axi_a_AWSIZE    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_AWBURST   | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_AWLOCK    | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_AWCACHE   | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWPROT    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_AWQOS     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWREGION  | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWUSER    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WVALID    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WREADY    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WDATA     | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_WSTRB     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_WLAST     | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WID       | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WUSER     | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARVALID   | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARREADY   |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARADDR    | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_ARID      | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARLEN     | out |    8|    m_axi   |       a      |    pointer   |
|m_axi_a_ARSIZE    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_ARBURST   | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_ARLOCK    | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_ARCACHE   | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARPROT    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_ARQOS     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARREGION  | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARUSER    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RVALID    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RREADY    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RDATA     |  in |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_RLAST     |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RID       |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RUSER     |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RRESP     |  in |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_BVALID    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BREADY    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BRESP     |  in |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_BID       |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BUSER     |  in |    1|    m_axi   |       a      |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 7 8 9 }
  Pipeline-1: II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond1)
	8  / (!exitcond1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / (!exitcond)
	12  / (exitcond)
11 --> 
	10  / true
12 --> 
	15  / (exitcond7)
	13  / (!exitcond7)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 11.67ns
ST_1: buff [1/1] 2.39ns
:2  %buff = alloca [50 x i32], align 16

ST_1: p_rd_req [6/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 2>: 11.67ns
ST_2: p_rd_req [5/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 3>: 11.67ns
ST_3: p_rd_req [4/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 4>: 11.67ns
ST_4: p_rd_req [3/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 5>: 11.67ns
ST_5: p_rd_req [2/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind


 <State 6>: 11.67ns
ST_6: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_6: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_6: stg_26 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %a, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 50, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: p_rd_req [1/6] 11.67ns
:4  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %a, i32 50) nounwind

ST_6: stg_28 [1/1] 1.31ns
:5  br label %burst.rd.header


 <State 7>: 2.82ns
ST_7: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i6 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_7: exitcond1 [1/1] 1.51ns
burst.rd.header:1  %exitcond1 = icmp eq i6 %indvar, -14

ST_7: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_7: indvar_next [1/1] 1.40ns
burst.rd.header:3  %indvar_next = add i6 %indvar, 1

ST_7: stg_33 [1/1] 1.31ns
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body


 <State 8>: 11.67ns
ST_8: a_read [1/1] 11.67ns
burst.rd.body:4  %a_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %a) nounwind


 <State 9>: 2.39ns
ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4) nounwind

ST_9: empty_3 [1/1] 0.00ns
burst.rd.body:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2) nounwind

ST_9: empty_4 [1/1] 0.00ns
burst.rd.body:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([14 x i8]* @str1) nounwind

ST_9: tmp [1/1] 0.00ns
burst.rd.body:3  %tmp = zext i6 %indvar to i64

ST_9: buff_addr [1/1] 0.00ns
burst.rd.body:5  %buff_addr = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp

ST_9: stg_40 [1/1] 2.39ns
burst.rd.body:6  store i32 %a_read, i32* %buff_addr, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %burstread_rbegin) nounwind

ST_9: stg_42 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 10>: 11.67ns
ST_10: i [1/1] 0.00ns
burst.rd.end:0  %i = phi i6 [ %i_1, %1 ], [ 0, %burst.rd.header ]

ST_10: exitcond [1/1] 1.51ns
burst.rd.end:1  %exitcond = icmp eq i6 %i, -14

ST_10: empty_5 [1/1] 0.00ns
burst.rd.end:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_10: i_1 [1/1] 1.40ns
burst.rd.end:3  %i_1 = add i6 %i, 1

ST_10: stg_47 [1/1] 0.00ns
burst.rd.end:4  br i1 %exitcond, label %burst.wr.header.preheader, label %1

ST_10: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = zext i6 %i to i64

ST_10: buff_addr_1 [1/1] 0.00ns
:1  %buff_addr_1 = getelementptr inbounds [50 x i32]* %buff, i64 0, i64 %tmp_1

ST_10: buff_load [2/2] 2.39ns
:2  %buff_load = load i32* %buff_addr_1, align 4

ST_10: p_wr_req [1/1] 11.67ns
burst.wr.header.preheader:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a, i32 50) nounwind

ST_10: stg_52 [1/1] 1.31ns
burst.wr.header.preheader:1  br label %burst.wr.header


 <State 11>: 6.78ns
ST_11: buff_load [1/2] 2.39ns
:2  %buff_load = load i32* %buff_addr_1, align 4

ST_11: tmp_2 [1/1] 2.00ns
:3  %tmp_2 = add nsw i32 %buff_load, 100

ST_11: stg_55 [1/1] 2.39ns
:4  store i32 %tmp_2, i32* %buff_addr_1, align 4

ST_11: stg_56 [1/1] 0.00ns
:5  br label %burst.rd.end


 <State 12>: 2.39ns
ST_12: indvar5 [1/1] 0.00ns
burst.wr.header:0  %indvar5 = phi i6 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

ST_12: exitcond7 [1/1] 1.51ns
burst.wr.header:1  %exitcond7 = icmp eq i6 %indvar5, -14

ST_12: empty_6 [1/1] 0.00ns
burst.wr.header:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

ST_12: indvar_next6 [1/1] 1.40ns
burst.wr.header:3  %indvar_next6 = add i6 %indvar5, 1

ST_12: stg_61 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond7, label %burst.wr.end, label %burst.wr.body

ST_12: tmp_4 [1/1] 0.00ns
burst.wr.body:3  %tmp_4 = zext i6 %indvar5 to i64

ST_12: buff_addr_2 [1/1] 0.00ns
burst.wr.body:4  %buff_addr_2 = getelementptr [50 x i32]* %buff, i64 0, i64 %tmp_4

ST_12: buff_load_1 [2/2] 2.39ns
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4


 <State 13>: 2.39ns
ST_13: buff_load_1 [1/2] 2.39ns
burst.wr.body:5  %buff_load_1 = load i32* %buff_addr_2, align 4


 <State 14>: 11.67ns
ST_14: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str8) nounwind

ST_14: empty_7 [1/1] 0.00ns
burst.wr.body:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str6) nounwind

ST_14: empty_8 [1/1] 0.00ns
burst.wr.body:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @str5) nounwind

ST_14: stg_69 [1/1] 11.67ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %a, i32 %buff_load_1, i4 -1) nounwind

ST_14: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str8, i32 %burstwrite_rbegin) nounwind

ST_14: stg_71 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 15>: 11.67ns
ST_15: p_wr_resp [3/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind


 <State 16>: 11.67ns
ST_16: p_wr_resp [2/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind


 <State 17>: 11.67ns
ST_17: p_wr_resp [1/3] 11.67ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a) nounwind

ST_17: stg_75 [1/1] 0.00ns
burst.wr.end:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x324ffceac0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buff              (alloca           ) [ 001111111111111000]
stg_24            (specbitsmap      ) [ 000000000000000000]
stg_25            (spectopmodule    ) [ 000000000000000000]
stg_26            (specinterface    ) [ 000000000000000000]
p_rd_req          (readreq          ) [ 000000000000000000]
stg_28            (br               ) [ 000000111100000000]
indvar            (phi              ) [ 000000011100000000]
exitcond1         (icmp             ) [ 000000011100000000]
empty             (speclooptripcount) [ 000000000000000000]
indvar_next       (add              ) [ 000000111100000000]
stg_33            (br               ) [ 000000011111000000]
a_read            (read             ) [ 000000010100000000]
burstread_rbegin  (specregionbegin  ) [ 000000000000000000]
empty_3           (specpipeline     ) [ 000000000000000000]
empty_4           (specloopname     ) [ 000000000000000000]
tmp               (zext             ) [ 000000000000000000]
buff_addr         (getelementptr    ) [ 000000000000000000]
stg_40            (store            ) [ 000000000000000000]
burstread_rend    (specregionend    ) [ 000000000000000000]
stg_42            (br               ) [ 000000111100000000]
i                 (phi              ) [ 000000000010000000]
exitcond          (icmp             ) [ 000000000011111000]
empty_5           (speclooptripcount) [ 000000000000000000]
i_1               (add              ) [ 000000010011000000]
stg_47            (br               ) [ 000000000000000000]
tmp_1             (zext             ) [ 000000000000000000]
buff_addr_1       (getelementptr    ) [ 000000000001000000]
p_wr_req          (writereq         ) [ 000000000000000000]
stg_52            (br               ) [ 000000000011111000]
buff_load         (load             ) [ 000000000000000000]
tmp_2             (add              ) [ 000000000000000000]
stg_55            (store            ) [ 000000000000000000]
stg_56            (br               ) [ 000000010011000000]
indvar5           (phi              ) [ 000000000000100000]
exitcond7         (icmp             ) [ 000000000000111000]
empty_6           (speclooptripcount) [ 000000000000000000]
indvar_next6      (add              ) [ 000000000010111000]
stg_61            (br               ) [ 000000000000000000]
tmp_4             (zext             ) [ 000000000000000000]
buff_addr_2       (getelementptr    ) [ 000000000000110000]
buff_load_1       (load             ) [ 000000000000101000]
burstwrite_rbegin (specregionbegin  ) [ 000000000000000000]
empty_7           (specpipeline     ) [ 000000000000000000]
empty_8           (specloopname     ) [ 000000000000000000]
stg_69            (write            ) [ 000000000000000000]
burstwrite_rend   (specregionend    ) [ 000000000000000000]
stg_71            (br               ) [ 000000000010111000]
p_wr_resp         (writeresp        ) [ 000000000000000000]
stg_75            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buff_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/1 p_wr_req/10 stg_69/14 p_wr_resp/15 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/8 "/>
</bind>
</comp>

<comp id="91" class="1004" name="buff_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_40/9 buff_load/10 stg_55/11 buff_load_1/12 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buff_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_1/10 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buff_addr_2_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr_2/12 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/7 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="1"/>
<pin id="130" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="139" class="1005" name="indvar5_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="1"/>
<pin id="141" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar5 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar5_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar5/12 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_next_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="2"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="6" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exitcond7_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/12 "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_next6_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next6/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="209" class="1005" name="exitcond1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_next_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="218" class="1005" name="a_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="exitcond_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="buff_addr_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="exitcond7_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="indvar_next6_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next6 "/>
</bind>
</comp>

<comp id="246" class="1005" name="buff_addr_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="buff_load_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="62" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="89"><net_src comp="64" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="90"><net_src comp="66" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="91" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="108"><net_src comp="102" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="109" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="120" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="155"><net_src comp="120" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="120" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="116" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="172"><net_src comp="132" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="132" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="132" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="189"><net_src comp="97" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="185" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="196"><net_src comp="143" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="143" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="143" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="212"><net_src comp="151" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="157" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="221"><net_src comp="80" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="226"><net_src comp="168" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="174" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="235"><net_src comp="102" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="240"><net_src comp="192" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="198" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="249"><net_src comp="109" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="254"><net_src comp="97" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond1 : 1
		indvar_next : 1
		stg_33 : 2
	State 8
	State 9
		buff_addr : 1
		stg_40 : 2
		burstread_rend : 1
	State 10
		exitcond : 1
		i_1 : 1
		stg_47 : 2
		tmp_1 : 1
		buff_addr_1 : 2
		buff_load : 3
	State 11
		tmp_2 : 1
		stg_55 : 2
	State 12
		exitcond7 : 1
		indvar_next6 : 1
		stg_61 : 2
		tmp_4 : 1
		buff_addr_2 : 2
		buff_load_1 : 3
	State 13
	State 14
		burstwrite_rend : 1
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  indvar_next_fu_157 |    0    |    6    |
|    add   |      i_1_fu_174     |    0    |    6    |
|          |     tmp_2_fu_185    |    0    |    32   |
|          | indvar_next6_fu_198 |    0    |    6    |
|----------|---------------------|---------|---------|
|          |   exitcond1_fu_151  |    0    |    5    |
|   icmp   |   exitcond_fu_168   |    0    |    5    |
|          |   exitcond7_fu_192  |    0    |    5    |
|----------|---------------------|---------|---------|
| writeresp| grp_writeresp_fu_72 |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   |  a_read_read_fu_80  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_163     |    0    |    0    |
|   zext   |     tmp_1_fu_180    |    0    |    0    |
|          |     tmp_4_fu_204    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    65   |
|----------|---------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|buff|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_read_reg_218   |   32   |
| buff_addr_1_reg_232|    6   |
| buff_addr_2_reg_246|    6   |
| buff_load_1_reg_251|   32   |
|  exitcond1_reg_209 |    1   |
|  exitcond7_reg_237 |    1   |
|  exitcond_reg_223  |    1   |
|     i_1_reg_227    |    6   |
|      i_reg_128     |    6   |
|   indvar5_reg_139  |    6   |
|indvar_next6_reg_241|    6   |
| indvar_next_reg_213|    6   |
|   indvar_reg_116   |    6   |
+--------------------+--------+
|        Total       |   115  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_72 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_72 |  p2  |   2  |  32  |   64   ||    32   |
|   grp_access_fu_97  |  p0  |   5  |   6  |   30   ||    6    |
|   grp_access_fu_97  |  p1  |   2  |  32  |   64   ||    32   |
|    indvar_reg_116   |  p0  |   2  |   6  |   12   ||    6    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   174  ||  6.863  ||    77   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   65   |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   77   |
|  Register |    -   |    -   |   115  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   115  |   142  |
+-----------+--------+--------+--------+--------+
