#ifndef SPI_H_
#define SPI_H_

#include "Service.h"
#include "fsl_lpspi.h"

/* 
 * Notes
 *
 * This all relies heavily on the fsl driver using master/slave handles.
 * This makes callbacks a little railroady.
 * Getting away from the dependence on handles is worthwhile but not a priority.
 *
 * Configuration parameters include:
 * - Baud rate
 *   Bits per frame
 *   Clock polarity
 *   Clock phase
 *   MSB/LSB first
 *   Delays: cs to first sck, last sck to !cs, time between transfers
 *      Example sets these to 2000ns
 *   Chip select 0-3, and active high/active low
 *
 * Two important registes: TCR (transmit command) and TDR (transmit data)
 * 
 * 
 */

namespace BSP{

namespace spi{

typedef void (*callback)(LPSPI_Type*, void*, status_t, void*);

struct spi_config {

    // Callback functions
    callback callbacks[2] = {NULL, NULL};
    // A good choice for this is kCLOCK_IpSrcFircAsync
    // But really, make sure your clock mux is configured correctly
    // Just use the IDE for that for now
    // These defaults just keep you honest. You can't make a handle passing these
    clock_ip_src_t clocks[2] = {kCLOCK_IpSrcNoneOrExt, kCLOCK_IpSrcNoneOrExt};

};


class SPI final : public StaticService<SPI, const spi_config*> {
public:

    
    void tick() override;

    struct masterConfig {

        uint32_t baudRate = 500000;
        // Number of bits during one Frame, or set of clock pulses
        // bounty: someone write an explanation of how exactly frame lengths work.
        // It is bizzarre
        uint32_t frameLength = 8;

        // SPI Mode; clock polarity/phase, chip select polarity, and bit direction
        lpspi_clock_polarity_t cpol = kLPSPI_ClockPolarityActiveHigh;
        lpspi_clock_phase_t cphase = kLPSPI_ClockPhaseFirstEdge;
        lpspi_pcs_polarity_config_t pcspol = kLPSPI_PcsActiveLow;
        lpspi_shift_direction_t bitdir = kLPSPI_MsbFirst;

        // Number of clocks between events
        uint32_t pcsToSck = 2;
        uint32_t lastSckToPcs = 2;
        uint32_t txToTx = 2;

        // Choice of chip select; 0-3
        lpspi_which_pcs_t pcs = kLPSPI_Pcs0;

        // Not sure what the point of these are.
        lpspi_pin_config_t pincfg = kLPSPI_SdiInSdoOut;
        lpspi_data_out_config_t datacfg = kLpspiDataOutRetained;

    };

    struct slaveConfig {

        // Absolutely no idea what this means in a slave context.
        uint32_t frameLength = 8;

        // SPI Mode; clock polarity/phase, chip select polarity, and bit direction
        // Same defaults for master/slave
        lpspi_clock_polarity_t cpol = kLPSPI_ClockPolarityActiveHigh;
        lpspi_clock_phase_t cphase = kLPSPI_ClockPhaseFirstEdge;
        lpspi_pcs_polarity_config_t pcspol = kLPSPI_PcsActiveLow;
        lpspi_shift_direction_t bitdir = kLPSPI_MsbFirst;

        // Choice of chip select; 0-3
        lpspi_which_pcs_t pcs = kLPSPI_Pcs0;

        // Not sure what the point of these are.
        lpspi_pin_config_t pincfg = kLPSPI_SdiInSdoOut;
        lpspi_data_out_config_t datacfg = kLpspiDataOutRetained;
    };

    SPI(const spi_config*);


    void initSlave(uint8_t no, slaveConfig*);
    void initMaster(uint8_t no, masterConfig*);

    // Arguments: SPI module; data buffer; expected data length
    // Returns state of linked FSL function. 0 is good, not 0 is not good.
    uint32_t mastertx(uint8_t no, uint8_t* data, uint8_t size);
    uint32_t masterrx(uint8_t no, uint8_t* data, uint8_t size);
    uint32_t slaverx(uint8_t no, uint8_t* data, uint8_t size);
    uint32_t slavetx(uint8_t no, uint8_t* data, uint8_t size);

private:
    SPI() = default;

    // Handles for each SPI module. Void so as to allow master or slave handle pointers.
    void* handles[2] = {NULL, NULL};

    callback callbacks[2] = {NULL, NULL};
    uint32_t freqs[2];
    LPSPI_Type* bases[2] = {LPSPI0, LPSPI1};
    lpspi_which_pcs_t pcs[2] = {kLPSPI_Pcs0, kLPSPI_Pcs0};

};

}
}
#endif // SPI_H_
