
Efinix FPGA Placement and Routing.
Version: 2023.2.307.5.10 
Date: Sat Nov 09 22:07:57 2024

Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T35F324
Top-level Entity Name: soc
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 160 / 947 (16.90%)
Outputs: 246 / 1416 (17.37%)
Clocks: 3 / 16 (18.75%)
Logic Elements: 13462 / 31680 (42.49%)
	LE: LUTs/Adders: 8840 / 31680 (27.90%)
	LE: Registers: 8739 / 30720 (28.45%)
Memory Blocks: 70 / 288 (24.31%)
Multipliers: 4 / 120 (3.33%)
---------- Resource Summary (end) ----------


---------- DSP Block Information (begin) ----------

+--------------------------------------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+
|                             NAME                             | A_REG | B_REG | O_REG | RSTA_SYNC | RSTA_VALUE | RSTB_SYNC | RSTB_VALUE | RSTO_SYNC | RSTO_VALUE |
+--------------------------------------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+
| soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/mult_1963 | true  | true  | true  |   true    |   false    |   true    |   false    |   true    |   false    |
| soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/mult_1964 | true  | false | true  |   true    |   false    |   false   |   false    |   true    |   false    |
| soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/mult_1965 | false | true  | true  |   false   |   false    |   true    |   false    |   true    |   false    |
| soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/mult_1966 | false | false | true  |   false   |   false    |   false   |   false    |   true    |   false    |
+--------------------------------------------------------------+-------+-------+-------+-----------+------------+-----------+------------+-----------+------------+

----------- DSP Block Information (end) ----------


---------- Memory Block Information (begin) ----------

+-------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                                          NAME                                                           | MODE | READ_WIDTH | WRITE_WIDTH |  WRITE_MODE  | OUTPUT_REG |
+-------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+
|                                           axi_slave_0/genblk1[0].user_ram/ram                                           | SDP  |     10     |     10      | WRITE_FIRST  |   false    |
|                                           axi_slave_0/genblk1[1].user_ram/ram                                           | SDP  |     10     |     10      | WRITE_FIRST  |   false    |
|                                           axi_slave_0/genblk1[2].user_ram/ram                                           | SDP  |     10     |     10      | WRITE_FIRST  |   false    |
|                                           axi_slave_0/genblk1[3].user_ram/ram                                           | SDP  |     10     |     10      | WRITE_FIRST  |   false    |
|                     soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/RegFilePlugin_regFile_2__D$1                     | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                     soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/RegFilePlugin_regFile_2__D$2                     | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                      soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/RegFilePlugin_regFile__D$2                      | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol3__D$1                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$12                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$2                  | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|               soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/ways_0_tags__D$1                | SDP  |     8      |      8      |  READ_FIRST  |   false    |
|               soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/ways_0_tags__D$2                | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$b12                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$c12                 | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|                soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$d12                 | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|                soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$e12                 | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusCachedPlugin_cache/banks_0__D$f1                 | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|                     soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_tags__D$1                     | SDP  |     8      |      8      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol0__D$2                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol2__D$1                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol1__D$1                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol0__D$1                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol1__D$2                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol2__D$2                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_data_symbol3__D$2                 | SDP  |     4      |      4      |  READ_FIRST  |   false    |
|                     soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/dataCache_1/ways_0_tags__D$2                     | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                      soc_inst/u_EfxSapphireSoc/system_cores_0_logic_cpu/RegFilePlugin_regFile__D$1                      | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|                soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/writeCmdInfo_fifo/logic_ram                 | SDP  |     8      |      8      |  READ_FIRST  |   false    |
|                 soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_bmbToAxiBridge/readCmdInfo_fifo/logic_ram                 | SDP  |     8      |      8      |  READ_FIRST  |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$12                    | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                    soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$2                    | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$b12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$c12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$d12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$e12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$f12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$g12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$h12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_input_cmd_queue/ram__D$i1                    | SDP  |     10     |     10      | READ_UNKNOWN |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_ar_queue/ram__D$2              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$2                    | SDP  |     16     |     16      | READ_UNKNOWN |   false    |
|                  soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$b12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                  soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$c12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                  soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$d12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                  soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$e12                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|                   soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_cc_fifo/io_output_rsp_queue/ram__D$f1                   | SDP  |     20     |     20      | READ_UNKNOWN |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_ar_queue/ram__D$12             | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_output_r_queue/ram__D$2              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_ar_queue/ram__D$c1             | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|            soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_ar_queue/ram__D$b12             | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_output_r_queue/ram__D$1              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_aw_queue/ram__D$2              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_aw_queue/ram__D$12             | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|              soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_w_queue/ram__D$2              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|             soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_aw_queue/ram__D$c1             | SDP  |     5      |      5      |  READ_FIRST  |   false    |
|            soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_aw_queue/ram__D$b12             | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|              soc_inst/u_EfxSapphireSoc/system_ddr_ddrLogic_userAdapters_0_bridge/io_input_w_queue/ram__D$1              | SDP  |     20     |     20      |  READ_FIRST  |   false    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$2                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$1                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$1                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$1                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$1                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$2                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$2                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|                              soc_inst/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$2                               | SDP  |     4      |      4      |  READ_FIRST  |    true    |
|       soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram       | SDP  |     8      |      8      |  READ_FIRST  |   false    |
| soc_inst/u_EfxSapphireSoc/system_uart_0_io_logic/system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy/logic_ram | SDP  |     8      |      8      |  READ_FIRST  |   false    |
|    soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability/logic_ram    | SDP  |     16     |     16      |  READ_FIRST  |   false    |
|     soc_inst/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy/logic_ram      | SDP  |     8      |      8      |  READ_FIRST  |   false    |
+-------------------------------------------------------------------------------------------------------------------------+------+------------+-------------+--------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+-------------------------+--------------+
| Missing Interface Pins  | Input/Output |
+-------------------------+--------------+
|     jtag_inst1_TDO      |    Output    |
|     jtag_inst1_SEL      |    Input     |
|     jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TDI      |    Input     |
|     jtag_inst1_TMS      |    Input     |
|     jtag_inst1_TCK      |    Input     |
|    jtag_inst1_RESET     |    Input     |
|   jtag_inst1_RUNTEST    |    Input     |
|    jtag_inst1_SHIFT     |    Input     |
|    jtag_inst1_UPDATE    |    Input     |
|   jtag_inst1_CAPTURE    |    Input     |
| io_ddrA_b_payload_id[0] |    Input     |
| io_ddrA_b_payload_id[1] |    Input     |
| io_ddrA_b_payload_id[2] |    Input     |
| io_ddrA_b_payload_id[3] |    Input     |
| io_ddrA_b_payload_id[4] |    Input     |
| io_ddrA_b_payload_id[5] |    Input     |
| io_ddrA_b_payload_id[6] |    Input     |
+-------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 45 seconds
