#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  7 23:10:26 2022
# Process ID: 113248
# Current directory: C:/Users/User/Desktop/Vivado/Lab3.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent93252 C:\Users\User\Desktop\Vivado\Lab3.1\Lab3.1.xpr
# Log file: C:/Users/User/Desktop/Vivado/Lab3.1/vivado.log
# Journal file: C:/Users/User/Desktop/Vivado/Lab3.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 837.262 ; gain = 112.215
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  7 23:11:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  7 23:11:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.016 ; gain = 379.949
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: FA
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1811.988 ; gain = 428.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.836 ; gain = 482.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.836 ; gain = 482.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.836 ; gain = 482.328
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1990.961 ; gain = 607.453
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1990.961 ; gain = 639.660
set_property top RCA_4 [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 23:15:15 2022...
