\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.2}{Implementation}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{V0}{section.2}% 3
\BOOKMARK [3][-]{subsubsection.2.1.1}{Verilog}{subsection.2.1}% 4
\BOOKMARK [3][-]{subsubsection.2.1.2}{Software}{subsection.2.1}% 5
\BOOKMARK [2][-]{subsection.2.2}{Optimization: DMA}{section.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.1}{Verilog}{subsection.2.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.2}{Software}{subsection.2.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Optimization: Quantization}{section.2}% 9
\BOOKMARK [3][-]{subsubsection.2.3.1}{Verilog}{subsection.2.3}% 10
\BOOKMARK [3][-]{subsubsection.2.3.2}{Software}{subsection.2.3}% 11
\BOOKMARK [1][-]{section.3}{Results}{}% 12
\BOOKMARK [2][-]{subsection.3.1}{V0}{section.3}% 13
\BOOKMARK [3][-]{subsubsection.3.1.1}{Implementation}{subsection.3.1}% 14
\BOOKMARK [3][-]{subsubsection.3.1.2}{Benchmark Result}{subsection.3.1}% 15
\BOOKMARK [2][-]{subsection.3.2}{Optimization: DMA}{section.3}% 16
\BOOKMARK [3][-]{subsubsection.3.2.1}{Implementation \046 Benchmark Result}{subsection.3.2}% 17
\BOOKMARK [2][-]{subsection.3.3}{Optimization: Quantization}{section.3}% 18
\BOOKMARK [3][-]{subsubsection.3.3.1}{Implementation}{subsection.3.3}% 19
\BOOKMARK [3][-]{subsubsection.3.3.2}{Benchmark Result}{subsection.3.3}% 20
\BOOKMARK [1][-]{section.4}{Conclusion}{}% 21
\BOOKMARK [1][-]{appendix.A}{Testbench for MM-multiplication module}{}% 22
\BOOKMARK [1][-]{appendix.B}{Floating-point MM multiplication test dataset}{}% 23
