<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sabirac4bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FourBitAdder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FourBitAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FourBitAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitAdder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FourBitAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FourBitAdder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FourBitAdder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FourBitAdder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FourBitAdder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FourBitAdder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FourBitAdder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FourBitAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FourBitAdder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FourBitAdder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FourBitAdder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FourBitAdder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FourBitAdder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FourBitAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitAdder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FourBitAdder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FourBitAdder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitAdder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FourBitAdder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitAdder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitAdder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FourBitAdder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FourBitAdder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitAdder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitAdder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FourBitAdder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FourBitAdder_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitAdder_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitAdder_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fourbitadder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fourbitadder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fourbitadder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_adder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_adder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_adder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1716276338" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1716276338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716283772" xil_pn:in_ck="3606922047388643869" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1716283772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1bit.vhd"/>
      <outfile xil_pn:name="sabirac4bit.vhd"/>
      <outfile xil_pn:name="tb_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1716283760" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8867393339642617973" xil_pn:start_ts="1716283760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716283760" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6410963662690843581" xil_pn:start_ts="1716283760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276338" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-635925151381967301" xil_pn:start_ts="1716276338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716283772" xil_pn:in_ck="3606922047388643869" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1716283772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder1bit.vhd"/>
      <outfile xil_pn:name="sabirac4bit.vhd"/>
      <outfile xil_pn:name="tb_adder.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1716283777" xil_pn:in_ck="3606922047388643869" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3896704074844762893" xil_pn:start_ts="1716283772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tb_adder_beh.prj"/>
      <outfile xil_pn:name="tb_adder_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1716283777" xil_pn:in_ck="1597152104236664676" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8394896739115003328" xil_pn:start_ts="1716283777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="tb_adder_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1716276428" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1716276428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276428" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6155242727398110422" xil_pn:start_ts="1716276428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276428" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-635925151381967301" xil_pn:start_ts="1716276428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276429" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1716276428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276429" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1580968887202419742" xil_pn:start_ts="1716276429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276429" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1429692520443753923" xil_pn:start_ts="1716276429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716276429" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6080195653145640827" xil_pn:start_ts="1716276429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716283500" xil_pn:in_ck="-7246801805743887048" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-465457530504888923" xil_pn:start_ts="1716283490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FourBitAdder.lso"/>
      <outfile xil_pn:name="FourBitAdder.ngc"/>
      <outfile xil_pn:name="FourBitAdder.ngr"/>
      <outfile xil_pn:name="FourBitAdder.prj"/>
      <outfile xil_pn:name="FourBitAdder.stx"/>
      <outfile xil_pn:name="FourBitAdder.syr"/>
      <outfile xil_pn:name="FourBitAdder.xst"/>
      <outfile xil_pn:name="FourBitAdder_vhdl.prj"/>
      <outfile xil_pn:name="FourBitAdder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1716276627" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7549364990580407955" xil_pn:start_ts="1716276627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1716283510" xil_pn:in_ck="-3315662531740151199" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3678399772692936131" xil_pn:start_ts="1716283504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitAdder.bld"/>
      <outfile xil_pn:name="FourBitAdder.ngd"/>
      <outfile xil_pn:name="FourBitAdder_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1716283515" xil_pn:in_ck="-3315662531740151198" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8741180932482148155" xil_pn:start_ts="1716283510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FourBitAdder.pcf"/>
      <outfile xil_pn:name="FourBitAdder_map.map"/>
      <outfile xil_pn:name="FourBitAdder_map.mrp"/>
      <outfile xil_pn:name="FourBitAdder_map.ncd"/>
      <outfile xil_pn:name="FourBitAdder_map.ngm"/>
      <outfile xil_pn:name="FourBitAdder_map.xrpt"/>
      <outfile xil_pn:name="FourBitAdder_summary.xml"/>
      <outfile xil_pn:name="FourBitAdder_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1716283527" xil_pn:in_ck="-5858549797032983941" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-561354228862665646" xil_pn:start_ts="1716283515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitAdder.ncd"/>
      <outfile xil_pn:name="FourBitAdder.pad"/>
      <outfile xil_pn:name="FourBitAdder.par"/>
      <outfile xil_pn:name="FourBitAdder.ptwx"/>
      <outfile xil_pn:name="FourBitAdder.unroutes"/>
      <outfile xil_pn:name="FourBitAdder.xpi"/>
      <outfile xil_pn:name="FourBitAdder_pad.csv"/>
      <outfile xil_pn:name="FourBitAdder_pad.txt"/>
      <outfile xil_pn:name="FourBitAdder_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1716283535" xil_pn:in_ck="-3315662531740151330" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1716283527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitAdder.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fourbitadder.bgn"/>
      <outfile xil_pn:name="fourbitadder.bit"/>
      <outfile xil_pn:name="fourbitadder.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1716283527" xil_pn:in_ck="-3315662531740151330" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1716283523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitAdder.twr"/>
      <outfile xil_pn:name="FourBitAdder.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
