// Seed: 1478163599
module module_0;
  tri  id_1 = -1 | -1 ? id_1 : -1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_8 = 1;
  module_0 modCall_1 ();
  parameter id_9 = id_8;
  logic id_10;
  wire  id_11;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd65
) (
    input tri0 id_0
);
  logic id_2;
  ;
  module_0 modCall_1 ();
  assign id_2 = id_0;
  assign id_2[1'b0 : 1] = 1;
  logic _id_3;
  wire [-1 : id_3] id_4 = id_3;
  tri1 id_5 = 1;
endmodule
