<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_rfcore_ffsm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_rfcore_ffsm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__rfcore__ffsm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_rfcore_ffsm.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-12 15:10:54 +0200 (Fri, 12 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9735 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_RFCORE_FFSM_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_RFCORE_FFSM_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the RFCORE_FFSM register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ae6d9f21b530afc737850344ac90359f6">   46</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK0 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                                0x40088580  // Source address matching result </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ae9ada8d56f23316ad544eee4e98f718a">   51</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK1 \</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">                                0x40088584  // Source address matching result </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a0dc8f6742f4e90a155a1d310ed6323e3">   56</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK2 \</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">                                0x40088588  // Source address matching result </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a6187372f763e739b82af436fe74c4cbd">   61</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESINDEX \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">                                0x4008858C  // Source address matching result </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a88b3a2120c54cab0e525162d6db49342">   66</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN0 \</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">                                0x40088590  // Source address matching control </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aa45b7874212ae416d7f4b8213008c4c2">   71</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN1 \</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                0x40088594  // Source address matching control </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a10eea7053ccde8b1dd1cb5e646a30e1e">   76</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN2 \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                0x40088598  // Source address matching control </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a2f1d431346c21961e8b7472cd4347149">   81</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN0 \</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">                                0x4008859C  // Source address matching control </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#adecd8a612b69cf166b3fcf7b131b14e5">   86</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN1 \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">                                0x400885A0  // Source address matching control </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a7f115276124678123618454fee32fca4">   91</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN2 \</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">                                0x400885A4  // Source address matching control </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// This register is stored in RAM; </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// the reset value is undefined. </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a737923cafe8c3d374e3ee01bfdf57f26">   96</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR0   0x400885A8  // Local address information This </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a11f8c7315ab2035371e30a0214af115c">   99</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR1   0x400885AC  // Local address information This </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a4388fb0aef8ff6742d371b5fa879ff71">  102</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR2   0x400885B0  // Local address information This </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a8ad5a7db6b555955dcdd8f075770d3f1">  105</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR3   0x400885B4  // Local address information This </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a17c60f9eca7ff19bd5457a566b5eef7d">  108</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR4   0x400885B8  // Local address information This </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a6e721bc00d2f0e02774598fe4b9db74c">  111</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR5   0x400885BC  // Local address information This </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d">  114</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR6   0x400885C0  // Local address information This </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a614b6b7cf0ac8b066501150454703017">  117</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR7   0x400885C4  // Local address information This </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a02476d7a783c06b23c87e4f0370d24cd">  120</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID0     0x400885C8  // Local address information This </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aa55da6cdb07ef47041669c199f23d3f2">  123</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID1     0x400885CC  // Local address information This </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#acf2a0f8720d6f52f92fedb3c65b9247d">  126</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR0 \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">                                0x400885D0  // Local address information This </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ab3668cb0963850e1e598ecb50974e0ad">  131</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR1 \</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">                                0x400885D4  // Local address information This </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// register is stored in RAM; the </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// reset value is undefined. </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// RFCORE_FFSM_SRCRESMASK0 register.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a8aa21ccfe7b7e1fd7fb9dd025ed332e6">  144</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK0_SRCRESMASK0_M \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">                                0x000000FF  // Extended address matching When </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// there is a match on entry ext_n, </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// bits 2n and 2n + 1 are set in </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// SRCRESMASK. </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a94bef193af82d67bb12268066f4bdedb">  150</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK0_SRCRESMASK0_S 0</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">// RFCORE_FFSM_SRCRESMASK1 register.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ae57ca86a2b5c2eee4e49c5061b034fc3">  157</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK1_SRCRESMASK1_M \</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">                                0x000000FF  // Short address matching When </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// there is a match on entry </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// panid_n + short_n, bit n is set </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// in SRCRESMASK. </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#adf6ea9db1964913b586041dcc3fe1764">  163</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK1_SRCRESMASK1_S 0</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// RFCORE_FFSM_SRCRESMASK2 register.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a50f446183172eaeb3ab25a92e4b639da">  170</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK2_SRCRESMASK2_M \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">                                0x000000FF  // 24-bit mask that indicates </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// source address match for each </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// individual entry in the source </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">// address table </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a5977932bf51ced17b7d7eebe89c50539">  176</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESMASK2_SRCRESMASK2_S 0</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">// RFCORE_FFSM_SRCRESINDEX register.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a2e87683c871ab2e30c1bc766ea0c2f28">  183</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESINDEX_SRCRESINDEX_M \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                0x000000FF  // The bit index of the </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// least-significant entry (0-23 </span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            <span class="comment">// for short addresses or 0-11 for </span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="comment">// extended addresses) in </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// SRCRESMASK, or 0x3F when there </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// is no source match On a match, </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// bit 5 is 0 when the match is on </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// a short address and 1 when it is </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                            <span class="comment">// on an extended address. On a </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// match, bit 6 is 1 when the </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// conditions for automatic pending </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// bit in acknowledgment have been </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// met (see the description of </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// SRCMATCH.AUTOPEND). The bit does </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// not indicate if the </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// acknowledgment is actually </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// transmitted, and does not </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// consider the PENDING_OR register </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// bit and the SACK/SACKPEND/SNACK </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// strobes. </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aed431ab758dd0eae633256b102a6cdb3">  205</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCRESINDEX_SRCRESINDEX_S 0</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// RFCORE_FFSM_SRCEXTPENDEN0 register.</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a9e127d4a45a284c6c9aa5b1f420d852e">  212</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN0_SRCEXTPENDEN0_M \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 LSBs of the 24-bit mask that </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// enables or disables automatic </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// pending for each of the 12 </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// extended addresses. Entry n is </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                            <span class="comment">// mapped to SRCEXTPENDEN[2n]. All </span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                            <span class="comment">// SRCEXTPENDEN[2n + 1] bits are </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                            <span class="comment">// don&#39;t care. </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a0cb4c5e3ba0ec75f1b715c8a2d6d1db5">  221</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN0_SRCEXTPENDEN0_S 0</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">// RFCORE_FFSM_SRCEXTPENDEN1 register.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a86113dff39abfbd2b7f2652932ee1373">  228</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN1_SRCEXTPENDEN1_M \</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 middle bits of the 24-bit </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                            <span class="comment">// mask that enables or disables </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// automatic pending for each of </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// the 12 extended addresses Entry </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// n is mapped to SRCEXTPENDEN[2n]. </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                            <span class="comment">// All SRCEXTPENDEN[2n + 1] bits </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                            <span class="comment">// are don&#39;t care. </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a507c2d1b2acef528be006d9892c3e75e">  237</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN1_SRCEXTPENDEN1_S 0</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// RFCORE_FFSM_SRCEXTPENDEN2 register.</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a59142aa7ee61ba699c387c5dfef52857">  244</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN2_SRCEXTPENDEN2_M \</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 MSBs of the 24-bit mask that </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                            <span class="comment">// enables or disables automatic </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// pending for each of the 12 </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <span class="comment">// extended addresses Entry n is </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// mapped to SRCEXTPENDEN[2n]. All </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// SRCEXTPENDEN[2n + 1] bits are </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// don&#39;t care. </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a3dce0d9d66a067b73a21c679bd2e1646">  253</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN2_SRCEXTPENDEN2_S 0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">// RFCORE_FFSM_SRCSHORTPENDEN0 register.</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a6e1e6287c21cec49cefb770e3241d7fc">  260</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN0_SRCSHORTPENDEN0_M \</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 LSBs of the 24-bit mask that </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            <span class="comment">// enables or disables automatic </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                            <span class="comment">// pending for each of the 24 short </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                            <span class="comment">// addresses </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a0d03ee19b4ba90cb87e29329b04130e1">  266</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN0_SRCSHORTPENDEN0_S 0</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">// RFCORE_FFSM_SRCSHORTPENDEN1 register.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a22f4ab974db3ad9ea6755284102f3663">  273</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN1_SRCSHORTPENDEN1_M \</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 middle bits of the 24-bit </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// mask that enables or disables </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// automatic pending for each of </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// the 24 short addresses </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ad271a843aee5f271b81781269d30c2cd">  279</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN1_SRCSHORTPENDEN1_S 0</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// RFCORE_FFSM_SRCSHORTPENDEN2 register.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a0bf875e2c117c4eebf8161089313aa96">  286</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN2_SRCSHORTPENDEN2_M \</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">                                0x000000FF  // 8 MSBs of the 24-bit mask that </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// enables or disables automatic </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// pending for each of the 24 short </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// addresses </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#adf04ee219c4d084238f37b528bd5043d">  292</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN2_SRCSHORTPENDEN2_S 0</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR0 register.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a333550cf91060a173bac27d76072cc8d">  299</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR0_EXT_ADDR0_M \</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[7:0] The IEEE extended </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// address used during destination </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// address filtering </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a8166352adbecb4d3a4a38010f6854779">  304</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR0_EXT_ADDR0_S 0</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR1 register.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#acfd1f2d8411011ab3e9dcc97c8acfba5">  311</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR1_EXT_ADDR1_M \</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[15:8] The IEEE </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a2b1056b6f5fba7c4ecbb40e0979bb9bb">  316</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR1_EXT_ADDR1_S 0</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR2 register.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#abd1e3a2486d809e7333fcb8ca29f56fe">  323</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR2_EXT_ADDR2_M \</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[23:16] The IEEE </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aa511965ccc3e2a2c4ed1d09e9b50f489">  328</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR2_EXT_ADDR2_S 0</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR3 register.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a65de89b5525321d4f3e5507c21da56ba">  335</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR3_EXT_ADDR3_M \</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[31:24] The IEEE </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aff0fa69683c229e248c241763a4af157">  340</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR3_EXT_ADDR3_S 0</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR4 register.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a2bbcddb17ac4df04048a63a88909116a">  347</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR4_EXT_ADDR4_M \</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[39:32] The IEEE </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a73fefbc82662902e5bf81ca8418cd0e3">  352</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR4_EXT_ADDR4_S 0</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR5 register.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#ae849ba873f47caf593a0b671025b1e99">  359</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR5_EXT_ADDR5_M \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[47:40] The IEEE </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a2770e0220f872ec4c1a4825edb9717f8">  364</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR5_EXT_ADDR5_S 0</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR6 register.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a3f11f7abc3b7aa6730e8e093b3ab2cd5">  371</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR6_EXT_ADDR6_M \</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[55:48] The IEEE </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a4bf6673b304a25b136d3ceffddb51eef">  376</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR6_EXT_ADDR6_S 0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// RFCORE_FFSM_EXT_ADDR7 register.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aafa351d3d4eff834eacb5ccad3aab083">  383</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR7_EXT_ADDR7_M \</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">                                0x000000FF  // EXT_ADDR[63:56] The IEEE </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                            <span class="comment">// extended address used during </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// destination address filtering </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a9061b3135d43240053876d056b79957f">  388</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR7_EXT_ADDR7_S 0</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// RFCORE_FFSM_PAN_ID0 register.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a6f378edef57e99f45a4d91d78bf7b931">  395</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID0_PAN_ID0_M \</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">                                0x000000FF  // PAN_ID[7:0] The PAN ID used </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                            <span class="comment">// during destination address </span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// filtering </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aaac9c9eb6c5fa7c142e2847cbd9fcf93">  400</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID0_PAN_ID0_S 0</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">// RFCORE_FFSM_PAN_ID1 register.</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#aca298eb91c42724630fe99b22bcb469f">  407</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID1_PAN_ID1_M \</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">                                0x000000FF  // PAN_ID[15:8] The PAN ID used </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// during destination address </span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// filtering </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a1967cec90ede0ee6b0457edb19ac6aab">  412</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID1_PAN_ID1_S 0</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// RFCORE_FFSM_SHORT_ADDR0 register.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a26674f1421b0ad5b25d184f0826714ab">  419</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR0_SHORT_ADDR0_M \</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">                                0x000000FF  // SHORT_ADDR[7:0] The short </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                            <span class="comment">// address used during destination </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                            <span class="comment">// address filtering </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a57aae1792aed42993051dcc8b0c322ad">  424</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR0_SHORT_ADDR0_S 0</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">// RFCORE_FFSM_SHORT_ADDR1 register.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a6d6ec959cb381e29e6a5f7171c531f9b">  431</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR1_SHORT_ADDR1_M \</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">                                0x000000FF  // SHORT_ADDR[15:8] The short </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                                            <span class="comment">// address used during destination </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                            <span class="comment">// address filtering </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="hw__rfcore__ffsm_8h.html#a7f223b3a40b5785bcda7b6a45b607c55">  436</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR1_SHORT_ADDR1_S 0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#endif // __HW_RFCORE_FFSM_H__</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 23 2016 12:18:56 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
