#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Wed Nov 19 13:11:12 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/asyn_rst_syn.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/asyn_rst_syn.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/asyn_rst_syn.v(line number: 7)] Analyzing module asyn_rst_syn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/asyn_rst_syn.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_encoder.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_encoder.v(line number: 21)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_encoder.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_transmitter_top.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_transmitter_top.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_transmitter_top.v(line number: 7)] Analyzing module dvi_transmitter_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/dvi_transmitter_top.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/serializer_10_to_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/serializer_10_to_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/serializer_10_to_1.v(line number: 9)] Analyzing module serializer_10_to_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/serializer_10_to_1.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sync_vg.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sync_vg.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sync_vg.v(line number: 35)] Analyzing module sync_vg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sync_vg.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v(line number: 6)] Analyzing module video_display (library work)
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v(line number: 91)] Syntax error near ||
E: Verilog-4005: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v(line number: 95)] Syntax error near else
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/video_display.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/data_delay.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/data_delay.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/data_delay.v(line number: 1)] Analyzing module data_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/data_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/signal_delay.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/signal_delay.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/signal_delay.v(line number: 1)] Analyzing module signal_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/signal_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/hdmi_picture_mid_filter.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/hdmi_picture_mid_filter.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/hdmi_picture_mid_filter.v(line number: 24)] Analyzing module hdmi_picture_mid_filter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/hdmi_picture_mid_filter.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/matrix_3x3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/matrix_3x3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/matrix_3x3.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/matrix_3x3.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/median_filter_3x3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/median_filter_3x3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/median_filter_3x3.v(line number: 2)] Analyzing module median_filter_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/median_filter_3x3.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sort3.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sort3.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sort3.v(line number: 1)] Analyzing module sort3 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/design/sort3.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_0/pll_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_0/pll_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_0/pll_0.v(line number: 18)] Analyzing module pll_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_0/pll_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_1/pll_1.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_1/pll_1.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_1/pll_1.v(line number: 18)] Analyzing module pll_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/pll_1/pll_1.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v(line number: 18)] Analyzing module ipm2l_rom_v1_8_blk_mem_gen_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_rom_v1_8_blk_mem_gen_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 17)] Analyzing module ipm2l_spram_v1_8_blk_mem_gen_0 (library work)
I: Found Verilog include file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/blk_mem_gen_0_init_param.v
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 81)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 85)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 93)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 94)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 97)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 98)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 101)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 102)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 105)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 106)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 109)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 110)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 113)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 114)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 117)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 118)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 121)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 122)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 125)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 126)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 129)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 130)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 133)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 134)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 137)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 138)] Ignore 'system task' $finish
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 141)] Ignore 'system task' $display
W: Verilog-2008: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v(line number: 142)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/rtl/ipm2l_spram_v1_8_blk_mem_gen_0.v successfully.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v(line number: 16)] Analyzing module blk_mem_gen_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project} E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/ipcore/blk_mem_gen_0/blk_mem_gen_0.v successfully.
I: Module "hdmi_picture_mid_filter" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Wed Nov 19 13:11:13 2025
Action compile: Peak memory pool usage is 129 MB
