$comment Generated by Amaranth $end
$date 2025-08-01 19:43:16.938605 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 # bus__addr $end
$var wire 5 $ bus__addr$3 $end
$var wire 8 % bus__r_data $end
$var wire 8 & bus__r_data$5 $end
$var wire 1 ' bus__r_stb $end
$var wire 1 ( bus__r_stb$7 $end
$var wire 8 ) bus__w_data $end
$var wire 8 * bus__w_data$9 $end
$var wire 1 + bus__w_stb $end
$var wire 1 , bus__w_stb$11 $end
$var wire 24 - tx__config $end
$var wire 24 . \tx__config.divisor $end
$var wire 24 / tx__config$13 $end
$var wire 24 0 \tx__config$13.divisor $end
$var wire 1 1 tx__rst $end
$var wire 1 2 tx__rst$15 $end
$var wire 8 3 tx__symbols__payload $end
$var wire 8 4 tx__symbols__payload$17 $end
$var wire 1 5 tx__symbols__ready $end
$var wire 1 6 tx__symbols__ready$19 $end
$var wire 1 7 tx__symbols__valid $end
$var wire 1 8 tx__symbols__valid$21 $end
$var wire 24 9 rx__config $end
$var wire 24 : \rx__config.divisor $end
$var wire 24 ; rx__config$23 $end
$var wire 24 < \rx__config$23.divisor $end
$var wire 1 = rx__error $end
$var wire 1 > rx__error$25 $end
$var wire 1 ? rx__overflow $end
$var wire 1 @ rx__overflow$27 $end
$var wire 1 A rx__rst $end
$var wire 1 B rx__rst$29 $end
$var wire 8 C rx__symbols__payload $end
$var wire 8 D rx__symbols__payload$31 $end
$var wire 1 E rx__symbols__ready $end
$var wire 1 F rx__symbols__ready$33 $end
$var wire 1 G rx__symbols__valid $end
$var wire 1 H rx__symbols__valid$35 $end
$scope module _phy $end
$var wire 1 ! clk $end
$var wire 1 " rst$25 $end
$var wire 24 - tx__config $end
$var wire 24 . \tx__config.divisor $end
$var wire 1 1 tx__rst $end
$var wire 8 3 tx__symbols__payload $end
$var wire 1 6 tx__symbols__ready $end
$var wire 1 7 tx__symbols__valid $end
$var wire 24 9 rx__config $end
$var wire 24 : \rx__config.divisor $end
$var wire 1 > rx__error $end
$var wire 1 @ rx__overflow $end
$var wire 1 A rx__rst $end
$var wire 8 D rx__symbols__payload $end
$var wire 1 E rx__symbols__ready $end
$var wire 1 H rx__symbols__valid $end
$var wire 24 <" config $end
$var wire 24 =" \config.divisor $end
$var wire 1 >" error $end
$var wire 1 ?" overflow $end
$var wire 1 @" rst $end
$var wire 8 A" symbols__payload $end
$var wire 1 B" symbols__ready $end
$var wire 1 C" symbols__valid $end
$var wire 24 D" config$14 $end
$var wire 24 E" \config$14.divisor $end
$var wire 1 F" rst$16 $end
$var wire 8 G" symbols__payload$18 $end
$var wire 1 H" symbols__ready$21 $end
$var wire 1 I" symbols__valid$22 $end
$scope module rx $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 24 <" config $end
$var wire 24 =" \config.divisor $end
$var wire 1 >" error $end
$var wire 1 ?" overflow $end
$var wire 1 @" rst$15 $end
$var wire 8 A" symbols__payload $end
$var wire 1 B" symbols__ready $end
$var wire 1 C" symbols__valid $end
$var wire 1 J" rdy $end
$var wire 8 K" data $end
$var wire 1 L" i $end
$var wire 1 M" pins__rx__i $end
$var wire 24 N" divisor $end
$var wire 1 O" ack $end
$var wire 3 P" err $end
$var wire 1 Q" \err.overflow $end
$var wire 1 R" \err.frame $end
$var wire 1 S" \err.parity $end
$scope module lower $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 @" rst$12 $end
$var wire 1 J" rdy $end
$var wire 8 K" data $end
$var wire 1 L" i $end
$var wire 24 N" divisor $end
$var wire 1 O" ack $end
$var wire 3 P" err $end
$var wire 1 Q" \err.overflow $end
$var wire 1 R" \err.frame $end
$var wire 1 S" \err.parity $end
$var string 1 T" fsm_state $end
$var wire 4 U" bitno $end
$var wire 24 V" timer $end
$var wire 10 W" shreg $end
$var wire 1 X" \shreg.start $end
$var wire 8 Y" \shreg.data $end
$var wire 0 Z" \shreg.parity $end
$var wire 1 [" \shreg.stop $end
$upscope $end
$upscope $end
$scope module tx $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 24 D" config $end
$var wire 24 E" \config.divisor $end
$var wire 1 F" rst$12 $end
$var wire 8 G" symbols__payload $end
$var wire 1 H" symbols__ready $end
$var wire 1 I" symbols__valid $end
$var wire 1 \" pins__tx__o $end
$var wire 1 ]" o $end
$var wire 24 ^" divisor $end
$var wire 8 _" data $end
$var wire 1 `" ack $end
$var wire 1 a" rdy $end
$scope module lower $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 F" rst$11 $end
$var wire 1 ]" o $end
$var wire 24 ^" divisor $end
$var wire 8 _" data $end
$var wire 1 `" ack $end
$var wire 1 a" rdy $end
$var string 1 b" fsm_state $end
$var wire 10 c" shreg $end
$var wire 1 d" \shreg.start $end
$var wire 8 e" \shreg.data $end
$var wire 0 f" \shreg.parity $end
$var wire 1 g" \shreg.stop $end
$var wire 4 h" bitno $end
$var wire 24 i" timer $end
$upscope $end
$upscope $end
$upscope $end
$scope module _uart $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 # bus__addr$1 $end
$var wire 8 & bus__r_data $end
$var wire 1 ' bus__r_stb$5 $end
$var wire 8 ) bus__w_data$7 $end
$var wire 1 + bus__w_stb$9 $end
$var wire 24 / tx__config $end
$var wire 24 0 \tx__config.divisor $end
$var wire 1 2 tx__rst $end
$var wire 8 4 tx__symbols__payload $end
$var wire 1 5 tx__symbols__ready $end
$var wire 1 8 tx__symbols__valid $end
$var wire 24 ; rx__config $end
$var wire 24 < \rx__config.divisor $end
$var wire 1 = rx__error $end
$var wire 1 ? rx__overflow $end
$var wire 1 B rx__rst $end
$var wire 8 C rx__symbols__payload $end
$var wire 1 F rx__symbols__ready $end
$var wire 1 G rx__symbols__valid $end
$var wire 5 I bus__addr $end
$var wire 8 J bus__r_data$3 $end
$var wire 1 K bus__r_stb $end
$var wire 8 L bus__w_data $end
$var wire 1 M bus__w_stb $end
$var wire 24 N phy__config $end
$var wire 24 O \phy__config.divisor $end
$var wire 1 P phy__error $end
$var wire 1 Q phy__overflow $end
$var wire 1 R phy__rst $end
$var wire 8 S phy__symbols__payload $end
$var wire 1 T phy__symbols__ready $end
$var wire 1 U phy__symbols__valid $end
$var wire 24 V phy__config$25 $end
$var wire 24 W \phy__config$25.divisor $end
$var wire 1 X phy__rst$27 $end
$var wire 8 Y phy__symbols__payload$29 $end
$var wire 1 Z phy__symbols__ready$30 $end
$var wire 1 [ phy__symbols__valid$33 $end
$var wire 4 \ bus__addr$34 $end
$var wire 8 ] bus__r_data$35 $end
$var wire 1 ^ bus__r_stb$36 $end
$var wire 8 _ bus__w_data$37 $end
$var wire 1 ` bus__w_stb$38 $end
$var wire 4 a bus__addr$39 $end
$var wire 8 b bus__r_data$40 $end
$var wire 1 c bus__r_stb$41 $end
$var wire 8 d bus__w_data$42 $end
$var wire 1 e bus__w_stb$43 $end
$scope module decoder $end
$var wire 5 I bus__addr$1 $end
$var wire 8 J bus__r_data $end
$var wire 1 K bus__r_stb$7 $end
$var wire 8 L bus__w_data$3 $end
$var wire 1 M bus__w_stb$9 $end
$var wire 4 \ bus__addr $end
$var wire 8 ] bus__r_data$13 $end
$var wire 1 ^ bus__r_stb $end
$var wire 8 _ bus__w_data $end
$var wire 1 ` bus__w_stb $end
$var wire 4 a bus__addr$4 $end
$var wire 8 b bus__r_data$14 $end
$var wire 1 c bus__r_stb$10 $end
$var wire 8 d bus__w_data$5 $end
$var wire 1 e bus__w_stb$11 $end
$upscope $end
$scope module rx $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 24 N phy__config $end
$var wire 24 O \phy__config.divisor $end
$var wire 1 P phy__error $end
$var wire 1 Q phy__overflow $end
$var wire 1 R phy__rst $end
$var wire 8 S phy__symbols__payload $end
$var wire 1 T phy__symbols__ready $end
$var wire 1 U phy__symbols__valid $end
$var wire 4 \ bus__addr$1 $end
$var wire 8 ] bus__r_data $end
$var wire 1 ^ bus__r_stb$5 $end
$var wire 8 _ bus__w_data$7 $end
$var wire 1 ` bus__w_stb$9 $end
$var wire 4 f bus__addr $end
$var wire 8 g bus__r_data$3 $end
$var wire 1 h bus__r_stb $end
$var wire 8 i bus__w_data $end
$var wire 1 j bus__w_stb $end
$var wire 1 k data $end
$var wire 1 l w_en $end
$var wire 24 m data$14 $end
$var wire 24 n \data$14.divisor $end
$var wire 1 o r_data $end
$var wire 8 p r_data$17 $end
$var wire 1 q r_stb $end
$var wire 1 r set $end
$var wire 1 s set$23 $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 f bus__addr$1 $end
$var wire 8 g bus__r_data $end
$var wire 1 h bus__r_stb$5 $end
$var wire 8 i bus__w_data$7 $end
$var wire 1 j bus__w_stb$9 $end
$var wire 1 k data $end
$var wire 1 l w_en $end
$var wire 24 m data$22 $end
$var wire 24 n \data$22.divisor $end
$var wire 1 o r_data $end
$var wire 8 p r_data$32 $end
$var wire 1 q r_stb $end
$var wire 1 r set $end
$var wire 1 s set$29 $end
$var wire 4 t bus__addr $end
$var wire 8 u bus__r_data$3 $end
$var wire 1 v bus__r_stb $end
$var wire 8 w bus__w_data $end
$var wire 1 x bus__w_stb $end
$var wire 8 y element__r_data $end
$var wire 1 z element__r_stb $end
$var wire 8 { element__w_data $end
$var wire 1 | element__w_stb $end
$var wire 24 } element__r_data$17 $end
$var wire 1 ~ element__r_stb$18 $end
$var wire 24 !! element__w_data$19 $end
$var wire 1 "! element__w_stb$20 $end
$var wire 8 #! element__r_data$23 $end
$var wire 1 $! element__r_stb$24 $end
$var wire 8 %! element__w_data$25 $end
$var wire 1 &! element__w_stb$26 $end
$var wire 8 '! element__r_data$30 $end
$var wire 1 (! element__r_stb$31 $end
$scope module Config $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 k data $end
$var wire 8 y element__r_data $end
$var wire 1 z element__r_stb $end
$var wire 8 { element__w_data $end
$var wire 1 | element__w_stb $end
$var wire 1 =! port__r_data $end
$var wire 1 >! port__r_stb $end
$var wire 1 ?! port__w_data $end
$var wire 1 @! port__w_stb $end
$scope module enable $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 k data $end
$var wire 1 =! port__r_data $end
$var wire 1 ?! port__w_data $end
$var wire 1 @! port__w_stb $end
$var wire 1 A! _storage $end
$upscope $end
$upscope $end
$scope module Data $end
$var wire 8 p r_data $end
$var wire 1 q r_stb $end
$var wire 8 '! element__r_data $end
$var wire 1 (! element__r_stb $end
$var wire 8 W! port__r_data $end
$var wire 1 X! port__r_stb $end
$scope module U$0 $end
$var wire 8 p r_data $end
$var wire 1 q r_stb $end
$var wire 8 W! port__r_data $end
$var wire 1 X! port__r_stb $end
$upscope $end
$upscope $end
$scope module PhyConfig $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 l w_en $end
$var wire 24 m data $end
$var wire 24 n \data.divisor $end
$var wire 24 } element__r_data $end
$var wire 1 ~ element__r_stb $end
$var wire 24 !! element__w_data $end
$var wire 1 "! element__w_stb $end
$var wire 24 B! port__r_data $end
$var wire 1 C! port__r_stb $end
$var wire 24 D! port__w_data $end
$var wire 1 E! port__w_stb $end
$scope module U$0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 l w_en $end
$var wire 24 m data $end
$var wire 24 n \data.divisor $end
$var wire 24 B! port__r_data $end
$var wire 24 D! port__w_data $end
$var wire 1 E! port__w_stb $end
$var wire 24 F! _storage $end
$var wire 24 G! \_storage.divisor $end
$upscope $end
$upscope $end
$scope module Status $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 o r_data $end
$var wire 1 r set $end
$var wire 1 s set$18 $end
$var wire 8 #! element__r_data $end
$var wire 1 $! element__r_stb $end
$var wire 8 %! element__w_data $end
$var wire 1 &! element__w_stb $end
$var wire 1 H! port__r_data $end
$var wire 1 I! port__r_stb $end
$var wire 1 J! port__r_data$4 $end
$var wire 1 K! port__r_stb$5 $end
$var wire 1 L! port__w_data $end
$var wire 1 M! port__w_stb $end
$var wire 1 N! port__r_data$10 $end
$var wire 1 O! port__r_stb$11 $end
$var wire 1 P! port__w_data$12 $end
$var wire 1 Q! port__w_stb$13 $end
$scope module error $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 s set $end
$var wire 1 N! port__r_data $end
$var wire 1 P! port__w_data $end
$var wire 1 Q! port__w_stb $end
$var wire 1 U! _storage $end
$var wire 1 V! data $end
$upscope $end
$scope module overflow $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 r set $end
$var wire 1 J! port__r_data $end
$var wire 1 L! port__w_data $end
$var wire 1 M! port__w_stb $end
$var wire 1 S! _storage $end
$var wire 1 T! data $end
$upscope $end
$scope module ready $end
$var wire 1 o r_data $end
$var wire 1 H! port__r_data $end
$var wire 1 I! port__r_stb $end
$var wire 1 R! r_stb $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 t bus__addr $end
$var wire 8 u bus__r_data $end
$var wire 1 v bus__r_stb $end
$var wire 8 w bus__w_data $end
$var wire 1 x bus__w_stb $end
$var wire 8 y element__r_data $end
$var wire 1 z element__r_stb $end
$var wire 8 { element__w_data $end
$var wire 1 | element__w_stb $end
$var wire 24 } element__r_data$10 $end
$var wire 1 ~ element__r_stb$9 $end
$var wire 24 !! element__w_data$39 $end
$var wire 1 "! element__w_stb$34 $end
$var wire 8 #! element__r_data$12 $end
$var wire 1 $! element__r_stb$11 $end
$var wire 8 %! element__w_data$40 $end
$var wire 1 &! element__w_stb$25 $end
$var wire 8 '! element__r_data$17 $end
$var wire 1 (! element__r_stb$16 $end
$var wire 1 )! r_shadow__0__r_en $end
$var wire 1 *! r_shadow__0__w_en $end
$var wire 8 +! r_shadow__0__data $end
$var wire 1 ,! r_shadow__1__r_en $end
$var wire 1 -! r_shadow__1__w_en $end
$var wire 8 .! r_shadow__1__data $end
$var wire 1 /! r_shadow__2__r_en $end
$var wire 1 0! r_shadow__2__w_en $end
$var wire 8 1! r_shadow__2__data $end
$var wire 1 2! r_shadow__3__r_en $end
$var wire 1 3! r_shadow__3__w_en $end
$var wire 8 4! r_shadow__3__data $end
$var wire 1 5! w_shadow__0__w_en $end
$var wire 8 6! w_shadow__0__data $end
$var wire 1 7! w_shadow__1__w_en $end
$var wire 8 8! w_shadow__1__data $end
$var wire 1 9! w_shadow__2__w_en $end
$var wire 8 :! w_shadow__2__data $end
$var wire 1 ;! w_shadow__3__w_en $end
$var wire 8 <! w_shadow__3__data $end
$upscope $end
$upscope $end
$upscope $end
$scope module tx $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 24 V phy__config $end
$var wire 24 W \phy__config.divisor $end
$var wire 1 X phy__rst $end
$var wire 8 Y phy__symbols__payload $end
$var wire 1 Z phy__symbols__ready $end
$var wire 1 [ phy__symbols__valid $end
$var wire 4 a bus__addr$1 $end
$var wire 8 b bus__r_data $end
$var wire 1 c bus__r_stb$5 $end
$var wire 8 d bus__w_data$7 $end
$var wire 1 e bus__w_stb$9 $end
$var wire 4 Y! bus__addr $end
$var wire 8 Z! bus__r_data$3 $end
$var wire 1 [! bus__r_stb $end
$var wire 8 \! bus__w_data $end
$var wire 1 ]! bus__w_stb $end
$var wire 1 ^! data $end
$var wire 1 _! w_en $end
$var wire 24 `! data$14 $end
$var wire 24 a! \data$14.divisor $end
$var wire 1 b! r_data $end
$var wire 8 c! w_data $end
$var wire 1 d! w_stb $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 Y! bus__addr$1 $end
$var wire 8 Z! bus__r_data $end
$var wire 1 [! bus__r_stb$5 $end
$var wire 8 \! bus__w_data$7 $end
$var wire 1 ]! bus__w_stb$9 $end
$var wire 1 ^! data $end
$var wire 1 _! w_en $end
$var wire 24 `! data$22 $end
$var wire 24 a! \data$22.divisor $end
$var wire 1 b! r_data $end
$var wire 8 c! w_data $end
$var wire 1 d! w_stb $end
$var wire 4 e! bus__addr $end
$var wire 8 f! bus__r_data$3 $end
$var wire 1 g! bus__r_stb $end
$var wire 8 h! bus__w_data $end
$var wire 1 i! bus__w_stb $end
$var wire 8 j! element__r_data $end
$var wire 1 k! element__r_stb $end
$var wire 8 l! element__w_data $end
$var wire 1 m! element__w_stb $end
$var wire 24 n! element__r_data$17 $end
$var wire 1 o! element__r_stb$18 $end
$var wire 24 p! element__w_data$19 $end
$var wire 1 q! element__w_stb$20 $end
$var wire 8 r! element__r_data$23 $end
$var wire 1 s! element__r_stb$24 $end
$var wire 8 t! element__w_data$26 $end
$var wire 1 u! element__w_stb$27 $end
$scope module Config $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ^! data $end
$var wire 8 j! element__r_data $end
$var wire 1 k! element__r_stb $end
$var wire 8 l! element__w_data $end
$var wire 1 m! element__w_stb $end
$var wire 1 ," port__r_data $end
$var wire 1 -" port__r_stb $end
$var wire 1 ." port__w_data $end
$var wire 1 /" port__w_stb $end
$scope module enable $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 ^! data $end
$var wire 1 ," port__r_data $end
$var wire 1 ." port__w_data $end
$var wire 1 /" port__w_stb $end
$var wire 1 0" _storage $end
$upscope $end
$upscope $end
$scope module Data $end
$var wire 8 c! w_data $end
$var wire 1 d! w_stb $end
$var wire 8 t! element__w_data $end
$var wire 1 u! element__w_stb $end
$var wire 8 :" port__w_data $end
$var wire 1 ;" port__w_stb $end
$scope module U$0 $end
$var wire 8 c! w_data $end
$var wire 1 d! w_stb $end
$var wire 8 :" port__w_data $end
$var wire 1 ;" port__w_stb $end
$upscope $end
$upscope $end
$scope module PhyConfig $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 _! w_en $end
$var wire 24 `! data $end
$var wire 24 a! \data.divisor $end
$var wire 24 n! element__r_data $end
$var wire 1 o! element__r_stb $end
$var wire 24 p! element__w_data $end
$var wire 1 q! element__w_stb $end
$var wire 24 1" port__r_data $end
$var wire 1 2" port__r_stb $end
$var wire 24 3" port__w_data $end
$var wire 1 4" port__w_stb $end
$scope module U$0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 _! w_en $end
$var wire 24 `! data $end
$var wire 24 a! \data.divisor $end
$var wire 24 1" port__r_data $end
$var wire 24 3" port__w_data $end
$var wire 1 4" port__w_stb $end
$var wire 24 5" _storage $end
$var wire 24 6" \_storage.divisor $end
$upscope $end
$upscope $end
$scope module Status $end
$var wire 1 b! r_data $end
$var wire 8 r! element__r_data $end
$var wire 1 s! element__r_stb $end
$var wire 1 7" port__r_data $end
$var wire 1 8" port__r_stb $end
$scope module ready $end
$var wire 1 b! r_data $end
$var wire 1 7" port__r_data $end
$var wire 1 8" port__r_stb $end
$var wire 1 9" r_stb $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 e! bus__addr $end
$var wire 8 f! bus__r_data $end
$var wire 1 g! bus__r_stb $end
$var wire 8 h! bus__w_data $end
$var wire 1 i! bus__w_stb $end
$var wire 8 j! element__r_data $end
$var wire 1 k! element__r_stb $end
$var wire 8 l! element__w_data $end
$var wire 1 m! element__w_stb $end
$var wire 24 n! element__r_data$10 $end
$var wire 1 o! element__r_stb$9 $end
$var wire 24 p! element__w_data$37 $end
$var wire 1 q! element__w_stb$32 $end
$var wire 8 r! element__r_data$12 $end
$var wire 1 s! element__r_stb$11 $end
$var wire 8 t! element__w_data$38 $end
$var wire 1 u! element__w_stb$27 $end
$var wire 1 v! r_shadow__0__r_en $end
$var wire 1 w! r_shadow__0__w_en $end
$var wire 8 x! r_shadow__0__data $end
$var wire 1 y! r_shadow__1__r_en $end
$var wire 1 z! r_shadow__1__w_en $end
$var wire 8 {! r_shadow__1__data $end
$var wire 1 |! r_shadow__2__r_en $end
$var wire 1 }! r_shadow__2__w_en $end
$var wire 8 ~! r_shadow__2__data $end
$var wire 1 !" r_shadow__3__r_en $end
$var wire 1 "" r_shadow__3__w_en $end
$var wire 8 #" r_shadow__3__data $end
$var wire 1 $" w_shadow__0__w_en $end
$var wire 8 %" w_shadow__0__data $end
$var wire 1 &" w_shadow__1__w_en $end
$var wire 8 '" w_shadow__1__data $end
$var wire 1 (" w_shadow__2__w_en $end
$var wire 8 )" w_shadow__2__data $end
$var wire 1 *" w_shadow__3__w_en $end
$var wire 8 +" w_shadow__3__data $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b10000 #
b10000 $
b0 %
b0 &
0'
0(
b1 )
b1 *
1+
1,
b1000 -
b1000 .
b1000 /
b1000 0
11
12
b0 3
b0 4
15
16
07
08
b1000 9
b1000 :
b1000 ;
b1000 <
0=
0>
0?
0@
1A
1B
b0 C
b0 D
0E
0F
0G
0H
b10000 I
b0 J
0K
b1 L
1M
b1000 N
b1000 O
0P
0Q
1R
b0 S
0T
0U
b1000 V
b1000 W
1X
b0 Y
1Z
0[
b0 \
b0 ]
0^
b1 _
0`
b0 a
b0 b
0c
b1 d
1e
b0 f
b0 g
0h
b1 i
0j
0k
1l
b1000 m
b1000 n
0o
b0 p
0q
0r
0s
b0 t
b0 u
0v
b1 w
0x
b0 y
0z
b0 {
0|
b1000 }
0~
b0 !!
0"!
b0 #!
0$!
b0 %!
0&!
b0 '!
0(!
0)!
0*!
b0 +!
0,!
0-!
b0 .!
0/!
00!
b0 1!
02!
03!
b0 4!
05!
b0 6!
07!
b0 8!
09!
b0 :!
0;!
b0 <!
0=!
0>!
0?!
0@!
0A!
b1000 B!
0C!
b0 D!
0E!
b1000 F!
b1000 G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
b0 W!
0X!
b0 Y!
b0 Z!
0[!
b1 \!
1]!
0^!
1_!
b1000 `!
b1000 a!
1b!
b0 c!
0d!
b0 e!
b0 f!
0g!
b1 h!
1i!
b0 j!
0k!
b0 l!
0m!
b1000 n!
0o!
b0 p!
0q!
b1 r!
0s!
b0 t!
0u!
0v!
0w!
b0 x!
0y!
0z!
b0 {!
0|!
0}!
b0 ~!
0!"
0""
b0 #"
1$"
b0 %"
0&"
b0 '"
0("
b0 )"
0*"
b0 +"
0,"
0-"
0."
0/"
00"
b1000 1"
02"
b0 3"
04"
b1000 5"
b1000 6"
17"
08"
09"
b0 :"
0;"
b1000 <"
b1000 ="
0>"
0?"
1@"
b0 A"
0B"
0C"
b1000 D"
b1000 E"
1F"
b0 G"
1H"
0I"
0J"
b0 K"
1L"
1M"
b1000 N"
1O"
b0 P"
0Q"
0R"
0S"
sIDLE/0 T"
b0 U"
b1000 V"
b0 W"
0X"
b0 Y"
b0 Z"
0["
1\"
1]"
b1000 ^"
b0 _"
0`"
1a"
sIDLE/0 b"
b0 c"
0d"
b0 e"
b0 f"
0g"
b0 h"
b1000 i"
$end
#500000000
1!
1m!
b1 %"
1/"
b1 p!
b1 l!
1."
b1 3"
0,
0+
0M
0e
0]!
0i!
0$"
b11000 $
b11000 #
b11000 I
b1000 \
b1000 a
b1000 Y!
b1000 f
b1000 t
b1000 e!
1(
1'
1K
1c
1[!
1g!
1s!
18"
1w!
19"
b0 *
b0 )
b0 L
b0 _
b0 d
b0 i
b0 \!
b0 h!
b0 w
#1000000000
0!
#1500000000
1!
1v!
b1 x!
10"
0m!
1,"
1^!
0/"
b1 f!
b1 j!
b1 Z!
0X
b1 b
02
0_!
01
b1 J
0F"
b1 &
b1 %
0(
0'
0K
0c
0[!
0g!
0s!
08"
0w!
09"
b11001 $
b11001 #
b11001 I
b1001 \
b1001 a
b1001 Y!
b1001 f
b1001 t
b1001 e!
1,
1+
1M
1e
1]!
1i!
1&"
b10100101 *
b10100101 )
b10100101 L
b10100101 _
b10100101 d
b10100101 i
b10100101 \!
b10100101 h!
b10100101 w
#2000000000
0!
#2500000000
1!
0v!
1u!
b10100101 '"
b10100101 t!
1;"
b0 f!
b1010010100000001 p!
b0 Z!
b10100101 :"
1d!
b1010010100000001 3"
b0 b
b10100101 c!
1[
b10100101 Y
18
b0 J
17
b0 &
b10100101 4
1I"
b0 %
b10100101 3
1`"
b10100101 G"
b10100101 _"
0,
0+
0M
0e
0]!
0i!
0&"
#3000000000
0!
#3500000000
1!
b111 i"
sBUSY/1 b"
b1101001010 c"
b10100101 e"
1g"
b1001 h"
0u!
0;"
0a"
0H"
0d!
0[
06
05
08
07
0Z
0b!
0I"
0`"
07"
b0 r!
b11000 $
b11000 #
b11000 I
b1000 \
b1000 a
b1000 Y!
b1000 f
b1000 t
b1000 e!
1(
1'
1K
1c
1[!
1g!
1s!
18"
1w!
19"
b0 *
b0 )
b0 L
b0 _
b0 d
b0 i
b0 \!
b0 h!
b0 w
#4000000000
0!
#4500000000
1!
b110 i"
b0 x!
1v!
0(
0'
0K
0c
0[!
0g!
0s!
08"
0w!
09"
#5000000000
0!
#5500000000
1!
b101 i"
0v!
#6000000000
0!
#6500000000
1!
b100 i"
#7000000000
0!
#7500000000
1!
b11 i"
#8000000000
0!
#8500000000
1!
b10 i"
#9000000000
0!
#9500000000
1!
b1 i"
#10000000000
0!
#10500000000
1!
b0 i"
#11000000000
0!
#11500000000
1!
b111 i"
b1000 h"
0]"
b110100101 c"
1d"
b11010010 e"
0g"
0\"
#12000000000
0!
#12500000000
1!
b110 i"
#13000000000
0!
#13500000000
1!
b101 i"
#14000000000
0!
#14500000000
1!
b100 i"
#15000000000
0!
#15500000000
1!
b11 i"
#16000000000
0!
#16500000000
1!
b10 i"
#17000000000
0!
#17500000000
1!
b1 i"
#18000000000
0!
#18500000000
1!
b0 i"
#19000000000
0!
#19500000000
1!
b111 i"
b111 h"
1]"
b11010010 c"
0d"
b1101001 e"
1\"
#20000000000
0!
#20500000000
1!
b110 i"
#21000000000
0!
#21500000000
1!
b101 i"
#22000000000
0!
#22500000000
1!
b100 i"
#23000000000
0!
#23500000000
1!
b11 i"
#24000000000
0!
#24500000000
1!
b10 i"
#25000000000
0!
#25500000000
1!
b1 i"
#26000000000
0!
#26500000000
1!
b0 i"
#27000000000
0!
#27500000000
1!
b111 i"
b110 h"
0]"
b1101001 c"
1d"
b110100 e"
0\"
#28000000000
0!
#28500000000
1!
b110 i"
#29000000000
0!
#29500000000
1!
b101 i"
#30000000000
0!
#30500000000
1!
b100 i"
#31000000000
0!
#31500000000
1!
b11 i"
#32000000000
0!
#32500000000
1!
b10 i"
#33000000000
0!
#33500000000
1!
b1 i"
#34000000000
0!
#34500000000
1!
b0 i"
#35000000000
0!
#35500000000
1!
b111 i"
b101 h"
1]"
b110100 c"
0d"
b11010 e"
1\"
#36000000000
0!
#36500000000
1!
b110 i"
#37000000000
0!
#37500000000
1!
b101 i"
#38000000000
0!
#38500000000
1!
b100 i"
#39000000000
0!
#39500000000
1!
b11 i"
#40000000000
0!
#40500000000
1!
b10 i"
#41000000000
0!
#41500000000
1!
b1 i"
#42000000000
0!
#42500000000
1!
b0 i"
#43000000000
0!
#43500000000
1!
b111 i"
b100 h"
0]"
b11010 c"
b1101 e"
0\"
#44000000000
0!
#44500000000
1!
b110 i"
#45000000000
0!
#45500000000
1!
b101 i"
#46000000000
0!
#46500000000
1!
b100 i"
#47000000000
0!
#47500000000
1!
b11 i"
#48000000000
0!
#48500000000
1!
b10 i"
#49000000000
0!
#49500000000
1!
b1 i"
#50000000000
0!
#50500000000
1!
b0 i"
#51000000000
0!
#51500000000
1!
b111 i"
b11 h"
b1101 c"
1d"
b110 e"
#52000000000
0!
#52500000000
1!
b110 i"
#53000000000
0!
#53500000000
1!
b101 i"
#54000000000
0!
#54500000000
1!
b100 i"
#55000000000
0!
#55500000000
1!
b11 i"
#56000000000
0!
#56500000000
1!
b10 i"
#57000000000
0!
#57500000000
1!
b1 i"
#58000000000
0!
#58500000000
1!
b0 i"
#59000000000
0!
#59500000000
1!
b111 i"
b10 h"
1]"
b110 c"
0d"
b11 e"
1\"
#60000000000
0!
#60500000000
1!
b110 i"
#61000000000
0!
#61500000000
1!
b101 i"
#62000000000
0!
#62500000000
1!
b100 i"
#63000000000
0!
#63500000000
1!
b11 i"
#64000000000
0!
#64500000000
1!
b10 i"
#65000000000
0!
#65500000000
1!
b1 i"
#66000000000
0!
#66500000000
1!
b0 i"
#67000000000
0!
#67500000000
1!
b111 i"
b1 h"
0]"
b11 c"
1d"
b1 e"
0\"
#68000000000
0!
#68500000000
1!
b110 i"
#69000000000
0!
#69500000000
1!
b101 i"
#70000000000
0!
#70500000000
1!
b100 i"
#71000000000
0!
#71500000000
1!
b11 i"
#72000000000
0!
#72500000000
1!
b10 i"
#73000000000
0!
#73500000000
1!
b1 i"
#74000000000
0!
#74500000000
1!
b0 i"
#75000000000
0!
#75500000000
1!
b111 i"
b0 h"
1]"
b1 c"
b0 e"
1\"
#76000000000
0!
#76500000000
1!
b110 i"
#77000000000
0!
#77500000000
1!
b101 i"
#78000000000
0!
#78500000000
1!
b100 i"
#79000000000
0!
#79500000000
1!
b11 i"
#80000000000
0!
#80500000000
1!
b10 i"
#81000000000
0!
#81500000000
1!
b1 i"
#82000000000
0!
#82500000000
1!
b0 i"
#83000000000
0!
#83500000000
1!
b111 i"
b1111 h"
sIDLE/0 b"
b0 c"
0d"
1a"
1H"
16
15
1Z
1b!
17"
b1 r!
#84000000000
0!
#84500000000
1!
#85000000000
0!
#85500000000
1!
#86000000000
0!
#86500000000
1!
#87000000000
0!
#87500000000
1!
#88000000000
0!
#88500000000
1!
#89000000000
0!
#89500000000
1!
#90000000000
0!
#90500000000
1!
#91000000000
0!
#91500000000
1!
#92000000000
0!
#92500000000
1!
#93000000000
0!
#93500000000
1!
#94000000000
0!
#94500000000
1!
#95000000000
0!
#95500000000
1!
#96000000000
0!
#96500000000
1!
#97000000000
0!
#97500000000
1!
#98000000000
0!
#98500000000
1!
#99000000000
0!
#99500000000
1!
#100000000000
0!
#100500000000
1!
1(
1'
1K
1c
1[!
1g!
1s!
18"
1w!
19"
#101000000000
0!
#101500000000
1!
1v!
b1 x!
b1 f!
b1 Z!
b1 b
b1 J
b1 &
b1 %
0(
0'
0K
0c
0[!
0g!
0s!
08"
0w!
09"
b0 $
b0 #
b0 I
b0 \
b0 a
b0 Y!
b0 f
b0 t
b0 e!
1,
1+
1M
1`
1j
1x
15!
b1 *
b1 )
b1 L
b1 _
b1 d
b1 i
b1 \!
b1 h!
b1 w
#102000000000
0!
#102500000000
1!
0v!
1|
b1 6!
b1 !!
b1 {
b0 f!
b1 %!
1@!
b1 D!
1?!
b0 Z!
b0 b
b0 J
b0 &
b0 %
0,
0+
0M
0`
0j
0x
05!
b1000 $
b1000 #
b1000 I
b1000 \
b1000 a
b1000 Y!
b1000 f
b1000 t
b1000 e!
1(
1'
1K
1^
1h
1v
1$!
1I!
1*!
1O!
1K!
1R!
b0 *
b0 )
b0 L
b0 _
b0 d
b0 i
b0 \!
b0 h!
b0 w
#103000000000
0!
#103500000000
1!
1A!
1)!
0|
1k
1=!
0@!
0R
b1 y
0l
0B
0A
0@"
0(
0'
0K
0^
0h
0v
0$!
0I!
0*!
0O!
0K!
0R!
#104000000000
0!
#104500000000
1!
0)!
#105000000000
0!
#105500000000
1!
#106000000000
0!
#106500000000
1!
#107000000000
0!
#107500000000
1!
#108000000000
0!
#108500000000
1!
#109000000000
0!
#109500000000
1!
#110000000000
0!
#110500000000
1!
#111000000000
0!
#111500000000
1!
#112000000000
0!
#112500000000
1!
0M"
0L"
#113000000000
0!
#113500000000
1!
b1001 U"
sBUSY/1 T"
b100 V"
#114000000000
0!
#114500000000
1!
b11 V"
#115000000000
0!
#115500000000
1!
b10 V"
#116000000000
0!
#116500000000
1!
b1 V"
#117000000000
0!
#117500000000
1!
b0 V"
#118000000000
0!
#118500000000
1!
b1000 U"
b111 V"
#119000000000
0!
#119500000000
1!
b110 V"
#120000000000
0!
#120500000000
1!
b101 V"
1M"
1L"
#121000000000
0!
#121500000000
1!
b100 V"
#122000000000
0!
#122500000000
1!
b11 V"
#123000000000
0!
#123500000000
1!
b10 V"
#124000000000
0!
#124500000000
1!
b1 V"
#125000000000
0!
#125500000000
1!
b0 V"
#126000000000
0!
#126500000000
1!
b111 U"
b1000000000 W"
1["
b111 V"
#127000000000
0!
#127500000000
1!
b110 V"
#128000000000
0!
#128500000000
1!
b101 V"
#129000000000
0!
#129500000000
1!
b100 V"
#130000000000
0!
#130500000000
1!
b11 V"
#131000000000
0!
#131500000000
1!
b10 V"
#132000000000
0!
#132500000000
1!
b1 V"
#133000000000
0!
#133500000000
1!
b0 V"
#134000000000
0!
#134500000000
1!
b110 U"
b1100000000 W"
b10000000 Y"
b111 V"
#135000000000
0!
#135500000000
1!
b110 V"
#136000000000
0!
#136500000000
1!
b101 V"
0M"
0L"
#137000000000
0!
#137500000000
1!
b100 V"
#138000000000
0!
#138500000000
1!
b11 V"
#139000000000
0!
#139500000000
1!
b10 V"
#140000000000
0!
#140500000000
1!
b1 V"
#141000000000
0!
#141500000000
1!
b0 V"
#142000000000
0!
#142500000000
1!
b101 U"
b110000000 W"
b11000000 Y"
0["
b111 V"
#143000000000
0!
#143500000000
1!
b110 V"
#144000000000
0!
#144500000000
1!
b101 V"
#145000000000
0!
#145500000000
1!
b100 V"
#146000000000
0!
#146500000000
1!
b11 V"
#147000000000
0!
#147500000000
1!
b10 V"
#148000000000
0!
#148500000000
1!
b1 V"
#149000000000
0!
#149500000000
1!
b0 V"
#150000000000
0!
#150500000000
1!
b100 U"
b11000000 W"
b1100000 Y"
b111 V"
#151000000000
0!
#151500000000
1!
b110 V"
#152000000000
0!
#152500000000
1!
b101 V"
1M"
1L"
#153000000000
0!
#153500000000
1!
b100 V"
#154000000000
0!
#154500000000
1!
b11 V"
#155000000000
0!
#155500000000
1!
b10 V"
#156000000000
0!
#156500000000
1!
b1 V"
#157000000000
0!
#157500000000
1!
b0 V"
#158000000000
0!
#158500000000
1!
b11 U"
b1001100000 W"
b110000 Y"
1["
b111 V"
#159000000000
0!
#159500000000
1!
b110 V"
#160000000000
0!
#160500000000
1!
b101 V"
#161000000000
0!
#161500000000
1!
b100 V"
#162000000000
0!
#162500000000
1!
b11 V"
#163000000000
0!
#163500000000
1!
b10 V"
#164000000000
0!
#164500000000
1!
b1 V"
#165000000000
0!
#165500000000
1!
b0 V"
#166000000000
0!
#166500000000
1!
b10 U"
b1100110000 W"
b10011000 Y"
b111 V"
#167000000000
0!
#167500000000
1!
b110 V"
#168000000000
0!
#168500000000
1!
b101 V"
#169000000000
0!
#169500000000
1!
b100 V"
#170000000000
0!
#170500000000
1!
b11 V"
#171000000000
0!
#171500000000
1!
b10 V"
#172000000000
0!
#172500000000
1!
b1 V"
#173000000000
0!
#173500000000
1!
b0 V"
#174000000000
0!
#174500000000
1!
b1 U"
b1110011000 W"
b11001100 Y"
b111 V"
#175000000000
0!
#175500000000
1!
b110 V"
#176000000000
0!
#176500000000
1!
b101 V"
0M"
0L"
#177000000000
0!
#177500000000
1!
b100 V"
#178000000000
0!
#178500000000
1!
b11 V"
#179000000000
0!
#179500000000
1!
b10 V"
#180000000000
0!
#180500000000
1!
b1 V"
#181000000000
0!
#181500000000
1!
b0 V"
#182000000000
0!
#182500000000
1!
b0 U"
b111001100 W"
b11100110 Y"
0["
b111 V"
#183000000000
0!
#183500000000
1!
b110 V"
#184000000000
0!
#184500000000
1!
b101 V"
1M"
1L"
#185000000000
0!
#185500000000
1!
b100 V"
#186000000000
0!
#186500000000
1!
b11 V"
#187000000000
0!
#187500000000
1!
b10 V"
#188000000000
0!
#188500000000
1!
b1 V"
#189000000000
0!
#189500000000
1!
b0 V"
#190000000000
0!
#190500000000
1!
b1111 U"
b1011100110 W"
b1110011 Y"
1["
sDONE/2 T"
b111 V"
#191000000000
0!
#191500000000
1!
sIDLE/0 T"
1J"
b1110011 K"
#192000000000
0!
#192500000000
1!
b1110011 A"
1C"
0J"
1H
b1110011 D
b1110011 C
1G
1U
b1110011 S
b1110011 p
1o
b1110011 W!
1H!
b1 #!
b1110011 '!
#193000000000
0!
#193500000000
1!
#194000000000
0!
#194500000000
1!
#195000000000
0!
#195500000000
1!
#196000000000
0!
#196500000000
1!
#197000000000
0!
#197500000000
1!
#198000000000
0!
#198500000000
1!
#199000000000
0!
#199500000000
1!
#200000000000
0!
#200500000000
1!
#201000000000
0!
#201500000000
1!
#202000000000
0!
#202500000000
1!
#203000000000
0!
#203500000000
1!
#204000000000
0!
#204500000000
1!
#205000000000
0!
#205500000000
1!
#206000000000
0!
#206500000000
1!
#207000000000
0!
#207500000000
1!
1(
1'
1K
1^
1h
1v
1$!
1I!
1*!
1O!
1K!
1R!
#208000000000
0!
#208500000000
1!
b1 +!
1)!
b1 u
b1 g
b1 ]
b1 J
b1 &
b1 %
0(
0'
0K
0^
0h
0v
0$!
0I!
0*!
0O!
0K!
0R!
b1001 $
b1001 #
b1001 I
b1001 \
b1001 a
b1001 Y!
b1001 f
b1001 t
b1001 e!
1(
1'
1K
1^
1h
1v
1(!
1-!
1X!
1q
1T
1F
1E
1B"
#209000000000
0!
#209500000000
1!
b1110011 .!
1,!
0)!
0C"
0H
b1110011 u
b1110011 g
0G
b1110011 ]
0U
0o
b1110011 J
0H!
b1110011 &
b0 #!
b1110011 %
0(
0'
0K
0^
0h
0v
0(!
0-!
0X!
0q
0T
0F
0E
0B"
#210000000000
