$date
	Wed Feb  8 02:13:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUXTEST $end
$scope module mux_instance $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # sel $end
$var wire 1 $ out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
1!
#20
1"
#30
0$
1#
0"
0!
#40
1!
#50
1$
1"
#60
