Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: PIC24.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PIC24.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PIC24"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : PIC24
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : No
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : PIC24.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/MUX2V16.vhd" in Library work.
Architecture behavioral of Entity mux2v16 is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/MUX2V5.vhd" in Library work.
Architecture behavioral of Entity mux2v5 is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ctrl.vhd" in Library work.
Architecture behavioral of Entity ctrl is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/DataMem.vhd" in Library work.
Architecture behavioral of Entity datamem is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/PC_Update.vhd" in Library work.
Architecture behavioral of Entity pc_update is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ProgCnt.vhd" in Library work.
Architecture behavioral of Entity progcnt is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/File_Regs.vhd" in Library work.
Architecture behavioral of Entity file_regs is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ROM32x24_ZE.vhd" in Library work.
Architecture behavioral of Entity rom32x24 is up to date.
Compiling vhdl file "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/PIC24.vhf" in Library work.
Architecture behavioral of Entity pic24 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <PIC24> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2V5> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_Update> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ProgCnt> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <File_Regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROM32x24> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <PIC24> in library <work> (Architecture <behavioral>).
Entity <PIC24> analyzed. Unit <PIC24> generated.

Analyzing Entity <MUX2V16> in library <work> (Architecture <behavioral>).
Entity <MUX2V16> analyzed. Unit <MUX2V16> generated.

Analyzing Entity <MUX2V5> in library <work> (Architecture <behavioral>).
Entity <MUX2V5> analyzed. Unit <MUX2V5> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <ctrl> in library <work> (Architecture <behavioral>).
Entity <ctrl> analyzed. Unit <ctrl> generated.

Analyzing Entity <DataMem> in library <work> (Architecture <behavioral>).
Entity <DataMem> analyzed. Unit <DataMem> generated.

Analyzing Entity <PC_Update> in library <work> (Architecture <behavioral>).
Entity <PC_Update> analyzed. Unit <PC_Update> generated.

Analyzing Entity <ProgCnt> in library <work> (Architecture <behavioral>).
Entity <ProgCnt> analyzed. Unit <ProgCnt> generated.

Analyzing Entity <File_Regs> in library <work> (Architecture <behavioral>).
Entity <File_Regs> analyzed. Unit <File_Regs> generated.

Analyzing Entity <ROM32x24> in library <work> (Architecture <behavioral>).
Entity <ROM32x24> analyzed. Unit <ROM32x24> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MUX2V16>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/MUX2V16.vhd".
Unit <MUX2V16> synthesized.


Synthesizing Unit <MUX2V5>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/MUX2V5.vhd".
Unit <MUX2V5> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ALU.vhd".
WARNING:Xst:1780 - Signal <sN> is never used or assigned.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <Cflag>.
    Found 1-bit register for signal <Zflag>.
    Found 1-bit register for signal <Nflag>.
    Found 1-bit register for signal <OVflag>.
    Found 17-bit adder for signal <ADD17>.
    Found 1-bit xor2 for signal <OVFLAG1$xor0000> created at line 121.
    Found 1-bit xor2 for signal <OVFLAG1$xor0001> created at line 121.
    Found 1-bit xor2 for signal <OVFLAG1$xor0002> created at line 121.
    Found 1-bit xor2 for signal <OVFLAG1$xor0003> created at line 121.
    Found 17-bit subtractor for signal <SUB17>.
    Found 1-bit 16-to-1 multiplexer for signal <TESTED_BIT>.
    Found 17-bit 8-to-1 multiplexer for signal <Ys>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <ctrl>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ctrl.vhd".
Unit <ctrl> synthesized.


Synthesizing Unit <DataMem>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/DataMem.vhd".
    Found 16x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <OUTW0>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <DataMem> synthesized.


Synthesizing Unit <PC_Update>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/PC_Update.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 6-bit adder for signal <New_PC$addsub0000> created at line 53.
    Found 6-bit adder for signal <PC_p2>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <PC_Update> synthesized.


Synthesizing Unit <ProgCnt>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ProgCnt.vhd".
    Found 6-bit register for signal <PC>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ProgCnt> synthesized.


Synthesizing Unit <File_Regs>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/File_Regs.vhd".
    Found 16x16-bit dual-port RAM <Mram_s32Regs32> for signal <s32Regs32>.
    Found 16x16-bit dual-port RAM <Mram_s32Regs32_ren> for signal <s32Regs32>.
    Summary:
	inferred   2 RAM(s).
Unit <File_Regs> synthesized.


Synthesizing Unit <ROM32x24>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/ROM32x24_ZE.vhd".
    Found 24-bit 32-to-1 multiplexer for signal <Data>.
    Summary:
	inferred  24 Multiplexer(s).
Unit <ROM32x24> synthesized.


Synthesizing Unit <PIC24>.
    Related source file is "C:/Users/student_dcti/Desktop/PROIECT/Proiect_I/PIC24/PIC24.vhf".
WARNING:Xst:646 - Signal <Instr<11>> is assigned but never used.
Unit <PIC24> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port RAM                               : 2
 16x16-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 6-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 4
 16-bit register                                       : 1
 6-bit register                                        : 1
# Multiplexers                                         : 3
 1-bit 16-to-1 multiplexer                             : 1
 17-bit 8-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s50.nph' in environment C:\Xilinx92i.
INFO:Xst:2664 - HDL ADVISOR - Unit <DataMem> : The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <_and0000>      | high     |
    |     addrA          | connected to signal <Addr>          |          |
    |     diA            | connected to signal <DataIn>        |          |
    |     doA            | connected to signal <MemData>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s32Regs32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg1>        |          |
    |     doB            | connected to signal <RdData1>       |          |
    -----------------------------------------------------------------------
INFO:Xst:2664 - HDL ADVISOR - Unit <File_Regs> : The RAM <Mram_s32Regs32_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <WrEn>          | high     |
    |     addrA          | connected to signal <WrReg>         |          |
    |     diA            | connected to signal <WRData>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <RdReg2>        |          |
    |     doB            | connected to signal <RdData2>       |          |
    -----------------------------------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit dual-port distributed RAM                   : 2
 16x16-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 6-bit adder                                           : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Multiplexers                                         : 3
 1-bit 16-to-1 multiplexer                             : 1
 17-bit 8-to-1 multiplexer                             : 1
 24-bit 32-to-1 multiplexer                            : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <U_PC/PC_0> of sequential type is unconnected in block <PIC24>.

Optimizing unit <PIC24> ...

Optimizing unit <ALU> ...

Optimizing unit <DataMem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PIC24, actual ratio is 27.
FlipFlop U_PC/PC_1 has been replicated 2 time(s)
FlipFlop U_PC/PC_2 has been replicated 2 time(s)
FlipFlop U_PC/PC_3 has been replicated 2 time(s)
FlipFlop U_PC/PC_4 has been replicated 2 time(s)
FlipFlop U_PC/PC_5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : PIC24.ngr
Top Level Output File Name         : PIC24
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 388
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 5
#      LUT2                        : 47
#      LUT2_L                      : 2
#      LUT3                        : 60
#      LUT3_D                      : 8
#      LUT3_L                      : 7
#      LUT4                        : 113
#      LUT4_D                      : 4
#      LUT4_L                      : 13
#      MUXCY                       : 36
#      MUXF5                       : 48
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 35
#      FD                          : 15
#      FDE                         : 20
# RAMS                             : 48
#      RAM16X1D                    : 32
#      RAM16X1S                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 52
#      IBUF                        : 32
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                     175  out of    768    22%  
 Number of Slice Flip Flops:            35  out of   1536     2%  
 Number of 4 input LUTs:               340  out of   1536    22%  
    Number used as logic:              260
    Number used as RAMs:                80
 Number of IOs:                         53
 Number of bonded IOBs:                 53  out of     63    84%  
 Number of GCLKs:                        1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 83    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.027ns (Maximum Frequency: 62.395MHz)
   Minimum input arrival time before clock: 5.676ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 16.027ns (frequency: 62.395MHz)
  Total number of paths / destination ports: 128851 / 471
-------------------------------------------------------------------------
Delay:               16.027ns (Levels of Logic = 13)
  Source:            U_PC/PC_3_1 (FF)
  Destination:       U_ALU/Zflag (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: U_PC/PC_3_1 to U_ALU/Zflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   1.260  U_PC/PC_3_1 (U_PC/PC_3_1)
     LUT2:I0->O            2   0.551   0.903  U_ROM/Mmux_Data61125_SW0 (N1394)
     LUT4_D:I3->LO         1   0.551   0.168  U_ROM/Mmux_Data61125 (N1552)
     LUT3:I2->O           17   0.551   1.345  U_ROM/Mmux_Data62 (Instr<15>)
     RAM16X1D:DPRA0->DPO    6   0.551   1.198  inst_Mram_mem16 (RdData1<0>)
     LUT2:I1->O            1   0.551   0.000  U_ALU/Madd_ADD17_lut<0> (U_ALU/ADD17<0>)
     MUXCY:S->O            1   0.500   0.000  U_ALU/Madd_ADD17_cy<0> (U_ALU/Madd_ADD17_cy<0>)
     XORCY:CI->O           1   0.904   0.996  U_ALU/Madd_ADD17_xor<1> (U_ALU/ADD17<1>)
     LUT3:I1->O            1   0.551   0.000  U_ALU/ALUOP<2>_65 (U_ALU/N271)
     MUXF5:I0->O           1   0.360   0.000  U_ALU/ALUOP<2>_4_f5 (U_ALU/ALUOP<2>_4_f5)
     MUXF6:I0->O           2   0.342   1.216  U_ALU/ALUOP<2>_2_f6 (ALU_Out<1>)
     LUT4:I0->O            1   0.551   0.827  U_ALU/ZFLAG1_cmp_eq000012 (U_ALU/ZFLAG1_cmp_eq0000_map6)
     LUT4_L:I3->LO         1   0.551   0.126  U_ALU/ZFLAG1_cmp_eq000029 (U_ALU/ZFLAG1_cmp_eq0000_map12)
     LUT4:I3->O            1   0.551   0.000  U_ALU/ZFLAG1_cmp_eq0000101 (U_ALU/ZFLAG1)
     FDE:D                     0.203          U_ALU/Zflag
    ----------------------------------------
    Total                     16.027ns (7.988ns logic, 8.039ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 80 / 32
-------------------------------------------------------------------------
Offset:              5.676ns (Levels of Logic = 5)
  Source:            INW1<12> (PAD)
  Destination:       inst_Mram_mem12 (RAM)
  Destination Clock: Clk rising

  Data Path: INW1<12> to inst_Mram_mem12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  INW1_12_IBUF (INW1_12_IBUF)
     LUT4_L:I0->LO         1   0.551   0.168  MUX_ALU/Y<12>18 (MUX_ALU/Y<12>_map7)
     LUT3:I2->O            2   0.551   1.072  MUX_ALU/Y<12>33 (MUX_ALU/Y<12>_map11)
     LUT3:I1->O            1   0.551   0.000  MUX_ALU/Y<12>58_F (N1472)
     MUXF5:I0->O           2   0.360   0.000  MUX_ALU/Y<12>58 (WRData<12>)
     RAM16X1D:D                0.462          inst_Mram_mem12
    ----------------------------------------
    Total                      5.676ns (3.296ns logic, 2.380ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            U_ALU/Nflag (FF)
  Destination:       N_Flag (PAD)
  Source Clock:      Clk rising

  Data Path: U_ALU/Nflag to N_Flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   0.907  U_ALU/Nflag (U_ALU/Nflag)
     OBUF:I->O                 5.644          N_Flag_OBUF (N_Flag)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
CPU : 5.74 / 5.83 s | Elapsed : 6.00 / 6.00 s
 
--> 

Total memory usage is 209008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

