Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Nov 16 17:08:10 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   145 |
|    Minimum number of control sets                        |   145 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   145 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   137 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             332 |          184 |
| No           | No                    | Yes                    |              86 |           33 |
| No           | Yes                   | No                     |              34 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------+------------------------------+------------------+----------------+--------------+
|  wclk_BUFG        | uart0/d_reg[28]_0                     | uart0/cpu_resetn             |                1 |              1 |         1.00 |
|  dclk_BUFG        |                                       | fetch0/ir_reg_0_0_0          |                1 |              5 |         5.00 |
|  sysclk_IBUF_BUFG |                                       |                              |                1 |              5 |         5.00 |
|  dclk_BUFG        |                                       | fetch0/ir_reg_0_4_0          |                5 |              5 |         1.00 |
|  dclk_BUFG        |                                       | fetch0/ir_reg_0_0_1          |                1 |              5 |         5.00 |
|  mclk_BUFG        |                                       | execute0/info_loadE_reg[1]_1 |                3 |              7 |         2.33 |
|  dclk_BUFG        |                                       | fetch0/ir_reg_0_1_0          |                5 |             12 |         2.40 |
|  wclk_BUFG        | execute0/E[0]                         | uart0/cpu_resetn             |                3 |             13 |         4.33 |
|  fclk_BUFG        |                                       |                              |               20 |             32 |         1.60 |
|  fclk_BUFG        |                                       | uart0/cpu_resetn             |                8 |             32 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_6     |                              |                8 |             32 |         4.00 |
|  wclk_BUFG        |                                       |                              |               21 |             38 |         1.81 |
|  wclk_BUFG        |                                       | uart0/cpu_resetn             |               25 |             54 |         2.16 |
|  mclk_BUFG        |                                       |                              |               39 |             63 |         1.62 |
|  dclk_BUFG        |                                       |                              |               37 |             68 |         1.84 |
|  sysclk_IBUF_BUFG | writeback0/p_0_in                     |                              |               12 |             96 |         8.00 |
|  eclk_BUFG        |                                       |                              |               66 |            126 |         1.91 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_7  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_7         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_6         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_5         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_4         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_2         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_15        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_14        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_13        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_12        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_11        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_10        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_9  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_8  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_8         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_6  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_5  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_4  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_3  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_16 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_15 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_14 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_13 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_12 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_11 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_10 |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep__0_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_9     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_8     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_11        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_2         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep_0     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep_2     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/info_storeE_reg[0]_0         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_9         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_8         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_7         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_6         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_5         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_4         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_2         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_7     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_10        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[17]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_9         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_8         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_7         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_6         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_5         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_4         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_2         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_12        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_11        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_10        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[16]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[15]_9         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep_1     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_7         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_6         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_12        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_11        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_10        |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_0         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__5_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__5_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__4_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__3_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__3_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__1_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_rep__0_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_8         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[11]_0         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__5_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__4_3  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__4_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__4_0  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__3_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__3_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__2_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__2_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__1_1  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_7  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_6  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_5  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_4  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_13    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_2  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_5     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_4     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_3     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_23    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_22    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_21    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_20    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_2     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_19    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_18    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_17    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_16    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_15    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_14    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[10]_rep__0_3  |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_12    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_11    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_10    |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[14]_rep_1     |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_9         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_8         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_7         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_6         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_5         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_4         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_3         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_2         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_1         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[13]_0         |                              |               32 |            128 |         4.00 |
|  mclk_BUFG        | execute0/alu_result_reg[12]_9         |                              |               32 |            128 |         4.00 |
+-------------------+---------------------------------------+------------------------------+------------------+----------------+--------------+


