// Seed: 1753647191
module module_0 #(
    parameter id_5 = 32'd91
) (
    output wire id_0,
    output wor  id_1,
    output wand id_2
);
  logic id_4;
  ;
  wire _id_5;
  assign module_1.id_14 = 0;
  wire id_6;
  assign id_5 = id_4[~id_5==id_5];
endmodule
module module_1 #(
    parameter id_9 = 32'd56
) (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    input tri id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7
);
  wire _id_9;
  ;
  wire id_10;
  supply0 id_11;
  localparam id_12 = 1;
  wire id_13;
  tri [-1  &  1  &  1  >  1 : -1  +  id_9] id_14;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_6
  );
  assign id_14 = 1 & id_13;
endmodule
