$date
	Mon Nov 26 10:44:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MuxTest $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$var reg 1 $ select $end
$scope module mux $end
$var wire 32 % opt1 [31:0] $end
$var wire 32 & opt2 [31:0] $end
$var wire 1 $ select $end
$var reg 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
b1 %
0$
b0 #
b1 "
b1 !
$end
