--------------------------------------------------------------------------------
-- Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: I.27
--  \   \         Application: netgen
--  /   /         Filename: HD_Gen_Module_map.vhd
-- /___/   /\     Timestamp: Tue Feb 27 10:55:43 2007
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 6 -pcf HD_Gen_Module.pcf -rpw 100 -tpw 0 -ar Structure -tm HD_Gen_Module -w -dir netgen/map -ofmt vhdl -sim HD_Gen_Module_map.ncd HD_Gen_Module_map.vhd 
-- Device	: 2vp20ff896-6 (PRODUCTION 1.92 2005-11-04)
-- Input file	: HD_Gen_Module_map.ncd
-- Output file	: C:\MyProject\DDR2interface_test\DDR2interface5\netgen\map\HD_Gen_Module_map.vhd
-- # of Entities	: 1
-- Design Name	: HD_Gen_Module
-- Xilinx	: C:\Xilinx81
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity HD_Gen_Module is
  port (
    mreset_i : in STD_LOGIC := 'X'; 
    brefclk2_n_i : in STD_LOGIC := 'X'; 
    clk_27_i : in STD_LOGIC := 'X'; 
    brefclk2_p_i : in STD_LOGIC := 'X'; 
    brefclk_n_i : in STD_LOGIC := 'X'; 
    brefclk_p_i : in STD_LOGIC := 'X'; 
    pc_ibf_i : in STD_LOGIC := 'X'; 
    pc_zstb_o : out STD_LOGIC; 
    ddr2_cke : out STD_LOGIC; 
    ddr2_rasb : out STD_LOGIC; 
    ddr2_csb : out STD_LOGIC; 
    vcxo_control_1_o : out STD_LOGIC; 
    ddr2_casb : out STD_LOGIC; 
    vcxo_control_2_o : out STD_LOGIC; 
    ddr2_web : out STD_LOGIC; 
    ddr2_ODT0 : out STD_LOGIC; 
    ddr2_clk0 : out STD_LOGIC; 
    ddr2_clk0b : out STD_LOGIC; 
    rst_dqs_div : in STD_LOGIC := 'X'; 
    ddr2_dqs_n : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dqs : inout STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dq : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    led_o : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    pc_data_o : out STD_LOGIC_VECTOR ( 21 downto 0 ); 
    ddr2_ba : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_dm : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ddr2_address : out STD_LOGIC_VECTOR ( 12 downto 0 ) 
  );
end HD_Gen_Module;

architecture Structure of HD_Gen_Module is
  signal NlwRenamedSig_IO_rst_dqs_div : STD_LOGIC; 
  signal clk1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o_buf : STD_LOGIC; 
  signal mreset_i_IBUF_0 : STD_LOGIC; 
  signal GLOBAL_LOGIC0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o : STD_LOGIC; 
  signal GLOBAL_LOGIC1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1 : STD_LOGIC; 
  signal new_clk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N346_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N69 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_10 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_11 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_12 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_13 : STD_LOGIC; 
  signal led_o_0_OBUF_14 : STD_LOGIC; 
  signal system_controller_inst_N13 : STD_LOGIC; 
  signal system_controller_inst_N112_0 : STD_LOGIC; 
  signal system_controller_inst_N27_0 : STD_LOGIC; 
  signal system_controller_inst_N311_0 : STD_LOGIC; 
  signal system_controller_inst_N321_0 : STD_LOGIC; 
  signal system_controller_inst_N101 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_15 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_16 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_reset : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20 : STD_LOGIC; 
  signal clk90 : STD_LOGIC; 
  signal system_controller_inst_N14 : STD_LOGIC; 
  signal system_controller_inst_N30 : STD_LOGIC; 
  signal system_controller_inst_N4_0 : STD_LOGIC; 
  signal system_controller_inst_N37_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N594_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32 : STD_LOGIC; 
  signal system_controller_inst_N18_0 : STD_LOGIC; 
  signal system_controller_inst_N39_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_28 : STD_LOGIC; 
  signal system_controller_inst_N36 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_10_Q : STD_LOGIC; 
  signal system_controller_inst_N20 : STD_LOGIC; 
  signal system_controller_inst_n0043 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_12_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_15_Q : STD_LOGIC; 
  signal system_controller_inst_N131_0 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_0_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_14_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_1_Q : STD_LOGIC; 
  signal system_controller_inst_next_input_data_19_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_30 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N36_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N49 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N155_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N157_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_31 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_32 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0 : STD_LOGIC; 
  signal system_controller_inst_N8 : STD_LOGIC; 
  signal system_controller_inst_N121_0 : STD_LOGIC; 
  signal system_controller_inst_N339_0 : STD_LOGIC; 
  signal system_controller_inst_N3411_0 : STD_LOGIC; 
  signal system_controller_inst_N10 : STD_LOGIC; 
  signal system_controller_inst_N337_0 : STD_LOGIC; 
  signal system_controller_inst_N361_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_33 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_34 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_35 : STD_LOGIC; 
  signal system_controller_inst_N32_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_36 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_37 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_38 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_39 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1 : STD_LOGIC; 
  signal system_controller_inst_N38_0 : STD_LOGIC; 
  signal system_controller_inst_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40 : STD_LOGIC; 
  signal system_controller_inst_N11_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N54_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_41 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_42 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo : STD_LOGIC; 
  signal init_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_43 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_44 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_45 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N71_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N691_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_49 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N590_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_50 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_51 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data : STD_LOGIC; 
  signal led_o_1_OBUF_52 : STD_LOGIC; 
  signal system_controller_inst_N0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_53 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_54 : STD_LOGIC; 
  signal auto_ref_req : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_55 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd1_56 : STD_LOGIC; 
  signal system_controller_inst_N34_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_57 : STD_LOGIC; 
  signal system_controller_inst_N45_0 : STD_LOGIC; 
  signal system_controller_inst_N44_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_58 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_59 : STD_LOGIC; 
  signal system_controller_inst_N371 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_60 : STD_LOGIC; 
  signal system_controller_inst_N42_0 : STD_LOGIC; 
  signal system_controller_inst_N71_0 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_61 : STD_LOGIC; 
  signal system_controller_inst_N103_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_62 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_63 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r : STD_LOGIC; 
  signal system_controller_inst_N197_0 : STD_LOGIC; 
  signal system_controller_inst_N367_0 : STD_LOGIC; 
  signal system_controller_inst_N211 : STD_LOGIC; 
  signal system_controller_inst_N369_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306_0 : STD_LOGIC; 
  signal system_controller_inst_n0058_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q : STD_LOGIC; 
  signal system_controller_inst_Ker10_2_0 : STD_LOGIC; 
  signal system_controller_inst_Ker30_2_0 : STD_LOGIC; 
  signal system_controller_inst_N229_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_64 : STD_LOGIC; 
  signal system_controller_inst_Ker4_map511_0 : STD_LOGIC; 
  signal system_controller_inst_Ker4_map506 : STD_LOGIC; 
  signal system_controller_inst_Ker29_2_0 : STD_LOGIC; 
  signal system_controller_inst_N111_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N610_0 : STD_LOGIC; 
  signal system_controller_inst_n0057_7_29_1_0 : STD_LOGIC; 
  signal system_controller_inst_N283_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_65 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_66 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_67 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_68 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_69 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_11_Q : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_70 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_71 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_73 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_74 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_75 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_76 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N11 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_77 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_dcm_lock : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_78 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_79 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_80 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_81 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_82 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N424_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N563_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N425_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N578_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N558_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N555_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1 : STD_LOGIC; 
  signal system_controller_inst_Ker0_SW1_1_83 : STD_LOGIC; 
  signal system_controller_inst_N362_0 : STD_LOGIC; 
  signal system_controller_inst_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821 : STD_LOGIC; 
  signal system_controller_inst_N23 : STD_LOGIC; 
  signal system_controller_inst_n0057_7_4_1_0 : STD_LOGIC; 
  signal system_controller_inst_N15 : STD_LOGIC; 
  signal system_controller_inst_N233_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_84 : STD_LOGIC; 
  signal system_controller_inst_N373_0 : STD_LOGIC; 
  signal system_controller_inst_n0056_0_16_1_0 : STD_LOGIC; 
  signal system_controller_inst_n0056_0_16_SW0_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_85 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87 : STD_LOGIC; 
  signal system_controller_inst_N260 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_89 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_91 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0342_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_92 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_93 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_Q : STD_LOGIC; 
  signal system_controller_inst_current_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N598_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N612_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N339_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en : STD_LOGIC; 
  signal system_controller_inst_N1011_0 : STD_LOGIC; 
  signal system_controller_inst_N14_map527_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N602 : STD_LOGIC; 
  signal system_controller_inst_N254_0 : STD_LOGIC; 
  signal system_controller_inst_N341 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N600_0 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r : STD_LOGIC; 
  signal burst_done : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180 : STD_LOGIC; 
  signal system_controller_inst_N14_map533_0 : STD_LOGIC; 
  signal system_controller_inst_N14_map538_0 : STD_LOGIC; 
  signal system_controller_inst_N14_map543_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_94 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_95 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_96 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_97 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1 : STD_LOGIC; 
  signal system_controller_inst_Ker27_2_98 : STD_LOGIC; 
  signal system_controller_inst_N84 : STD_LOGIC; 
  signal system_controller_inst_N96_0 : STD_LOGIC; 
  signal system_controller_inst_N64_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo : STD_LOGIC; 
  signal system_controller_inst_Ker71_1_99 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay2_100 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_101 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_102 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_103 : STD_LOGIC; 
  signal system_controller_inst_Ker311_2_104 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_105 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N175_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642_0 : STD_LOGIC; 
  signal system_controller_inst_N62 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645_0 : STD_LOGIC; 
  signal user_config_register1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1 : STD_LOGIC; 
  signal user_config_register1_4_Q : STD_LOGIC; 
  signal user_config_register1_5_Q : STD_LOGIC; 
  signal user_config_register2_2_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0 : STD_LOGIC; 
  signal user_config_register2_7_Q : STD_LOGIC; 
  signal user_config_register2_8_Q : STD_LOGIC; 
  signal user_config_register2_9_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_106 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_107 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psDone : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en : STD_LOGIC; 
  signal system_controller_inst_N223_0 : STD_LOGIC; 
  signal system_controller_inst_N222 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N592_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en : STD_LOGIC; 
  signal system_controller_inst_N232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_dqs_div_int : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en : STD_LOGIC; 
  signal system_controller_inst_N220_0 : STD_LOGIC; 
  signal system_controller_inst_N219 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_dqs_div_rst : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_110 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_111 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_112 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en : STD_LOGIC; 
  signal user_config_register1_12_Q : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N239 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343_0 : STD_LOGIC; 
  signal system_controller_inst_N230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673_0 : STD_LOGIC; 
  signal system_controller_inst_N163 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv_0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv_0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb_buf : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half_buf : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805 : STD_LOGIC; 
  signal system_controller_inst_Ker1_2_113 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_114 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2 : STD_LOGIC; 
  signal system_controller_inst_N14_map539 : STD_LOGIC; 
  signal system_controller_inst_N60 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_115 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_116 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N56 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_117 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N596 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N731 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_PSDONE : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_LOCKED : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFB_BUF_118 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKIN_BUF_119 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV2_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_120 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_121 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_122 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_123 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_124 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_125 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_126 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_127 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N617 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_128 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_129 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_130 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_131 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N57 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_DXMUX_135 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_F5MUX_136 : STD_LOGIC; 
  signal system_controller_inst_N379 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_BXINV_137 : STD_LOGIC; 
  signal system_controller_inst_N378 : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_CLKINV_138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_139 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_140 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_141 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_142 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_143 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_144 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_145 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_146 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_DYMUX_151 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_CLKINV_152 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_DYMUX_153 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_12_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_CLKINV_154 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_30_DYMUX_155 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_15_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_30_CLKINV_156 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_DYMUX_157 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_CLKINV_158 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_DYMUX_159 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_14_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_CLKINV_160 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_DYMUX_161 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_CLKINV_162 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_DYMUX_163 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_19_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_CLKINV_164 : STD_LOGIC; 
  signal user_output_data_11_DYMUX_165 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1 : STD_LOGIC; 
  signal user_output_data_11_SRFFMUX_166 : STD_LOGIC; 
  signal user_output_data_11_CLKINV_167 : STD_LOGIC; 
  signal user_output_data_11_CEINV_168 : STD_LOGIC; 
  signal user_output_data_12_DYMUX_169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1 : STD_LOGIC; 
  signal user_output_data_12_SRFFMUX_170 : STD_LOGIC; 
  signal user_output_data_12_CLKINV_171 : STD_LOGIC; 
  signal user_output_data_12_CEINV_172 : STD_LOGIC; 
  signal user_output_data_21_DYMUX_173 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1 : STD_LOGIC; 
  signal user_output_data_21_SRFFMUX_174 : STD_LOGIC; 
  signal user_output_data_21_CLKINV_175 : STD_LOGIC; 
  signal user_output_data_21_CEINV_176 : STD_LOGIC; 
  signal user_output_data_13_DYMUX_177 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1 : STD_LOGIC; 
  signal user_output_data_13_SRFFMUX_178 : STD_LOGIC; 
  signal user_output_data_13_CLKINV_179 : STD_LOGIC; 
  signal user_output_data_13_CEINV_180 : STD_LOGIC; 
  signal user_output_data_30_DYMUX_181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1 : STD_LOGIC; 
  signal user_output_data_30_SRFFMUX_182 : STD_LOGIC; 
  signal user_output_data_30_CLKINV_183 : STD_LOGIC; 
  signal user_output_data_30_CEINV_184 : STD_LOGIC; 
  signal led_o_0_OBUF_DXMUX_185 : STD_LOGIC; 
  signal led_o_0_OBUF_F5MUX_186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N55 : STD_LOGIC; 
  signal led_o_0_OBUF_BXINV_187 : STD_LOGIC; 
  signal led_o_0_OBUF_G : STD_LOGIC; 
  signal led_o_0_OBUF_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N101_F5MUX_188 : STD_LOGIC; 
  signal system_controller_inst_N381 : STD_LOGIC; 
  signal system_controller_inst_N101_BXINV_189 : STD_LOGIC; 
  signal system_controller_inst_N380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_192 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_197 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_198 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_199 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_200 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_201 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_202 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_203 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_204 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_205 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_208 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_DXMUX_209 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_F5MUX_210 : STD_LOGIC; 
  signal system_controller_inst_N385 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_BXINV_211 : STD_LOGIC; 
  signal system_controller_inst_N384 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_CLKINV_212 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_218 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_219 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N826 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_220 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_222 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_DXMUX_223 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_F5MUX_224 : STD_LOGIC; 
  signal system_controller_inst_N12 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_BXINV_225 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_rt_226 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_CLKINV_227 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_228 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_229 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_230 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_231 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_232 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_233 : STD_LOGIC; 
  signal user_output_data_23_DYMUX_234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1 : STD_LOGIC; 
  signal user_output_data_23_SRFFMUX_235 : STD_LOGIC; 
  signal user_output_data_23_CLKINV_236 : STD_LOGIC; 
  signal user_output_data_23_CEINV_237 : STD_LOGIC; 
  signal user_output_data_15_DYMUX_238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1 : STD_LOGIC; 
  signal user_output_data_15_SRFFMUX_239 : STD_LOGIC; 
  signal user_output_data_15_CLKINV_240 : STD_LOGIC; 
  signal user_output_data_15_CEINV_241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal user_output_data_24_DYMUX_245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1 : STD_LOGIC; 
  signal user_output_data_24_SRFFMUX_246 : STD_LOGIC; 
  signal user_output_data_24_CLKINV_247 : STD_LOGIC; 
  signal user_output_data_24_CEINV_248 : STD_LOGIC; 
  signal user_output_data_17_DYMUX_249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1 : STD_LOGIC; 
  signal user_output_data_17_SRFFMUX_250 : STD_LOGIC; 
  signal user_output_data_17_CLKINV_251 : STD_LOGIC; 
  signal user_output_data_17_CEINV_252 : STD_LOGIC; 
  signal user_output_data_18_DYMUX_253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1 : STD_LOGIC; 
  signal user_output_data_18_SRFFMUX_254 : STD_LOGIC; 
  signal user_output_data_18_CLKINV_255 : STD_LOGIC; 
  signal user_output_data_18_CEINV_256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_259 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DYMUX_260 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_261 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_262 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_276 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_277 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_DYMUX_278 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_CLKINV_279 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_280 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_281 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_282 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_283 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_284 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_285 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_286 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_287 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_288 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_289 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_290 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_291 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_292 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_293 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_294 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_295 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_296 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_297 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_DYMUX_298 : STD_LOGIC; 
  signal system_controller_inst_next_burst_done_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_CLKINV_299 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_301 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_302 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_304 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_305 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_306 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_307 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_311 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_312 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_313 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_314 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_315 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_318 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_319 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_320 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_321 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_323 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_324 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_325 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_326 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_327 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_328 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_329 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_331 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_332 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_333 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_334 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_335 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_336 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_338 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_340 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_341 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_342 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_343 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_344 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_347 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_348 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_349 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_350 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_351 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_353 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_354 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_355 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_356 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_357 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_DYMUX_358 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_359 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_360 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_361 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_10_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_11_DYMUX_362 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_11_DIG_MUX_363 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_11_CLKINV_364 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_365 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_366 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_367 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_368 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_369 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_370 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_14_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_10_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_11_DYMUX_373 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_11_DIG_MUX_374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_376 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_377 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_13_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_14_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_383 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_384 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DYMUX_386 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_387 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_388 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_DYMUX_389 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_SRFFMUX_390 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CLKINV_391 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CEINV_392 : STD_LOGIC; 
  signal led_o_1_OBUF_DYMUX_393 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1 : STD_LOGIC; 
  signal led_o_1_OBUF_SRFFMUX_394 : STD_LOGIC; 
  signal led_o_1_OBUF_CLKINV_395 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_7_DYMUX_396 : STD_LOGIC; 
  signal system_controller_inst_next_addr_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_7_CLKINV_397 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_8_DYMUX_398 : STD_LOGIC; 
  signal system_controller_inst_next_addr_8_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_8_CLKINV_399 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_DYMUX_400 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_CLKINV_401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DYMUX_430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_458 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_460 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_473 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_475 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_483 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_486 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_487 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_488 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_489 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_490 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_491 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_492 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_493 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_494 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_495 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_496 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_509 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_510 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_511 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_512 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_DXMUX_516 : STD_LOGIC; 
  signal system_controller_inst_n0056_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N211_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_CLKINV_517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DYMUX_524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_DYMUX_527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230 : STD_LOGIC; 
  signal user_input_data_0_DYMUX_528 : STD_LOGIC; 
  signal user_input_data_0_CLKINV_529 : STD_LOGIC; 
  signal user_input_data_0_CEINV_530 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_531 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_532 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_533 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_534 : STD_LOGIC; 
  signal user_input_data_1_DYMUX_535 : STD_LOGIC; 
  signal user_input_data_1_CLKINV_536 : STD_LOGIC; 
  signal user_input_data_1_CEINV_537 : STD_LOGIC; 
  signal user_input_data_2_DYMUX_538 : STD_LOGIC; 
  signal user_input_data_2_CLKINV_539 : STD_LOGIC; 
  signal user_input_data_2_CEINV_540 : STD_LOGIC; 
  signal user_input_data_3_DYMUX_541 : STD_LOGIC; 
  signal user_input_data_3_CLKINV_542 : STD_LOGIC; 
  signal user_input_data_3_CEINV_543 : STD_LOGIC; 
  signal user_input_data_4_DYMUX_544 : STD_LOGIC; 
  signal user_input_data_4_CLKINV_545 : STD_LOGIC; 
  signal user_input_data_4_CEINV_546 : STD_LOGIC; 
  signal user_input_data_5_DYMUX_547 : STD_LOGIC; 
  signal user_input_data_5_CLKINV_548 : STD_LOGIC; 
  signal user_input_data_5_CEINV_549 : STD_LOGIC; 
  signal user_input_data_6_DYMUX_550 : STD_LOGIC; 
  signal user_input_data_6_CLKINV_551 : STD_LOGIC; 
  signal user_input_data_6_CEINV_552 : STD_LOGIC; 
  signal user_input_data_7_DYMUX_553 : STD_LOGIC; 
  signal user_input_data_7_CLKINV_554 : STD_LOGIC; 
  signal user_input_data_7_CEINV_555 : STD_LOGIC; 
  signal user_input_data_8_DYMUX_556 : STD_LOGIC; 
  signal user_input_data_8_CLKINV_557 : STD_LOGIC; 
  signal user_input_data_8_CEINV_558 : STD_LOGIC; 
  signal user_input_data_9_DYMUX_559 : STD_LOGIC; 
  signal user_input_data_9_CLKINV_560 : STD_LOGIC; 
  signal user_input_data_9_CEINV_561 : STD_LOGIC; 
  signal system_controller_inst_N337 : STD_LOGIC; 
  signal system_controller_inst_N10_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N229 : STD_LOGIC; 
  signal system_controller_inst_N30_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_562 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_563 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_DYMUX_565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CLKINV_566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CEINVNOT : STD_LOGIC; 
  signal system_controller_inst_N4 : STD_LOGIC; 
  signal system_controller_inst_Ker4_map506_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N111 : STD_LOGIC; 
  signal system_controller_inst_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_DYMUX_567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CLKINV_568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CEINV_569 : STD_LOGIC; 
  signal system_controller_inst_N3411 : STD_LOGIC; 
  signal system_controller_inst_N8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_DXMUX_571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_573 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_DYMUX_574 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_CLKINV_575 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_DYMUX_576 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_CLKINV_577 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_DYMUX_578 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_CLKINV_579 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_DYMUX_580 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_CLKINV_581 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_DYMUX_582 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_CLKINV_583 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_DYMUX_584 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_CLKINV_585 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_DYMUX_586 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_CLKINV_587 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_DYMUX_588 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_CLKINV_589 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_DYMUX_590 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_CLKINV_591 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_DYMUX_592 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_CLKINV_593 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_DYMUX_594 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_CLKINV_595 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_DYMUX_596 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_CLKINV_597 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_598 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_599 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_600 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_601 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_DYMUX_602 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_CLKINV_603 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_605 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270 : STD_LOGIC; 
  signal system_controller_inst_N44 : STD_LOGIC; 
  signal init_val_DXMUX_607 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1 : STD_LOGIC; 
  signal init_val_SRFFMUX_608 : STD_LOGIC; 
  signal init_val_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N45 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_DXMUX_609 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_DYMUX_610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_CLKINV_611 : STD_LOGIC; 
  signal user_input_data_10_DYMUX_612 : STD_LOGIC; 
  signal user_input_data_10_CLKINV_613 : STD_LOGIC; 
  signal user_input_data_10_CEINV_614 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0020 : STD_LOGIC; 
  signal user_input_data_11_DYMUX_615 : STD_LOGIC; 
  signal user_input_data_11_CLKINV_616 : STD_LOGIC; 
  signal user_input_data_11_CEINV_617 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_DYMUX_618 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_SRFFMUX_619 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_CLKINV_620 : STD_LOGIC; 
  signal user_input_data_20_DYMUX_621 : STD_LOGIC; 
  signal user_input_data_20_CLKINV_622 : STD_LOGIC; 
  signal user_input_data_20_CEINV_623 : STD_LOGIC; 
  signal user_input_data_12_DYMUX_624 : STD_LOGIC; 
  signal user_input_data_12_CLKINV_625 : STD_LOGIC; 
  signal user_input_data_12_CEINV_626 : STD_LOGIC; 
  signal user_input_data_21_DYMUX_627 : STD_LOGIC; 
  signal user_input_data_21_CLKINV_628 : STD_LOGIC; 
  signal user_input_data_21_CEINV_629 : STD_LOGIC; 
  signal user_input_data_13_DYMUX_630 : STD_LOGIC; 
  signal user_input_data_13_CLKINV_631 : STD_LOGIC; 
  signal user_input_data_13_CEINV_632 : STD_LOGIC; 
  signal user_input_data_30_DYMUX_633 : STD_LOGIC; 
  signal user_input_data_30_CLKINV_634 : STD_LOGIC; 
  signal user_input_data_30_CEINV_635 : STD_LOGIC; 
  signal user_input_data_22_DYMUX_636 : STD_LOGIC; 
  signal user_input_data_22_CLKINV_637 : STD_LOGIC; 
  signal user_input_data_22_CEINV_638 : STD_LOGIC; 
  signal user_input_data_14_DYMUX_639 : STD_LOGIC; 
  signal user_input_data_14_CLKINV_640 : STD_LOGIC; 
  signal user_input_data_14_CEINV_641 : STD_LOGIC; 
  signal user_input_data_31_DYMUX_642 : STD_LOGIC; 
  signal user_input_data_31_CLKINV_643 : STD_LOGIC; 
  signal user_input_data_31_CEINV_644 : STD_LOGIC; 
  signal user_input_data_23_DYMUX_645 : STD_LOGIC; 
  signal user_input_data_23_CLKINV_646 : STD_LOGIC; 
  signal user_input_data_23_CEINV_647 : STD_LOGIC; 
  signal user_input_data_15_DYMUX_648 : STD_LOGIC; 
  signal user_input_data_15_CLKINV_649 : STD_LOGIC; 
  signal user_input_data_15_CEINV_650 : STD_LOGIC; 
  signal user_input_data_24_DYMUX_651 : STD_LOGIC; 
  signal user_input_data_24_CLKINV_652 : STD_LOGIC; 
  signal user_input_data_24_CEINV_653 : STD_LOGIC; 
  signal user_input_data_16_DYMUX_654 : STD_LOGIC; 
  signal user_input_data_16_CLKINV_655 : STD_LOGIC; 
  signal user_input_data_16_CEINV_656 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0015 : STD_LOGIC; 
  signal user_input_data_25_DYMUX_657 : STD_LOGIC; 
  signal user_input_data_25_CLKINV_658 : STD_LOGIC; 
  signal user_input_data_25_CEINV_659 : STD_LOGIC; 
  signal user_input_data_17_DYMUX_660 : STD_LOGIC; 
  signal user_input_data_17_CLKINV_661 : STD_LOGIC; 
  signal user_input_data_17_CEINV_662 : STD_LOGIC; 
  signal user_input_data_26_DYMUX_663 : STD_LOGIC; 
  signal user_input_data_26_CLKINV_664 : STD_LOGIC; 
  signal user_input_data_26_CEINV_665 : STD_LOGIC; 
  signal user_input_data_18_DYMUX_666 : STD_LOGIC; 
  signal user_input_data_18_CLKINV_667 : STD_LOGIC; 
  signal user_input_data_18_CEINV_668 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0016 : STD_LOGIC; 
  signal user_input_data_27_DYMUX_669 : STD_LOGIC; 
  signal user_input_data_27_CLKINV_670 : STD_LOGIC; 
  signal user_input_data_27_CEINV_671 : STD_LOGIC; 
  signal user_input_data_19_DYMUX_672 : STD_LOGIC; 
  signal user_input_data_19_CLKINV_673 : STD_LOGIC; 
  signal user_input_data_19_CEINV_674 : STD_LOGIC; 
  signal user_input_data_28_DYMUX_675 : STD_LOGIC; 
  signal user_input_data_28_CLKINV_676 : STD_LOGIC; 
  signal user_input_data_28_CEINV_677 : STD_LOGIC; 
  signal user_input_data_29_DYMUX_678 : STD_LOGIC; 
  signal user_input_data_29_CLKINV_679 : STD_LOGIC; 
  signal user_input_data_29_CEINV_680 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_681 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_682 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_683 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_684 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_685 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_DXMUX_686 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_687 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_688 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_689 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_N362 : STD_LOGIC; 
  signal system_controller_inst_Ker0_SW1_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_DXMUX_690 : STD_LOGIC; 
  signal system_controller_inst_next_input_data_11_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N20_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_CLKINV_691 : STD_LOGIC; 
  signal pc_data_o_0_OBUF_692 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_693 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_694 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_695 : STD_LOGIC; 
  signal system_controller_inst_N197 : STD_LOGIC; 
  signal system_controller_inst_N13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_696 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_697 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_698 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_699 : STD_LOGIC; 
  signal system_controller_inst_n0057_7_4_1_700 : STD_LOGIC; 
  signal system_controller_inst_N23_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N233 : STD_LOGIC; 
  signal system_controller_inst_N15_pack_1 : STD_LOGIC; 
  signal pc_data_o_2_OBUF_701 : STD_LOGIC; 
  signal pc_data_o_3_OBUF_702 : STD_LOGIC; 
  signal pc_data_o_10_OBUF_703 : STD_LOGIC; 
  signal system_controller_inst_N35_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N367 : STD_LOGIC; 
  signal system_controller_inst_N36_pack_1 : STD_LOGIC; 
  signal pc_data_o_4_OBUF_704 : STD_LOGIC; 
  signal system_controller_inst_n0056_0_16_SW0_2_705 : STD_LOGIC; 
  signal pc_data_o_5_OBUF_706 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_707 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_708 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_709 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_711 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_712 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_713 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_714 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_715 : STD_LOGIC; 
  signal pc_data_o_6_OBUF_716 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_717 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_718 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_719 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_DXMUX_720 : STD_LOGIC; 
  signal system_controller_inst_n0057_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N260_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_CLKINV_721 : STD_LOGIC; 
  signal pc_data_o_7_OBUF_722 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1 : STD_LOGIC; 
  signal pc_data_o_8_OBUF_723 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_DYMUX_724 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_CLKINV_725 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DYMUX_726 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_727 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_DYMUX_728 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_CLKINV_729 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_730 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_731 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_732 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_DYMUX_733 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_CLKINV_734 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_DYMUX_735 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_CLKINV_736 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_6_DYMUX_737 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_6_CLKINV_738 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_DYMUX_739 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_CLKINV_740 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_741 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_742 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_743 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_8_DYMUX_744 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_8_CLKINV_745 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_DYMUX_746 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_SRFFMUX_747 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CLKINV_748 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CEINV_749 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_750 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_751 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_752 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_753 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_754 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_755 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_756 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_757 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_758 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_759 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_760 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_761 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_DXMUX_762 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_DYMUX_763 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_764 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_765 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_766 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_767 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_768 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_769 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_770 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_771 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_DYMUX_772 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_CLKINV_773 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_DYMUX_774 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_DYMUX_775 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CLKINV_776 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_DYMUX_777 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CLKINV_778 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CEINV_779 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_DXMUX_780 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_781 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_782 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_783 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_784 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_785 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_786 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_787 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_788 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_DYMUX_789 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal pc_data_o_20_OBUF_790 : STD_LOGIC; 
  signal pc_data_o_12_OBUF_791 : STD_LOGIC; 
  signal pc_data_o_21_OBUF_792 : STD_LOGIC; 
  signal pc_data_o_13_OBUF_793 : STD_LOGIC; 
  signal pc_data_o_14_OBUF_794 : STD_LOGIC; 
  signal pc_data_o_15_OBUF_795 : STD_LOGIC; 
  signal system_controller_inst_N131 : STD_LOGIC; 
  signal pc_data_o_16_OBUF_796 : STD_LOGIC; 
  signal pc_data_o_17_OBUF_797 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_DYMUX_798 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_SRFFMUX_799 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst90_1_CLKINV_800 : STD_LOGIC; 
  signal pc_data_o_18_OBUF_801 : STD_LOGIC; 
  signal pc_data_o_19_OBUF_802 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_803 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_804 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_DXMUX_805 : STD_LOGIC; 
  signal system_controller_inst_n0057_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N341_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_CLKINV_806 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_807 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_808 : STD_LOGIC; 
  signal system_controller_inst_N18 : STD_LOGIC; 
  signal system_controller_inst_N371_pack_1 : STD_LOGIC; 
  signal burst_done_DYMUX_809 : STD_LOGIC; 
  signal burst_done_CLKINV_810 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_811 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_812 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_813 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_814 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_815 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_816 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_817 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DYMUX_818 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_819 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DYMUX_820 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_821 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_DYMUX_822 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_SRFFMUX_823 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_DXMUX_824 : STD_LOGIC; 
  signal system_controller_inst_n0057_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N14_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_CLKINV_825 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_826 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_DYMUX_827 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_SRFFMUX_828 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_DYMUX_829 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_SRFFMUX_830 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_831 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_832 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_833 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_834 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_835 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_836 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_837 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_838 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_839 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_840 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_841 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_842 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_843 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_844 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_845 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_846 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_847 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_848 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_849 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_850 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_851 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_852 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_853 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_854 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_855 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_856 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_857 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_858 : STD_LOGIC; 
  signal system_controller_inst_N27 : STD_LOGIC; 
  signal system_controller_inst_Ker27_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_n0058 : STD_LOGIC; 
  signal system_controller_inst_N84_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_859 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_860 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_861 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_862 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_863 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_864 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_865 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_866 : STD_LOGIC; 
  signal system_controller_inst_N71 : STD_LOGIC; 
  signal system_controller_inst_Ker71_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_867 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_868 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_869 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_870 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_871 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_DYMUX_872 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_CLKINV_873 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_DYMUX_874 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_CLKINV_875 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_DYMUX_876 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_CLKINV_877 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_DYMUX_878 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CLKINV_879 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_DYMUX_880 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CLKINV_881 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CEINV_882 : STD_LOGIC; 
  signal system_controller_inst_N311 : STD_LOGIC; 
  signal system_controller_inst_Ker311_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_883 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_DYMUX_884 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_SRFFMUX_885 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_886 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_887 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_888 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_DYMUX_889 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CLKINV_890 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_DYMUX_891 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CEINV_892 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_DYMUX_893 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CLKINV_894 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CEINV_895 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DYMUX_896 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_897 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_898 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_DYMUX_899 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CEINV_900 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_DYMUX_901 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_DXMUX_902 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N62_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_CLKINV_903 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_904 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_905 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_906 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_907 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_908 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_909 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_910 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_911 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_912 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_DYMUX_913 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_SRFFMUX_914 : STD_LOGIC; 
  signal mem_interface_top_inst_sys_rst_1_CLKINV_915 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DYMUX_916 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_917 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_918 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_919 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_920 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_921 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_922 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_923 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_924 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_925 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_926 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_927 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_DXMUX_928 : STD_LOGIC; 
  signal system_controller_inst_next_addr_9_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_CLKINV_929 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DYMUX_930 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_931 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DYMUX_932 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_933 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_934 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_935 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_divRst : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_936 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_937 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_938 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_939 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_940 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_941 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_942 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_943 : STD_LOGIC; 
  signal user_input_address_3_DYMUX_944 : STD_LOGIC; 
  signal user_input_address_3_CLKINV_945 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_946 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_947 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_948 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_949 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_950 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_951 : STD_LOGIC; 
  signal user_input_address_8_DYMUX_952 : STD_LOGIC; 
  signal user_input_address_8_CLKINV_953 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_954 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_955 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_956 : STD_LOGIC; 
  signal user_input_address_9_DYMUX_957 : STD_LOGIC; 
  signal user_input_address_9_CLKINV_958 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_959 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_960 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_961 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_962 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_963 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_964 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_965 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_966 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_967 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_968 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_969 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_n0011 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_970 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_971 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_972 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_973 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_DYMUX_974 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CEINV_975 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_DYMUX_976 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CLKINV_977 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CEINV_978 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_DYMUX_979 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CEINV_980 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_981 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_982 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_983 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_984 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_985 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_DYMUX_986 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_987 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_988 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_989 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_990 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_991 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_992 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_DXMUX_993 : STD_LOGIC; 
  signal system_controller_inst_n0057_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N222_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_CLKINV_994 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_995 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_996 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_DXMUX_997 : STD_LOGIC; 
  signal system_controller_inst_n0057_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N232_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_CLKINV_998 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_DYMUX_999 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CLKINV_1000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1004 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_DYMUX_1005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CEINV_1006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_DYMUX_1007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CLKINV_1008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CEINV_1009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_DYMUX_1010 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CEINV_1011 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_DYMUX_1012 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_DXMUX_1013 : STD_LOGIC; 
  signal system_controller_inst_n0057_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N219_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_CLKINV_1014 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1015 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1016 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1017 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1024 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_1025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_1026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_10_DYMUX_1027 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_10_CLKINV_1028 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_10_CEINV_1029 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_12_DYMUX_1030 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_12_CLKINV_1031 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_12_CEINV_1032 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_13_DYMUX_1033 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_13_CLKINV_1034 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_13_CEINV_1035 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_1036 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_1037 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_1038 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_1039 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1040 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1041 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1042 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1043 : STD_LOGIC; 
  signal system_controller_inst_N103 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_30_DYMUX_1044 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_30_CLKINV_1045 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_30_CEINV_1046 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_22_DYMUX_1047 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_22_CLKINV_1048 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_22_CEINV_1049 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_14_DYMUX_1050 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_14_CLKINV_1051 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_14_CEINV_1052 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_31_DYMUX_1053 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_31_CLKINV_1054 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_31_CEINV_1055 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_23_DYMUX_1056 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_23_CLKINV_1057 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_23_CEINV_1058 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_24_DYMUX_1059 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_24_CLKINV_1060 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_24_CEINV_1061 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_16_DYMUX_1062 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_16_CLKINV_1063 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_16_CEINV_1064 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_25_DYMUX_1065 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_25_CLKINV_1066 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_25_CEINV_1067 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_17_DYMUX_1068 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_17_CLKINV_1069 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_17_CEINV_1070 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_10_DYMUX_1071 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_10_CLKINV_1072 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_10_CEINV_1073 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_26_DYMUX_1074 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_26_CLKINV_1075 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_26_CEINV_1076 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_18_DYMUX_1077 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_18_CLKINV_1078 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_18_CEINV_1079 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_11_DYMUX_1080 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_11_CLKINV_1081 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_11_CEINV_1082 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_27_DYMUX_1083 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_27_CLKINV_1084 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_27_CEINV_1085 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_19_DYMUX_1086 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_19_CLKINV_1087 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_19_CEINV_1088 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_12_DYMUX_1089 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_12_CLKINV_1090 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_12_CEINV_1091 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_28_DYMUX_1092 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_28_CLKINV_1093 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_28_CEINV_1094 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_13_DYMUX_1095 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_13_CLKINV_1096 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_13_CEINV_1097 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_29_DYMUX_1098 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_29_CLKINV_1099 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_29_CEINV_1100 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_30_DYMUX_1101 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_30_CLKINV_1102 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_30_CEINV_1103 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_22_DYMUX_1104 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_22_CLKINV_1105 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_22_CEINV_1106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_DYMUX_1107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_31_DYMUX_1108 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_31_CLKINV_1109 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_31_CEINV_1110 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_23_DYMUX_1111 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_23_CLKINV_1112 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_23_CEINV_1113 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_24_DYMUX_1114 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_24_CLKINV_1115 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_24_CEINV_1116 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_16_DYMUX_1117 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_16_CLKINV_1118 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_16_CEINV_1119 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_25_DYMUX_1120 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_25_CLKINV_1121 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_25_CEINV_1122 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_17_DYMUX_1123 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_17_CLKINV_1124 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_17_CEINV_1125 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_26_DYMUX_1126 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_26_CLKINV_1127 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_26_CEINV_1128 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_18_DYMUX_1129 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_18_CLKINV_1130 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_18_CEINV_1131 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DYMUX_1132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1134 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_27_DYMUX_1135 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_27_CLKINV_1136 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_27_CEINV_1137 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_19_DYMUX_1138 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_19_CLKINV_1139 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_19_CEINV_1140 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_28_DYMUX_1141 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_28_CLKINV_1142 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_28_CEINV_1143 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_29_DYMUX_1144 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_29_CLKINV_1145 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_29_CEINV_1146 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_DXMUX_1147 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_n0043_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_CLKINV_1148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1149 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1150 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1151 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1152 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1153 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1154 : STD_LOGIC; 
  signal user_config_register1_1_DYMUX_1155 : STD_LOGIC; 
  signal user_config_register1_1_CLKINV_1156 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1157 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1158 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1159 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1160 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1161 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1162 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1163 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1164 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1165 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_DYMUX_1166 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1167 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1168 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1170 : STD_LOGIC; 
  signal user_config_register2_9_DYMUX_1171 : STD_LOGIC; 
  signal user_config_register2_9_CLKINV_1172 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1173 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1174 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal user_config_register1_5_DYMUX_1175 : STD_LOGIC; 
  signal user_config_register1_5_CLKINV_1176 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1177 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1178 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1179 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1180 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_DXMUX_1181 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_CLKINVNOT : STD_LOGIC; 
  signal user_config_register2_2_DYMUX_1182 : STD_LOGIC; 
  signal user_config_register2_2_CLKINV_1183 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1185 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_DYMUX_1186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1188 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_DYMUX_1189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1191 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_DXMUX_1192 : STD_LOGIC; 
  signal system_controller_inst_n0057_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N230_pack_1 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_CLKINV_1193 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1194 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1195 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1196 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1197 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1198 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1199 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1200 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1204 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1205 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1206 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1208 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1209 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1211 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_DXMUX_1212 : STD_LOGIC; 
  signal system_controller_inst_n0056_0_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N163_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_CLKINV_1213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_1214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_1215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_1216 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_DXMUX_1217 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_DYMUX_1218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N5 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1227 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1228 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1229 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1230 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1249 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1256 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1271 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1272 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1273 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1274 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1275 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1276 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1277 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1278 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1279 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1280 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1281 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1282 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1283 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1284 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1285 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1286 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1287 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1288 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1289 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1290 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1291 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1292 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1293 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1294 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1295 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1296 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1297 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1298 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1299 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1300 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1301 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1302 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1303 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1304 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1305 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1306 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1307 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1308 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1309 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1310 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1311 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1312 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1313 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1314 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1315 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1316 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1317 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1318 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1319 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1320 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1321 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1322 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1323 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1324 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1325 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1326 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1327 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1328 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1329 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1330 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1331 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1332 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Result_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1333 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1334 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1335 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1336 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1337 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1338 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1339 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1340 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1341 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1342 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1343 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1344 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1345 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1346 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1347 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1348 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1349 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1350 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1351 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1353 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1354 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1355 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1356 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1357 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1358 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1359 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1360 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1361 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1362 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1363 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1364 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1365 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1366 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1367 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1369 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1370 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1371 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1372 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1373 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1374 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1375 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1376 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1377 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1378 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1379 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1380 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1381 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1382 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1383 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1385 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1386 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1387 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1388 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1389 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1390 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1391 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1392 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1393 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1394 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1395 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1396 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1397 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1398 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1399 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1400 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1401 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1402 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1403 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1404 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1405 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1406 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N170 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1407 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N1711 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1443 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1444 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1445 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1446 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1447 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1448 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1449 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1450 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1451 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1452 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1453 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1454 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1456 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1457 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1458 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1459 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1460 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1461 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1462 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1463 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1464 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1465 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1466 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1467 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1468 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1469 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1470 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1472 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1473 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1474 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1475 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1476 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1477 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1478 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1479 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1480 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1481 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1482 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1483 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1484 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1485 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1486 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1488 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_G : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1489 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1490 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1491 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1492 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1493 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1494 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1495 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1496 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_F : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1497 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1498 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1499 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1500 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1501 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1502 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1503 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1504 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1505 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1506 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1507 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1508 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1509 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1510 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1511 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1512 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1513 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1514 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1515 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1516 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1517 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1518 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1519 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1520 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1521 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1522 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1523 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1524 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1525 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1526 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1527 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1528 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1529 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1530 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1531 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1532 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1533 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1534 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1535 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1536 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1537 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1538 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1539 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1540 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1541 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1542 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1543 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1544 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1545 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1546 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1548 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1549 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1550 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1551 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1552 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1553 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1554 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1557 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1559 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1560 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1561 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1569 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1573 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1576 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1577 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1578 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1579 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1580 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1581 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1582 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1583 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1584 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1585 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1586 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1587 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1588 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1589 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1590 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1591 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1593 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1594 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1595 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1596 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1597 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1599 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1601 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1602 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1603 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1605 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1606 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1607 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1608 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1609 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1611 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1613 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1616 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1617 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1618 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1619 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1622 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1623 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1625 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1626 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1627 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1628 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1629 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1630 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1631 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1632 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1633 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1636 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1637 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1638 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1639 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1641 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1643 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1644 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1646 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1647 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1648 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1649 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1650 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1651 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1653 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1656 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1657 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1658 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1659 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1660 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1661 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1662 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1663 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1664 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1665 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1666 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1667 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1668 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1669 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1670 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1671 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1672 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1673 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1674 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1675 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1676 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1677 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1678 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1679 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1680 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1681 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1682 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1683 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1684 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1685 : STD_LOGIC; 
  signal ddr2_dqs_n_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_1_T : STD_LOGIC; 
  signal led_o_0_O : STD_LOGIC; 
  signal led_o_1_O : STD_LOGIC; 
  signal led_o_2_O : STD_LOGIC; 
  signal ddr2_dq_0_T : STD_LOGIC; 
  signal ddr2_dq_0_INBUF : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK2INV_1686 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_0_T : STD_LOGIC; 
  signal ddr2_dqs_0_INBUF : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK2INV_1687 : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_10_O : STD_LOGIC; 
  signal ddr2_dq_1_T : STD_LOGIC; 
  signal ddr2_dq_1_INBUF : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK2INV_1688 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_address_11_O : STD_LOGIC; 
  signal ddr2_address_12_O : STD_LOGIC; 
  signal ddr2_dq_12_T : STD_LOGIC; 
  signal ddr2_dq_12_INBUF : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK2INV_1689 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal mreset_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_T : STD_LOGIC; 
  signal ddr2_dq_2_INBUF : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK2INV_1690 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_1_T : STD_LOGIC; 
  signal ddr2_dqs_1_INBUF : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK2INV_1691 : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_3_T : STD_LOGIC; 
  signal ddr2_dq_3_INBUF : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK2INV_1692 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_13_T : STD_LOGIC; 
  signal ddr2_dq_13_INBUF : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK2INV_1693 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_4_T : STD_LOGIC; 
  signal ddr2_dq_4_INBUF : STD_LOGIC; 
  signal ddr2_address_0_O : STD_LOGIC; 
  signal ddr2_address_1_O : STD_LOGIC; 
  signal ddr2_address_2_O : STD_LOGIC; 
  signal ddr2_address_3_O : STD_LOGIC; 
  signal ddr2_address_4_O : STD_LOGIC; 
  signal ddr2_address_5_O : STD_LOGIC; 
  signal ddr2_address_6_O : STD_LOGIC; 
  signal ddr2_address_7_O : STD_LOGIC; 
  signal ddr2_address_8_O : STD_LOGIC; 
  signal ddr2_address_9_O : STD_LOGIC; 
  signal ddr2_cke_O : STD_LOGIC; 
  signal ddr2_csb_O : STD_LOGIC; 
  signal ddr2_ODT0_O : STD_LOGIC; 
  signal ddr2_web_O : STD_LOGIC; 
  signal ddr2_dq_10_T : STD_LOGIC; 
  signal ddr2_dq_10_INBUF : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK2INV_1694 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OTCLK2INV_1695 : STD_LOGIC; 
  signal ddr2_dq_11_T : STD_LOGIC; 
  signal ddr2_dq_11_INBUF : STD_LOGIC; 
  signal pc_data_o_12_O : STD_LOGIC; 
  signal pc_data_o_20_O : STD_LOGIC; 
  signal pc_data_o_13_O : STD_LOGIC; 
  signal pc_data_o_21_O : STD_LOGIC; 
  signal pc_data_o_14_O : STD_LOGIC; 
  signal pc_data_o_15_O : STD_LOGIC; 
  signal pc_data_o_16_O : STD_LOGIC; 
  signal pc_data_o_17_O : STD_LOGIC; 
  signal pc_data_o_18_O : STD_LOGIC; 
  signal pc_data_o_19_O : STD_LOGIC; 
  signal ddr2_dq_9_T : STD_LOGIC; 
  signal ddr2_dq_9_INBUF : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK2INV_1696 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal pc_data_o_0_O : STD_LOGIC; 
  signal pc_data_o_1_O : STD_LOGIC; 
  signal pc_data_o_2_O : STD_LOGIC; 
  signal pc_data_o_3_O : STD_LOGIC; 
  signal pc_data_o_4_O : STD_LOGIC; 
  signal pc_data_o_5_O : STD_LOGIC; 
  signal pc_data_o_6_O : STD_LOGIC; 
  signal pc_data_o_7_O : STD_LOGIC; 
  signal pc_data_o_8_O : STD_LOGIC; 
  signal pc_data_o_9_O : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK2INV_1697 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal rst_dqs_div_O : STD_LOGIC; 
  signal rst_dqs_div_INBUF : STD_LOGIC; 
  signal ddr2_dq_5_T : STD_LOGIC; 
  signal ddr2_dq_5_INBUF : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK2INV_1698 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_14_T : STD_LOGIC; 
  signal ddr2_dq_14_INBUF : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK2INV_1699 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal brefclk_p_i_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_T : STD_LOGIC; 
  signal ddr2_dq_6_INBUF : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK2INV_1700 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_7_T : STD_LOGIC; 
  signal ddr2_dq_7_INBUF : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK2INV_1701 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_0_DIFFO_OUT : STD_LOGIC; 
  signal ddr2_dqs_n_0_T : STD_LOGIC; 
  signal ddr2_casb_O : STD_LOGIC; 
  signal ddr2_dq_15_T : STD_LOGIC; 
  signal ddr2_dq_15_INBUF : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK2INV_1702 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dq_8_T : STD_LOGIC; 
  signal ddr2_dq_8_INBUF : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK2INV_1703 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal pc_data_o_10_O : STD_LOGIC; 
  signal pc_data_o_11_O : STD_LOGIC; 
  signal ddr2_rasb_O : STD_LOGIC; 
  signal ddr2_ba_0_O : STD_LOGIC; 
  signal ddr2_ba_1_O : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKFB_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV_S_INVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1704 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1705 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1706 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1707 : STD_LOGIC; 
  signal clk1_for_logic_S_INVNOT : STD_LOGIC; 
  signal clk1_for_logic_I0_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DXMUX_1708 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_1709 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_1710 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_1711 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DXMUX_1712 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DYMUX_1713 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_SRFFMUX_1714 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_CLKINV_1715 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_1716 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_1717 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_1718 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_1719 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_1720 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_1721 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_1722 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_1723 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_1724 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_1725 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_1726 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_1727 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_1728 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_1729 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_1730 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_1731 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_1732 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_1733 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_1734 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_1735 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_1736 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_1737 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_1738 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_1739 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_1740 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_1741 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_1742 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_1743 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_1744 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_1745 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_1746 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_1747 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_1748 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_1749 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_1750 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DXMUX_1751 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_1752 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_1753 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_1754 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_1755 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_1756 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_1757 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_1758 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_1759 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_1760 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_1761 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_1762 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_1763 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_1764 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_1765 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_1766 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DXMUX_1767 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_1768 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_1769 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_1770 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_1771 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_1772 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_1773 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_1774 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_1775 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_1776 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_1777 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_1778 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_1779 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_1780 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_1781 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_1782 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_1783 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_1784 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_1785 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_1786 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DXMUX_1787 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DYMUX_1788 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_SRFFMUX_1789 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CLKINV_1790 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CEINV_1791 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_1792 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_1793 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_1794 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_1795 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_1796 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_1797 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_1798 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_1799 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_1800 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DXMUX_1801 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DYMUX_1802 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_SRFFMUX_1803 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CLKINV_1804 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CEINV_1805 : STD_LOGIC; 
  signal system_controller_inst_N11 : STD_LOGIC; 
  signal system_controller_inst_test_count_0_DYMUX_1806 : STD_LOGIC; 
  signal system_controller_inst_Ker1_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_count_0_CLKINV_1807 : STD_LOGIC; 
  signal system_controller_inst_test_count_5_DXMUX_1808 : STD_LOGIC; 
  signal system_controller_inst_Result_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_count_5_DYMUX_1809 : STD_LOGIC; 
  signal system_controller_inst_Result_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_count_5_SRFFMUX_1810 : STD_LOGIC; 
  signal system_controller_inst_test_count_5_CLKINV_1811 : STD_LOGIC; 
  signal system_controller_inst_test_count_1_DXMUX_1812 : STD_LOGIC; 
  signal system_controller_inst_Result_1_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_count_1_DYMUX_1813 : STD_LOGIC; 
  signal system_controller_inst_Result_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_test_count_1_SRFFMUX_1814 : STD_LOGIC; 
  signal system_controller_inst_test_count_1_CLKINV_1815 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_1816 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_1817 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_1818 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_1819 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_1820 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_1821 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_1822 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_1823 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_1824 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_1825 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_1826 : STD_LOGIC; 
  signal system_controller_inst_test_count_2_DXMUX_1827 : STD_LOGIC; 
  signal system_controller_inst_Result_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker29_2_1828 : STD_LOGIC; 
  signal system_controller_inst_test_count_2_CLKINV_1829 : STD_LOGIC; 
  signal pc_data_o_9_OBUF_1830 : STD_LOGIC; 
  signal system_controller_inst_N38 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DXMUX_1831 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DYMUX_1832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_SRFFMUX_1833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CLKINV_1834 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CEINV_1835 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_20_DXMUX_1836 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_20_DYMUX_1837 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_20_SRFFMUX_1838 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_20_CLKINV_1839 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_20_CEINV_1840 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DXMUX_1841 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DYMUX_1842 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_SRFFMUX_1843 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CLKINV_1844 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CEINV_1845 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_1846 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_1847 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_1848 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_1849 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_1850 : STD_LOGIC; 
  signal pc_data_o_1_OBUF_1851 : STD_LOGIC; 
  signal pc_data_o_11_OBUF_1852 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_14_DXMUX_1853 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_14_DYMUX_1854 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_14_SRFFMUX_1855 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_14_CLKINV_1856 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_14_CEINV_1857 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_1858 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_1859 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_1860 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_1861 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_1862 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_1863 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1864 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1865 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1866 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1867 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_1868 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_1869 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_1870 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_1871 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_1872 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1873 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1874 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1875 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_1876 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_1877 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_1878 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_1879 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_1880 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_1881 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_1882 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_1883 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_1884 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_1885 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_1886 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_1887 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_1888 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_1889 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_1890 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_1891 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_1892 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_1893 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_11_DXMUX_1894 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_11_DYMUX_1895 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_11_SRFFMUX_1896 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_11_CLKINV_1897 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_11_CEINV_1898 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_1899 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_1900 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_1901 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_1902 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_1903 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_1904 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_1905 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_1906 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_1907 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_20_DXMUX_1908 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_20_DYMUX_1909 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_20_SRFFMUX_1910 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_20_CLKINV_1911 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_20_CEINV_1912 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_DXMUX_1913 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_SRFFMUX_1914 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CLKINV_1915 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CEINV_1916 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_1917 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DYMUX_1918 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_1919 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_1920 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_1921 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_DYMUX_1922 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_CLKINV_1923 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_DYMUX_1924 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_CLKINV_1925 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_F5MUX_1926 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_BXINV_1927 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1928 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1929 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DXMUX_1930 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DYMUX_1931 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_SRFFMUX_1932 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_CLKINV_1933 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1934 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_DYMUX_1935 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_SRFFMUX_1936 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_CLKINV_1937 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1938 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1939 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DXMUX_1940 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1941 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1942 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1943 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047 : STD_LOGIC; 
  signal user_output_data_10_DXMUX_1944 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1 : STD_LOGIC; 
  signal user_output_data_10_DYMUX_1945 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1 : STD_LOGIC; 
  signal user_output_data_10_SRFFMUX_1946 : STD_LOGIC; 
  signal user_output_data_10_CLKINV_1947 : STD_LOGIC; 
  signal user_output_data_10_CEINV_1948 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_1949 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_1950 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_1951 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_1952 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_1953 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_1954 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_1955 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_1956 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_1957 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_1958 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_1959 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_1960 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_1961 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_1962 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_1963 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_1964 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_1965 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_1966 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_1967 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_1968 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_1969 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_1970 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_1971 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_1972 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_1973 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_1974 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_1975 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_1976 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_1977 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_1978 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_1979 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_1980 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_1981 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_1982 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_1983 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_1984 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_1985 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_1986 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_1987 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_1988 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_1989 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_1990 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_1991 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_1992 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_1993 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_1994 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_1995 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_1996 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_1997 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_1998 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_1999 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DXMUX_2001 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_2002 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_2003 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_2004 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_2005 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DXMUX_2006 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DYMUX_2007 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DXMUX_2008 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_2009 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_2010 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_2011 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2012 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2013 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2014 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2015 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2016 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_2017 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_2018 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_2019 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_2020 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_2021 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DXMUX_2022 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DYMUX_2023 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_SRFFMUX_2024 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CLKINV_2025 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CEINV_2026 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2027 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2028 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2029 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2030 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2031 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_DXMUX_2032 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_SRFFMUX_2033 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CLKINV_2034 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CEINV_2035 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DXMUX_2036 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_2037 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_2038 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_2039 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_2040 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DXMUX_2041 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DYMUX_2042 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_CLKINV_2043 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_2044 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DYMUX_2045 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_2046 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_2047 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_2048 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DXMUX_2049 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DYMUX_2050 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_SRFFMUX_2051 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2052 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2053 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2054 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_DXMUX_2055 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_SRFFMUX_2056 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_2057 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_2058 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_2059 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2060 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2061 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2062 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_2063 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_2064 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2065 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2066 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2067 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2068 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2069 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2070 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DXMUX_2071 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_2072 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_2073 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_2074 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_2075 : STD_LOGIC; 
  signal system_controller_inst_N1011 : STD_LOGIC; 
  signal system_controller_inst_N42 : STD_LOGIC; 
  signal user_output_data_20_DXMUX_2076 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1 : STD_LOGIC; 
  signal user_output_data_20_DYMUX_2077 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1 : STD_LOGIC; 
  signal user_output_data_20_SRFFMUX_2078 : STD_LOGIC; 
  signal user_output_data_20_CLKINV_2079 : STD_LOGIC; 
  signal user_output_data_20_CEINV_2080 : STD_LOGIC; 
  signal user_output_data_22_DXMUX_2081 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1 : STD_LOGIC; 
  signal user_output_data_22_DYMUX_2082 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1 : STD_LOGIC; 
  signal user_output_data_22_SRFFMUX_2083 : STD_LOGIC; 
  signal user_output_data_22_CLKINV_2084 : STD_LOGIC; 
  signal user_output_data_22_CEINV_2085 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DXMUX_2086 : STD_LOGIC; 
  signal system_controller_inst_next_addr_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_DYMUX_2087 : STD_LOGIC; 
  signal system_controller_inst_next_addr_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_SRFFMUX_2088 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_5_CLKINV_2089 : STD_LOGIC; 
  signal system_controller_inst_n0057_7_29_1_2090 : STD_LOGIC; 
  signal system_controller_inst_N220 : STD_LOGIC; 
  signal system_controller_inst_N32 : STD_LOGIC; 
  signal system_controller_inst_N254 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_DXMUX_2091 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_DYMUX_2092 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd7_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_SRFFMUX_2093 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd3_CLKINV_2094 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_DXMUX_2095 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_DYMUX_2096 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_SRFFMUX_2097 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd2_CLKINV_2098 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_DXMUX_2099 : STD_LOGIC; 
  signal system_controller_inst_n0056_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_DYMUX_2100 : STD_LOGIC; 
  signal system_controller_inst_n0056_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_SRFFMUX_2101 : STD_LOGIC; 
  signal system_controller_inst_loop_count_3_CLKINV_2102 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_DXMUX_2103 : STD_LOGIC; 
  signal system_controller_inst_n0056_6_pack_1 : STD_LOGIC; 
  signal system_controller_inst_Ker10_2_2104 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_CLKINV_2105 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2106 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2107 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2108 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2109 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2110 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_DXMUX_2111 : STD_LOGIC; 
  signal system_controller_inst_next_addr_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N283 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_CLKINV_2112 : STD_LOGIC; 
  signal system_controller_inst_N112 : STD_LOGIC; 
  signal system_controller_inst_N96 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_DXMUX_2113 : STD_LOGIC; 
  signal system_controller_inst_next_reg3_2_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_DYMUX_2114 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd9_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_SRFFMUX_2115 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_0_CLKINV_2116 : STD_LOGIC; 
  signal system_controller_inst_N34 : STD_LOGIC; 
  signal system_controller_inst_N64 : STD_LOGIC; 
  signal system_controller_inst_N361 : STD_LOGIC; 
  signal system_controller_inst_N321 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_DXMUX_2117 : STD_LOGIC; 
  signal system_controller_inst_n0056_5_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_DYMUX_2118 : STD_LOGIC; 
  signal system_controller_inst_n0056_7_pack_1 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_SRFFMUX_2119 : STD_LOGIC; 
  signal system_controller_inst_loop_count_5_CLKINV_2120 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2121 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2122 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2123 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2124 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2125 : STD_LOGIC; 
  signal system_controller_inst_N37 : STD_LOGIC; 
  signal system_controller_inst_Ker30_2_2126 : STD_LOGIC; 
  signal system_controller_inst_N14_map533 : STD_LOGIC; 
  signal system_controller_inst_N223 : STD_LOGIC; 
  signal system_controller_inst_N369 : STD_LOGIC; 
  signal system_controller_inst_n0056_0_16_1_2127 : STD_LOGIC; 
  signal user_output_data_25_DXMUX_2128 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1 : STD_LOGIC; 
  signal user_output_data_25_DYMUX_2129 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1 : STD_LOGIC; 
  signal user_output_data_25_SRFFMUX_2130 : STD_LOGIC; 
  signal user_output_data_25_CLKINV_2131 : STD_LOGIC; 
  signal user_output_data_25_CEINV_2132 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DXMUX_2133 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_2134 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_2135 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_2136 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_2137 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_2138 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DXMUX_2139 : STD_LOGIC; 
  signal system_controller_inst_next_addr_3_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_DYMUX_2140 : STD_LOGIC; 
  signal system_controller_inst_next_addr_4_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_SRFFMUX_2141 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_3_CLKINV_2142 : STD_LOGIC; 
  signal system_controller_inst_Ker4_map511 : STD_LOGIC; 
  signal system_controller_inst_N14_map527 : STD_LOGIC; 
  signal system_controller_inst_N14_map543 : STD_LOGIC; 
  signal system_controller_inst_N14_map539_pack_1 : STD_LOGIC; 
  signal system_controller_inst_N373 : STD_LOGIC; 
  signal system_controller_inst_N14_map538 : STD_LOGIC; 
  signal system_controller_inst_N121 : STD_LOGIC; 
  signal system_controller_inst_N339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2143 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2144 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2145 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2146 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2147 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2148 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2149 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2150 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2151 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_DXMUX_2152 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_In_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_DYMUX_2153 : STD_LOGIC; 
  signal system_controller_inst_N60_pack_1 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_SRFFMUX_2154 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd6_CLKINV_2155 : STD_LOGIC; 
  signal system_controller_inst_N39 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_2156 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_2157 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_2158 : STD_LOGIC; 
  signal user_output_data_31_DXMUX_2159 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1 : STD_LOGIC; 
  signal user_output_data_31_DYMUX_2160 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1 : STD_LOGIC; 
  signal user_output_data_31_SRFFMUX_2161 : STD_LOGIC; 
  signal user_output_data_31_CLKINV_2162 : STD_LOGIC; 
  signal user_output_data_31_CEINV_2163 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2164 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2165 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2166 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2167 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2168 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DXMUX_2169 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2170 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2171 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2172 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2173 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DXMUX_2174 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DYMUX_2175 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_SRFFMUX_2176 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CLKINV_2177 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CEINVNOT : STD_LOGIC; 
  signal user_output_data_28_DXMUX_2178 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1 : STD_LOGIC; 
  signal user_output_data_28_DYMUX_2179 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1 : STD_LOGIC; 
  signal user_output_data_28_SRFFMUX_2180 : STD_LOGIC; 
  signal user_output_data_28_CLKINV_2181 : STD_LOGIC; 
  signal user_output_data_28_CEINV_2182 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2183 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2184 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2185 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2186 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2187 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DXMUX_2188 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2189 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2190 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2191 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2192 : STD_LOGIC; 
  signal user_input_address_2_DXMUX_2193 : STD_LOGIC; 
  signal user_input_address_2_DYMUX_2194 : STD_LOGIC; 
  signal user_input_address_2_SRFFMUX_2195 : STD_LOGIC; 
  signal user_input_address_2_CLKINV_2196 : STD_LOGIC; 
  signal user_input_address_4_DXMUX_2197 : STD_LOGIC; 
  signal user_input_address_4_DYMUX_2198 : STD_LOGIC; 
  signal user_input_address_4_SRFFMUX_2199 : STD_LOGIC; 
  signal user_input_address_4_CLKINV_2200 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_2201 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_2202 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DXMUX_2203 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_2204 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_2205 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_2206 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DXMUX_2207 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_2208 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_2209 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT : STD_LOGIC; 
  signal user_input_address_6_DYMUX_2210 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0013 : STD_LOGIC; 
  signal user_input_address_6_CLKINV_2211 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_DYMUX_2212 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0021 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_SRFFMUX_2213 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CLKINV_2214 : STD_LOGIC; 
  signal mem_interface_top_inst_wait_200us_CEINV_2215 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0022 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2216 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_n0017 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2217 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2218 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DXMUX_2219 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DYMUX_2220 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_SRFFMUX_2221 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CLKINV_2222 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_2223 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_2224 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_2225 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_2226 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_2227 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_DXMUX_2228 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_DYMUX_2229 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_SRFFMUX_2230 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_1_CLKINV_2231 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_2232 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_2233 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_2234 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_2235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_2236 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_2237 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_2238 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_2239 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_2240 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_2241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DYMUX_2242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_2243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_2244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_2245 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_2246 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_DXMUX_2247 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_DYMUX_2248 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_SRFFMUX_2249 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_18_CLKINV_2250 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2251 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2252 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2253 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT : STD_LOGIC; 
  signal user_command_register_2_DXMUX_2254 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N12 : STD_LOGIC; 
  signal user_command_register_2_DYMUX_2255 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1 : STD_LOGIC; 
  signal user_command_register_2_SRFFMUX_2256 : STD_LOGIC; 
  signal user_command_register_2_CLKINV_2257 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_2258 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_2259 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N157 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_2260 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2261 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2262 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2263 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DXMUX_2264 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N36 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_2265 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n02951_2_2266 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_2267 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_2268 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DYMUX_2269 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_2270 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal user_config_register1_12_DXMUX_2271 : STD_LOGIC; 
  signal user_config_register1_12_DYMUX_2272 : STD_LOGIC; 
  signal user_config_register1_12_SRFFMUX_2273 : STD_LOGIC; 
  signal user_config_register1_12_CLKINV_2274 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_DXMUX_2275 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N155 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_DYMUX_2276 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_SRFFMUX_2277 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_0_CLKINV_2278 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_DXMUX_2279 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_DYMUX_2280 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_SRFFMUX_2281 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_2_CLKINV_2282 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_DXMUX_2283 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_DYMUX_2284 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_SRFFMUX_2285 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_8_CLKINV_2286 : STD_LOGIC; 
  signal user_config_register2_8_DXMUX_2287 : STD_LOGIC; 
  signal user_config_register2_8_DYMUX_2288 : STD_LOGIC; 
  signal user_config_register2_8_SRFFMUX_2289 : STD_LOGIC; 
  signal user_config_register2_8_CLKINV_2290 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_DYMUX_2291 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N590 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_CLKINV_2292 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DXMUX_2293 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_2294 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_2295 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_2296 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DYMUX_2297 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_2298 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2299 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2300 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2301 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_2302 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2303 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2304 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2305 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_7_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_2306 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DYMUX_2307 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_2308 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DXMUX_2309 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_2310 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0243 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_2311 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DXMUX_2312 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0342 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_2313 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N612 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_2314 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2315 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2316 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2317 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2318 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DXMUX_2319 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_2320 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DIG_MUX_2321 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_2322 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DXMUX_2323 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_2324 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_2325 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT : STD_LOGIC; 
  signal auto_ref_req_DXMUX_2326 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350 : STD_LOGIC; 
  signal auto_ref_req_REVUSED_2327 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1 : STD_LOGIC; 
  signal auto_ref_req_SRFFMUX_2328 : STD_LOGIC; 
  signal auto_ref_req_CLKINVNOT : STD_LOGIC; 
  signal auto_ref_req_CEINV_2329 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N71 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N578 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_2330 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_2331 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_2332 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DXMUX_2333 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N01 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2334 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N610 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2335 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2336 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_initialize_memory : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2337 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_DXMUX_2338 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N600 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0235 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_2339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_2340 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_2341 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2342 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2343 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2344 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DXMUX_2345 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_2346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_2347 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_2348 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DYMUX_2349 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_2350 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_DXMUX_2351 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_2352 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N0 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2353 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2354 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2355 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2356 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2357 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2358 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2359 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2360 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_DXMUX_2361 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_4_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0381_2362 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2363 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2364 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2365 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2366 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DXMUX_2367 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2368 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2369 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DXMUX_2370 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_2371 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_2372 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2373 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2374 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N175 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2375 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DXMUX_2376 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_web_cntrl_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DYMUX_2377 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DXMUX_2378 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_2379 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_2380 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_2381 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DYMUX_2382 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_2383 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DXMUX_2384 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N72 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_2385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2386 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_2387 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2388 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_2389 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2390 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0241 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_F5MUX_2391 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N619 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_BXINV_2392 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2393 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N618 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2394 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2395 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_DXMUX_2396 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2397 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_CLKINV_2398 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_2399 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_2400 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_2401 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_2402 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_2404 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_2405 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_2406 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_2407 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_2408 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_2410 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2411 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2412 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2413 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_2414 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_2415 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2416 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2417 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2418 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_2419 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_2420 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N621 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_2421 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DYMUX_2422 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N620 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_2423 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_2424 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DYMUX_2425 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_2426 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N598 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N594 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_F5MUX_2427 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N53 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_BXINV_2428 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2429 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2430 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2431 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2432 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_DYMUX_2433 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2434 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2435 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2436 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2437 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2438 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N339 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2439 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2440 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2441 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0247 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_2442 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_2443 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_2444 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_2445 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DYMUX_2446 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_2447 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2448 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2449 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_2450 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_2451 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_2452 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DXMUX_2453 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_2454 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_2455 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DXMUX_2456 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0245_2457 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_2458 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_2459 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_2460 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0385 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_2461 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_2462 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_2463 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_2464 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_2465 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_2466 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_2467 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_2468 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_2469 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2470 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2471 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2472 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DXMUX_2473 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DYMUX_2474 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_2475 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2476 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2477 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2478 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2479 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2480 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DXMUX_2481 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DYMUX_2482 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_SRFFMUX_2483 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2484 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2485 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2486 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2487 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2489 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2490 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2491 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2492 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2493 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2495 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_2496 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DYMUX_2497 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_2498 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_2499 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_2500 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_2501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_2502 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0248 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_2503 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_2504 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DXMUX_2505 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_2506 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_2507 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0244 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_DYMUX_2508 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_CLKINV_2509 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DXMUX_2510 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_2511 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_2512 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_2513 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_2514 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N615 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_2515 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DYMUX_2516 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N614 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_2517 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_2518 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_2519 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_2520 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_2521 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0250_2522 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2523 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2524 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0242 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2525 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2526 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2527 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2528 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2529 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0378 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2530 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2531 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2532 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2533 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2534 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2535 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N501 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N54 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N6 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DXMUX_2536 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DYMUX_2537 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_CLKINV_2538 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2539 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2540 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2541 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2542 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2543 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N346 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_2544 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_2545 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_2546 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_2547 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_DXMUX_2548 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_2549 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_2550 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2551 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2552 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2553 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2554 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2555 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2556 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2557 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2558 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2559 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2560 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2561 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DXMUX_2562 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DYMUX_2563 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_SRFFMUX_2564 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2565 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2566 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2567 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2568 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DXMUX_2569 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DYMUX_2570 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_SRFFMUX_2571 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_CLKINVNOT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2572 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2573 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2574 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2575 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2576 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O1INV_2577 : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OFF_O2INV_2578 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0_OUTPUT_OTCLK1INV_2579 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O1INV_2580 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OFF_O2INV_2581 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK2INV_2582 : STD_LOGIC; 
  signal ddr2_dm_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O1INV_2583 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OFF_O2INV_2584 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK2INV_2585 : STD_LOGIC; 
  signal ddr2_dm_1_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal rst_dqs_div_IFF_ISELMUX_2586 : STD_LOGIC; 
  signal rst_dqs_div_IFF_LOGIC_ZERO_2587 : STD_LOGIC; 
  signal rst_dqs_div_IFF_IDELMUX_2588 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O1INV_2589 : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OFF_O2INV_2590 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK2INVNOT : STD_LOGIC; 
  signal ddr2_clk0b_OUTPUT_OTCLK1INV_2591 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2592 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2593 : STD_LOGIC; 
  signal ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT : STD_LOGIC; 
  signal system_controller_inst_current_input_data_27_FFY_RSTAND_2594 : STD_LOGIC; 
  signal system_controller_inst_current_reg3_1_FFY_RSTAND_2595 : STD_LOGIC; 
  signal system_controller_inst_col_addr_5_FFX_RSTAND_2596 : STD_LOGIC; 
  signal system_controller_inst_test_count_4_FFX_RSTAND_2597 : STD_LOGIC; 
  signal user_input_data_0_FFY_RSTAND_2598 : STD_LOGIC; 
  signal user_input_data_1_FFY_RSTAND_2599 : STD_LOGIC; 
  signal user_input_data_2_FFY_RSTAND_2600 : STD_LOGIC; 
  signal user_input_data_3_FFY_RSTAND_2601 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O2INV_2602 : STD_LOGIC; 
  signal ddr2_dq_9_OUTPUT_OFF_O1INV_2603 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_0_OUTPUT_OFF_O1INV_2604 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O2INVNOT : STD_LOGIC; 
  signal ddr2_dqs_1_OUTPUT_OFF_O1INV_2605 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2606 : STD_LOGIC; 
  signal ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT : STD_LOGIC; 
  signal system_controller_inst_loop_count_1_FFX_RSTAND_2607 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_10_FFY_RSTAND_2608 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_12_FFY_RSTAND_2609 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_30_FFY_RSTAND_2610 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_22_FFY_RSTAND_2611 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_14_FFY_RSTAND_2612 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_31_FFY_RSTAND_2613 : STD_LOGIC; 
  signal user_input_data_15_FFY_RSTAND_2614 : STD_LOGIC; 
  signal user_input_data_24_FFY_RSTAND_2615 : STD_LOGIC; 
  signal user_input_data_16_FFY_RSTAND_2616 : STD_LOGIC; 
  signal user_input_data_25_FFY_RSTAND_2617 : STD_LOGIC; 
  signal user_input_data_17_FFY_RSTAND_2618 : STD_LOGIC; 
  signal system_controller_inst_current_burst_done_FFY_RSTAND_2619 : STD_LOGIC; 
  signal user_input_data_4_FFY_RSTAND_2620 : STD_LOGIC; 
  signal user_input_data_5_FFY_RSTAND_2621 : STD_LOGIC; 
  signal user_input_data_6_FFY_RSTAND_2622 : STD_LOGIC; 
  signal user_input_data_7_FFY_RSTAND_2623 : STD_LOGIC; 
  signal user_input_data_8_FFY_RSTAND_2624 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_2_FFY_RSTAND_2625 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_4_FFY_RSTAND_2626 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_5_FFY_RSTAND_2627 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_6_FFY_RSTAND_2628 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_7_FFY_RSTAND_2629 : STD_LOGIC; 
  signal system_controller_inst_col_addr_0_FFX_RSTAND_2630 : STD_LOGIC; 
  signal user_input_data_10_FFY_RSTAND_2631 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_8_FFY_RSTAND_2632 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd4_FFY_RSTAND_2633 : STD_LOGIC; 
  signal system_controller_inst_current_reg2_0_FFY_RSTAND_2634 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_FFY_RSTAND_2635 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_FFY_RSTAND_2636 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_FFY_RSTAND_2637 : STD_LOGIC; 
  signal user_input_data_29_FFY_RSTAND_2638 : STD_LOGIC; 
  signal user_input_data_11_FFY_RSTAND_2639 : STD_LOGIC; 
  signal user_input_data_20_FFY_RSTAND_2640 : STD_LOGIC; 
  signal user_input_data_12_FFY_RSTAND_2641 : STD_LOGIC; 
  signal user_input_data_21_FFY_RSTAND_2642 : STD_LOGIC; 
  signal user_input_data_13_FFY_RSTAND_2643 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_FFY_RSTAND_2644 : STD_LOGIC; 
  signal system_controller_inst_loop_count_2_FFX_RSTAND_2645 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_FFY_RSTAND_2646 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_17_FFY_RSTAND_2647 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_26_FFY_RSTAND_2648 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_19_FFY_RSTAND_2649 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_28_FFY_RSTAND_2650 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_29_FFY_RSTAND_2651 : STD_LOGIC; 
  signal user_input_data_9_FFY_RSTAND_2652 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_FFY_RSTAND_2653 : STD_LOGIC; 
  signal burst_done_FFY_RSTAND_2654 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_FFY_RSTAND_2655 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_FFY_RSTAND_2656 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_20_FFY_RSTAND_2657 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_21_FFY_RSTAND_2658 : STD_LOGIC; 
  signal system_controller_inst_col_addr_2_FFX_RSTAND_2659 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_FFY_RSTAND_2660 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_FFY_RSTAND_2661 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_13_FFY_RSTAND_2662 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_30_FFY_RSTAND_2663 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_22_FFY_RSTAND_2664 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_14_FFY_RSTAND_2665 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2666 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_10_FFY_RSTAND_2667 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_12_FFY_RSTAND_2668 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_13_FFY_RSTAND_2669 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_23_FFY_RSTAND_2670 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_15_FFY_RSTAND_2671 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_24_FFY_RSTAND_2672 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_16_FFY_RSTAND_2673 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_25_FFY_RSTAND_2674 : STD_LOGIC; 
  signal user_input_data_26_FFY_RSTAND_2675 : STD_LOGIC; 
  signal user_input_data_18_FFY_RSTAND_2676 : STD_LOGIC; 
  signal user_input_data_27_FFY_RSTAND_2677 : STD_LOGIC; 
  signal user_input_data_19_FFY_RSTAND_2678 : STD_LOGIC; 
  signal user_input_data_28_FFY_RSTAND_2679 : STD_LOGIC; 
  signal user_input_data_30_FFY_RSTAND_2680 : STD_LOGIC; 
  signal user_input_data_22_FFY_RSTAND_2681 : STD_LOGIC; 
  signal user_input_data_14_FFY_RSTAND_2682 : STD_LOGIC; 
  signal user_input_data_31_FFY_RSTAND_2683 : STD_LOGIC; 
  signal user_input_data_23_FFY_RSTAND_2684 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_30_FFY_RSTAND_2685 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_22_FFY_RSTAND_2686 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_FFY_RSTAND_2687 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_31_FFY_RSTAND_2688 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_23_FFY_RSTAND_2689 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_7_FFY_RSTAND_2690 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_8_FFY_RSTAND_2691 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_FFY_RSTAND_2692 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_FFY_RSTAND_2693 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_11_FFX_RSTAND_2694 : STD_LOGIC; 
  signal system_controller_inst_col_addr_7_FFX_RSTAND_2695 : STD_LOGIC; 
  signal system_controller_inst_current_input_data_0_FFY_RSTAND_2696 : STD_LOGIC; 
  signal user_input_address_3_FFY_RSTAND_2697 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_FFY_RSTAND_2698 : STD_LOGIC; 
  signal user_input_address_8_FFY_RSTAND_2699 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_FFY_RSTAND_2700 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_FFY_RSTAND_2701 : STD_LOGIC; 
  signal system_controller_inst_col_addr_4_FFX_RSTAND_2702 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_FFY_RSTAND_2703 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_31_FFY_RSTAND_2704 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_23_FFY_RSTAND_2705 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_24_FFY_RSTAND_2706 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_16_FFY_RSTAND_2707 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_25_FFY_RSTAND_2708 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_FFY_RSTAND_2709 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_FFY_RSTAND_2710 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_FFY_RSTAND_2711 : STD_LOGIC; 
  signal system_controller_inst_col_addr_3_FFX_RSTAND_2712 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_FFY_RSTAND_2713 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_FFY_RSTAND_2714 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_FFY_RSTAND_2715 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_FFY_RSTAND_2716 : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_FFY_SET : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_FFY_SET : STD_LOGIC; 
  signal mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_FFY_SET : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_FFY_RSTAND_2717 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_FFY_RSTAND_2718 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_FFY_RSTAND_2719 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_FFY_RSTAND_2720 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd10_FFX_RSTAND_2721 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_FFY_RSTAND_2722 : STD_LOGIC; 
  signal system_controller_inst_col_addr_1_FFX_RSTAND_2723 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_FFY_RSTAND_2724 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_FFY_RSTAND_2725 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_FFY_RSTAND_2726 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_9_FFX_RSTAND_2727 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_FFY_RSTAND_2728 : STD_LOGIC; 
  signal user_input_address_9_FFY_RSTAND_2729 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_FFY_RSTAND_2730 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_FFY_RSTAND_2731 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_FFY_RSTAND_2732 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_FFY_RSTAND_2733 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_27_FFY_RSTAND_2734 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_19_FFY_RSTAND_2735 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_12_FFY_RSTAND_2736 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_28_FFY_RSTAND_2737 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_13_FFY_RSTAND_2738 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_29_FFY_RSTAND_2739 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_17_FFY_RSTAND_2740 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_10_FFY_RSTAND_2741 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_26_FFY_RSTAND_2742 : STD_LOGIC; 
  signal system_controller_inst_intern_reg0_18_FFY_RSTAND_2743 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_11_FFY_RSTAND_2744 : STD_LOGIC; 
  signal system_controller_inst_current_reg1_11_FFY_RSTAND_2745 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_24_FFY_RSTAND_2746 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_16_FFY_RSTAND_2747 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_25_FFY_RSTAND_2748 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_17_FFY_RSTAND_2749 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_26_FFY_RSTAND_2750 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_FFY_RSTAND_2751 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_18_FFY_RSTAND_2752 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_27_FFY_RSTAND_2753 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_19_FFY_RSTAND_2754 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_28_FFY_RSTAND_2755 : STD_LOGIC; 
  signal system_controller_inst_intern_reg1_29_FFY_RSTAND_2756 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_FFY_RSTAND_2757 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_FFY_RSTAND_2758 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_FFY_RSTAND_2759 : STD_LOGIC; 
  signal user_config_register2_9_FFY_RSTAND_2760 : STD_LOGIC; 
  signal system_controller_inst_current_state_FFd5_FFX_RSTAND_2761 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2762 : STD_LOGIC; 
  signal user_config_register1_1_FFY_RSTAND_2763 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_FFY_RSTAND_2764 : STD_LOGIC; 
  signal user_config_register1_5_FFY_RSTAND_2765 : STD_LOGIC; 
  signal user_config_register2_2_FFY_RSTAND_2766 : STD_LOGIC; 
  signal system_controller_inst_loop_count_0_FFX_RSTAND_2767 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_FFY_RSTAND_2768 : STD_LOGIC; 
  signal system_controller_inst_col_addr_6_FFX_RSTAND_2769 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O2INV_2770 : STD_LOGIC; 
  signal ddr2_dq_10_OUTPUT_OFF_O1INV_2771 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O2INV_2772 : STD_LOGIC; 
  signal ddr2_dq_11_OUTPUT_OFF_O1INV_2773 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O2INV_2774 : STD_LOGIC; 
  signal ddr2_dq_0_OUTPUT_OFF_O1INV_2775 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O2INV_2776 : STD_LOGIC; 
  signal ddr2_dq_1_OUTPUT_OFF_O1INV_2777 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O2INV_2778 : STD_LOGIC; 
  signal ddr2_dq_7_OUTPUT_OFF_O1INV_2779 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O2INV_2780 : STD_LOGIC; 
  signal ddr2_dq_15_OUTPUT_OFF_O1INV_2781 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O2INV_2782 : STD_LOGIC; 
  signal ddr2_dq_8_OUTPUT_OFF_O1INV_2783 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O2INV_2784 : STD_LOGIC; 
  signal ddr2_dq_4_OUTPUT_OFF_O1INV_2785 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O2INV_2786 : STD_LOGIC; 
  signal ddr2_dq_5_OUTPUT_OFF_O1INV_2787 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O2INV_2788 : STD_LOGIC; 
  signal ddr2_dq_14_OUTPUT_OFF_O1INV_2789 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O2INV_2790 : STD_LOGIC; 
  signal ddr2_dq_6_OUTPUT_OFF_O1INV_2791 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O2INV_2792 : STD_LOGIC; 
  signal ddr2_dq_12_OUTPUT_OFF_O1INV_2793 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O2INV_2794 : STD_LOGIC; 
  signal ddr2_dq_2_OUTPUT_OFF_O1INV_2795 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O2INV_2796 : STD_LOGIC; 
  signal ddr2_dq_3_OUTPUT_OFF_O1INV_2797 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O2INV_2798 : STD_LOGIC; 
  signal ddr2_dq_13_OUTPUT_OFF_O1INV_2799 : STD_LOGIC; 
  signal system_controller_inst_test_count_2_FFX_RSTAND_2800 : STD_LOGIC; 
  signal system_controller_inst_test_count_0_FFY_RSTAND_2801 : STD_LOGIC; 
  signal system_controller_inst_loop_count_6_FFX_RSTAND_2802 : STD_LOGIC; 
  signal system_controller_inst_current_input_address_2_FFX_RSTAND_2803 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_FFY_RSTAND_2804 : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2805 : STD_LOGIC; 
  signal user_input_address_6_FFY_RSTAND_2806 : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED : STD_LOGIC; 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_cas_latency : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal system_controller_inst_loop_count : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal system_controller_inst_col_addr : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal system_controller_inst_test_count : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_r : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal user_command_register : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal system_controller_inst_current_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal user_output_data : STD_LOGIC_VECTOR ( 31 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_rising : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal system_controller_inst_current_reg3 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_write_data_falling : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal user_input_data : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_n0254 : STD_LOGIC_VECTOR ( 11 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg : STD_LOGIC_VECTOR ( 10 downto 1 ); 
  signal system_controller_inst_current_input_address : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_mask_f : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_selTap : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_dq : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_burst_length : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_infrastructure_top0_Counter200 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_address_reg : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal system_controller_inst_intern_reg1 : STD_LOGIC_VECTOR ( 31 downto 10 ); 
  signal system_controller_inst_intern_reg0 : STD_LOGIC_VECTOR ( 31 downto 10 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft : STD_LOGIC_VECTOR ( 7 downto 4 ); 
  signal mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1 : STD_LOGIC_VECTOR ( 15 downto 10 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3 : STD_LOGIC_VECTOR ( 15 downto 10 ); 
  signal user_input_address : STD_LOGIC_VECTOR ( 9 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out : STD_LOGIC_VECTOR ( 7 downto 2 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o : STD_LOGIC_VECTOR ( 1 downto 0 ); 
begin
  NlwRenamedSig_IO_rst_dqs_div <= rst_dqs_div;
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_RSTINV : X_INV
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0,
      LOC => "DCM_X0Y1",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKIN_BUF_119,
      CLKFB => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFB_BUF_118,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_RSTINVNOT,
      PSINCDEC => GLOBAL_LOGIC0,
      PSEN => GLOBAL_LOGIC0,
      PSCLK => GLOBAL_LOGIC0,
      CLK0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o,
      CLK90 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK90,
      CLK180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      CLKFX => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_LOCKED,
      PSDONE => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_PSDONE,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o_buf,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKFB_BUF_118
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X0Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST_DV_CLKIN_BUF_119
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV2 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX0S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV2_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0_o_buf
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV2_SINV : X_INV
    generic map(
      LOC => "BUFGMUX0S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV2_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_121,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_120
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X33Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_122,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_F5MUX_121
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_BXINV_122
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_123
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_124
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_213,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_125
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_126
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_127,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X86Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N616,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N617,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_128,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_F5MUX_127
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_BXINV_128
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_129
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_F : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X86Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      O => mem_interface_top_inst_ddr2_top0_controller0_N616
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_131,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_130
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X90Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_133,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N57,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_132,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_F5MUX_131
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_10,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_BXINV_132
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_134
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT
    );
  system_controller_inst_loop_count_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count_1_F5MUX_136,
      O => system_controller_inst_loop_count_1_DXMUX_135
    );
  system_controller_inst_loop_count_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X59Y15"
    )
    port map (
      IA => system_controller_inst_N378,
      IB => system_controller_inst_N379,
      SEL => system_controller_inst_loop_count_1_BXINV_137,
      O => system_controller_inst_loop_count_1_F5MUX_136
    );
  system_controller_inst_loop_count_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_loop_count(1),
      O => system_controller_inst_loop_count_1_BXINV_137
    );
  system_controller_inst_loop_count_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_1_CLKINV_138
    );
  system_controller_inst_n0056_1_30_F : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X59Y15"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_N13,
      ADR2 => system_controller_inst_N39_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_N378
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_139
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_140
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_141
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_142
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_143
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_144
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_145
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_146
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_147
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_148
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_149
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3),
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_150
    );
  mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT
    );
  system_controller_inst_current_input_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_10_DYMUX_151
    );
  system_controller_inst_current_input_data_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_pack_1,
      O => system_controller_inst_next_input_data_10_Q
    );
  system_controller_inst_current_input_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_10_CLKINV_152
    );
  system_controller_inst_current_input_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_12_DYMUX_153
    );
  system_controller_inst_current_input_data_12_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_pack_1,
      O => system_controller_inst_next_input_data_12_Q
    );
  system_controller_inst_current_input_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_12_CLKINV_154
    );
  system_controller_inst_current_input_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_30_DYMUX_155
    );
  system_controller_inst_current_input_data_30_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_pack_1,
      O => system_controller_inst_next_input_data_15_Q
    );
  system_controller_inst_current_input_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_30_CLKINV_156
    );
  system_controller_inst_current_input_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_22_DYMUX_157
    );
  system_controller_inst_current_input_data_22_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_pack_1,
      O => system_controller_inst_next_input_data_0_Q
    );
  system_controller_inst_current_input_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_22_CLKINV_158
    );
  system_controller_inst_current_input_data_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_14_DYMUX_159
    );
  system_controller_inst_current_input_data_14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X69Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_pack_1,
      O => system_controller_inst_next_input_data_14_Q
    );
  system_controller_inst_current_input_data_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_14_CLKINV_160
    );
  system_controller_inst_current_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_31_DYMUX_161
    );
  system_controller_inst_current_input_data_31_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_pack_1,
      O => system_controller_inst_next_input_data_1_Q
    );
  system_controller_inst_current_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_31_CLKINV_162
    );
  system_controller_inst_current_input_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_27_DYMUX_163
    );
  system_controller_inst_current_input_data_27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X68Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_pack_1,
      O => system_controller_inst_next_input_data_19_Q
    );
  system_controller_inst_current_input_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_27_CLKINV_164
    );
  user_output_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1,
      O => user_output_data_11_DYMUX_165
    );
  user_output_data_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_11_SRFFMUX_166
    );
  user_output_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_11_CLKINV_167
    );
  user_output_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_11_CEINV_168
    );
  user_output_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1,
      O => user_output_data_12_DYMUX_169
    );
  user_output_data_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_12_SRFFMUX_170
    );
  user_output_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_12_CLKINV_171
    );
  user_output_data_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_12_CEINV_172
    );
  user_output_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1,
      O => user_output_data_21_DYMUX_173
    );
  user_output_data_21_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_21_SRFFMUX_174
    );
  user_output_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_21_CLKINV_175
    );
  user_output_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_21_CEINV_176
    );
  user_output_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1,
      O => user_output_data_13_DYMUX_177
    );
  user_output_data_13_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_13_SRFFMUX_178
    );
  user_output_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_13_CLKINV_179
    );
  user_output_data_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_13_CEINV_180
    );
  user_output_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1,
      O => user_output_data_30_DYMUX_181
    );
  user_output_data_30_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_30_SRFFMUX_182
    );
  user_output_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_30_CLKINV_183
    );
  user_output_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_30_CEINV_184
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X90Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_11,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_rt_133
    );
  led_o_0_OBUF_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_0_OBUF_F5MUX_186,
      O => led_o_0_OBUF_DXMUX_185
    );
  led_o_0_OBUF_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X82Y2"
    )
    port map (
      IA => led_o_0_OBUF_G,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N55,
      SEL => led_o_0_OBUF_BXINV_187,
      O => led_o_0_OBUF_F5MUX_186
    );
  led_o_0_OBUF_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => led_o_0_OBUF_BXINV_187
    );
  led_o_0_OBUF_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => led_o_0_OBUF_CLKINVNOT
    );
  system_controller_inst_N101_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N101_F5MUX_188,
      O => system_controller_inst_N101
    );
  system_controller_inst_N101_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X58Y17"
    )
    port map (
      IA => system_controller_inst_N380,
      IB => system_controller_inst_N381,
      SEL => system_controller_inst_N101_BXINV_189,
      O => system_controller_inst_N101_F5MUX_188
    );
  system_controller_inst_N101_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N13,
      O => system_controller_inst_N101_BXINV_189
    );
  system_controller_inst_Ker1011_G : X_LUT4
    generic map(
      INIT => X"EAFF",
      LOC => "SLICE_X58Y17"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N112_0,
      ADR2 => system_controller_inst_N27_0,
      ADR3 => system_controller_inst_N311_0,
      O => system_controller_inst_N381
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_191,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_190
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X91Y13"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N58,
      IB => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_192,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_193,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_F5MUX_191
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_BXINV_193
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_194
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_197,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_199,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_198,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_F5MUX_197
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_BXINV_198
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_200
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_201
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_202
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_204,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_203
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X23Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_205,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_F5MUX_204
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_BXINV_205
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_F : X_LUT4
    generic map(
      INIT => X"FA8A",
      LOC => "SLICE_X23Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N836
    );
  system_controller_inst_col_addr_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_col_addr_5_F5MUX_210,
      O => system_controller_inst_col_addr_5_DXMUX_209
    );
  system_controller_inst_col_addr_5_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X57Y6"
    )
    port map (
      IA => system_controller_inst_N384,
      IB => system_controller_inst_N385,
      SEL => system_controller_inst_col_addr_5_BXINV_211,
      O => system_controller_inst_col_addr_5_F5MUX_210
    );
  system_controller_inst_col_addr_5_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_col_addr(5),
      O => system_controller_inst_col_addr_5_BXINV_211
    );
  system_controller_inst_col_addr_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_5_CLKINV_212
    );
  system_controller_inst_n0057_5_F : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X57Y6"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_N37_0,
      ADR2 => system_controller_inst_col_addr(3),
      ADR3 => system_controller_inst_col_addr(4),
      O => system_controller_inst_N384
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_214,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F5MUX_213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_BXINV_214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_G : X_LUT4
    generic map(
      INIT => X"E000",
      LOC => "SLICE_X36Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N835
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X37Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_BXINV_216
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_G : X_LUT4
    generic map(
      INIT => X"1000",
      LOC => "SLICE_X37Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N829
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_218,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_217
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X32Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N826,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_219,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_F5MUX_218
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_BXINV_219
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_220
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_221
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_222
    );
  system_controller_inst_test_count_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_test_count_4_F5MUX_224,
      O => system_controller_inst_test_count_4_DXMUX_223
    );
  system_controller_inst_test_count_4_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X14Y19"
    )
    port map (
      IA => system_controller_inst_test_count_4_rt_226,
      IB => system_controller_inst_N12,
      SEL => system_controller_inst_test_count_4_BXINV_225,
      O => system_controller_inst_test_count_4_F5MUX_224
    );
  system_controller_inst_test_count_4_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_test_count(2),
      O => system_controller_inst_test_count_4_BXINV_225
    );
  system_controller_inst_test_count_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_test_count_4_CLKINV_227
    );
  system_controller_inst_test_count_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => system_controller_inst_test_count(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_test_count_4_rt_226
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_229,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_228
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_230,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_F5MUX_229
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_BXINV_230
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_231
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_232
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_233
    );
  user_output_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1,
      O => user_output_data_23_DYMUX_234
    );
  user_output_data_23_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_23_SRFFMUX_235
    );
  user_output_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_23_CLKINV_236
    );
  user_output_data_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_23_CEINV_237
    );
  user_output_data_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1,
      O => user_output_data_15_DYMUX_238
    );
  user_output_data_15_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_15_SRFFMUX_239
    );
  user_output_data_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_15_CLKINV_240
    );
  user_output_data_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_15_CEINV_241
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_242
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_243
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_244
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT
    );
  user_output_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1,
      O => user_output_data_24_DYMUX_245
    );
  user_output_data_24_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_24_SRFFMUX_246
    );
  user_output_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_24_CLKINV_247
    );
  user_output_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_24_CEINV_248
    );
  user_output_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1,
      O => user_output_data_17_DYMUX_249
    );
  user_output_data_17_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_17_SRFFMUX_250
    );
  user_output_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_17_CLKINV_251
    );
  user_output_data_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_17_CEINV_252
    );
  user_output_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1,
      O => user_output_data_18_DYMUX_253
    );
  user_output_data_18_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_18_SRFFMUX_254
    );
  user_output_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_18_CLKINV_255
    );
  user_output_data_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_18_CEINV_256
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_257
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_258
    );
  mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_259
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DYMUX_260
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_261
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_262
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_263
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_264
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_265
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_266
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_267
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_268
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_269
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_270
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_271
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_272
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_273
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_274
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_275
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X74Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_276
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_277
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT
    );
  system_controller_inst_current_reg3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_1_pack_1,
      O => system_controller_inst_current_reg3_1_DYMUX_278
    );
  system_controller_inst_current_reg3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg3_1_CLKINV_279
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_280
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_281
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_282
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_283
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X1Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_284
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X1Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_285
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_286
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_287
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X0Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_288
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_289
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_290
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_291
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_292
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X6Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_293
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X6Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_294
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_295
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_296
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_297
    );
  system_controller_inst_current_burst_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_burst_done_pack_1,
      O => system_controller_inst_current_burst_done_DYMUX_298
    );
  system_controller_inst_current_burst_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_burst_done_CLKINV_299
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_300
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_301
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_302
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_303
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_304
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_305
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_306
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_307
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_308
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_309
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_310
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_311
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_312
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_313
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_314
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_315
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_316
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_317
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_318
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_319
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_320
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_321
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_322
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_323
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_324
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_325
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_326
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_327
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_328
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_329
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_330
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_331
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_332
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_333
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_334
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_335
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_336
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_337
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_338
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_339
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_340
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_341
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_342
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_343
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_344
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_345
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_346
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_347
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_348
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_349
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_350
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_351
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_352
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_353
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_354
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_355
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_356
    );
  mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_357
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_DYMUX_358
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_3_1 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X85Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_359
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_360
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_361
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_11_DYMUX_362
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_11_DIG_MUX_363
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_11_CLKINV_364
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_365
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_366
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_367
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_368
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_369
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_370
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_371
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_372
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_11_DYMUX_373
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_11_DIG_MUX_374
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_375
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_376
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_377
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_378
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_379
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_380
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_381
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_382
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_383
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_384
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_385
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DYMUX_386
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_387
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_388
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_DYMUX_389
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_SRFFMUX_390
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CLKINV_391
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CEINV_392
    );
  led_o_1_OBUF_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1,
      O => led_o_1_OBUF_DYMUX_393
    );
  led_o_1_OBUF_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => led_o_1_OBUF_SRFFMUX_394
    );
  led_o_1_OBUF_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => led_o_1_OBUF_CLKINV_395
    );
  system_controller_inst_current_input_address_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_7_pack_1,
      O => system_controller_inst_current_input_address_7_DYMUX_396
    );
  system_controller_inst_current_input_address_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_7_CLKINV_397
    );
  system_controller_inst_current_input_address_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_8_pack_1,
      O => system_controller_inst_current_input_address_8_DYMUX_398
    );
  system_controller_inst_current_input_address_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_8_CLKINV_399
    );
  system_controller_inst_current_state_FFd4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd4_In_pack_1,
      O => system_controller_inst_current_state_FFd4_DYMUX_400
    );
  system_controller_inst_current_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd4_CLKINV_401
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_402
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_403
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_404
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_405
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_406
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_407
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_408
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_409
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_410
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_411
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_412
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_413
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_414
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_415
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_416
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_417
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_418
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_419
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_420
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_421
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_422
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_423
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_424
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_425
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_426
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_427
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_428
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_429
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DYMUX_430
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_431
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_432
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_433
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_434
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_435
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_436
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_437
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_438
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_439
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_440
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_441
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_442
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_443
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_444
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(20),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_445
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_446
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_447
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_448
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_449
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_450
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(21),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_451
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_452
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_453
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_454
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_455
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_456
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(30),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_457
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_458
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_459
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(22),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_460
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_461
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_462
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_463
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_464
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_465
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(31),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_466
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_467
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_468
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(23),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_469
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_470
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_471
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_472
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_473
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_474
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(24),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_475
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_476
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_477
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(16),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_478
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_479
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_480
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(17),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_481
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_482
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_483
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(26),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_484
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_485
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_486
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(18),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_487
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_488
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_489
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(27),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_490
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_491
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_492
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(19),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_493
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_494
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_495
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(29),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_496
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X79Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_497
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_498
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_499
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_500
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_501
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_502
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_503
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_504
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_505
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_506
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_507
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_508
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_509
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_510
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_511
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_512
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_513
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_514
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_515
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT
    );
  system_controller_inst_loop_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_2_pack_1,
      O => system_controller_inst_loop_count_2_DXMUX_516
    );
  system_controller_inst_loop_count_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N211_pack_1,
      O => system_controller_inst_N211
    );
  system_controller_inst_loop_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_2_CLKINV_517
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_518
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_519
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_520
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_521
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_522
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X81Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_523
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DYMUX_524
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_525
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_526
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_DYMUX_527
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X20Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In14 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X20Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230
    );
  user_input_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(0),
      O => user_input_data_0_DYMUX_528
    );
  user_input_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_0_CLKINV_529
    );
  user_input_data_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_0_CEINV_530
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_531
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_532
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_533
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_534
    );
  user_input_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(1),
      O => user_input_data_1_DYMUX_535
    );
  user_input_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_1_CLKINV_536
    );
  user_input_data_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_1_CEINV_537
    );
  user_input_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(2),
      O => user_input_data_2_DYMUX_538
    );
  user_input_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_2_CLKINV_539
    );
  user_input_data_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_2_CEINV_540
    );
  user_input_data_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(3),
      O => user_input_data_3_DYMUX_541
    );
  user_input_data_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_3_CLKINV_542
    );
  user_input_data_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_3_CEINV_543
    );
  user_input_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(4),
      O => user_input_data_4_DYMUX_544
    );
  user_input_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_4_CLKINV_545
    );
  user_input_data_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_4_CEINV_546
    );
  user_input_data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(5),
      O => user_input_data_5_DYMUX_547
    );
  user_input_data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_5_CLKINV_548
    );
  user_input_data_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_5_CEINV_549
    );
  user_input_data_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(6),
      O => user_input_data_6_DYMUX_550
    );
  user_input_data_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_6_CLKINV_551
    );
  user_input_data_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_6_CEINV_552
    );
  user_input_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(7),
      O => user_input_data_7_DYMUX_553
    );
  user_input_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_7_CLKINV_554
    );
  user_input_data_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_7_CEINV_555
    );
  user_input_data_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(8),
      O => user_input_data_8_DYMUX_556
    );
  user_input_data_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_8_CLKINV_557
    );
  user_input_data_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_8_CEINV_558
    );
  user_input_data_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(9),
      O => user_input_data_9_DYMUX_559
    );
  user_input_data_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_9_CLKINV_560
    );
  user_input_data_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_9_CEINV_561
    );
  system_controller_inst_N337_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N337,
      O => system_controller_inst_N337_0
    );
  system_controller_inst_N337_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N10_pack_1,
      O => system_controller_inst_N10
    );
  system_controller_inst_Ker10 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X57Y17"
    )
    port map (
      ADR0 => system_controller_inst_Ker10_2_0,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_N10_pack_1
    );
  system_controller_inst_N229_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N229,
      O => system_controller_inst_N229_0
    );
  system_controller_inst_N229_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N30_pack_1,
      O => system_controller_inst_N30
    );
  system_controller_inst_Ker30 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X57Y7"
    )
    port map (
      ADR0 => system_controller_inst_Ker30_2_0,
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => system_controller_inst_col_addr(4),
      ADR3 => VCC,
      O => system_controller_inst_N30_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_562
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X7Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X7Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_563
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X7Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_564
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_DYMUX_565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CLKINV_566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CEINV : X_INV
    generic map(
      LOC => "SLICE_X68Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CEINVNOT
    );
  system_controller_inst_N4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N4,
      O => system_controller_inst_N4_0
    );
  system_controller_inst_N4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker4_map506_pack_1,
      O => system_controller_inst_Ker4_map506
    );
  system_controller_inst_Ker45 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X58Y10"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_current_state_FFd5_28,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => VCC,
      O => system_controller_inst_Ker4_map506_pack_1
    );
  system_controller_inst_N111_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N111,
      O => system_controller_inst_N111_0
    );
  system_controller_inst_N111_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N29_pack_1,
      O => system_controller_inst_N29
    );
  system_controller_inst_Ker29 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => system_controller_inst_Ker29_2_0,
      ADR1 => system_controller_inst_test_count(1),
      ADR2 => system_controller_inst_test_count(0),
      ADR3 => VCC,
      O => system_controller_inst_N29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_DYMUX_567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CLKINV_568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CEINV_569
    );
  system_controller_inst_N3411_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N3411,
      O => system_controller_inst_N3411_0
    );
  system_controller_inst_N3411_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N8_pack_1,
      O => system_controller_inst_N8
    );
  system_controller_inst_Ker81 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X57Y16"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => VCC,
      O => system_controller_inst_N8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_570
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X56Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_DXMUX_571
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X81Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N604
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30_SW0 : X_LUT4
    generic map(
      INIT => X"0032",
      LOC => "SLICE_X81Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N610_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N604_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_573
    );
  system_controller_inst_current_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_20_DYMUX_574
    );
  system_controller_inst_current_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_20_CLKINV_575
    );
  system_controller_inst_current_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_21_DYMUX_576
    );
  system_controller_inst_current_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_21_CLKINV_577
    );
  system_controller_inst_current_input_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_13_DYMUX_578
    );
  system_controller_inst_current_input_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_13_CLKINV_579
    );
  system_controller_inst_current_input_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_23_DYMUX_580
    );
  system_controller_inst_current_input_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_23_CLKINV_581
    );
  system_controller_inst_current_input_data_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_15_DYMUX_582
    );
  system_controller_inst_current_input_data_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_15_CLKINV_583
    );
  system_controller_inst_current_input_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_24_DYMUX_584
    );
  system_controller_inst_current_input_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_24_CLKINV_585
    );
  system_controller_inst_current_input_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_16_DYMUX_586
    );
  system_controller_inst_current_input_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_16_CLKINV_587
    );
  system_controller_inst_current_input_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_25_DYMUX_588
    );
  system_controller_inst_current_input_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_25_CLKINV_589
    );
  system_controller_inst_current_input_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_15_Q,
      O => system_controller_inst_current_input_data_17_DYMUX_590
    );
  system_controller_inst_current_input_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_17_CLKINV_591
    );
  system_controller_inst_current_input_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_26_DYMUX_592
    );
  system_controller_inst_current_input_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_26_CLKINV_593
    );
  system_controller_inst_current_input_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_19_DYMUX_594
    );
  system_controller_inst_current_input_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_19_CLKINV_595
    );
  system_controller_inst_current_input_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_10_Q,
      O => system_controller_inst_current_input_data_28_DYMUX_596
    );
  system_controller_inst_current_input_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_28_CLKINV_597
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_598
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_599
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_600
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_601
    );
  system_controller_inst_current_input_data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_29_DYMUX_602
    );
  system_controller_inst_current_input_data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_29_CLKINV_603
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_70,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_604
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_605
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_606
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X58Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_reset270_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270
    );
  system_controller_inst_N44_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N44,
      O => system_controller_inst_N44_0
    );
  system_controller_inst_current_state_FFd3_In_SW0 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X54Y9"
    )
    port map (
      ADR0 => init_val,
      ADR1 => system_controller_inst_current_state_FFd3_58,
      ADR2 => system_controller_inst_current_state_FFd2_57,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_N44
    );
  init_val_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1,
      O => init_val_DXMUX_607
    );
  init_val_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X71Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N49
    );
  init_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => init_val_SRFFMUX_608
    );
  init_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => init_val_CLKINVNOT
    );
  system_controller_inst_N45_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N45,
      O => system_controller_inst_N45_0
    );
  system_controller_inst_current_state_FFd3_In_SW1 : X_LUT4
    generic map(
      INIT => X"BABA",
      LOC => "SLICE_X54Y8"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd2_57,
      ADR1 => init_val,
      ADR2 => system_controller_inst_current_state_FFd3_58,
      ADR3 => VCC,
      O => system_controller_inst_N45
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_DXMUX_609
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N11
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X90Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_DYMUX_610
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_CLKINV_611
    );
  user_input_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(10),
      O => user_input_data_10_DYMUX_612
    );
  user_input_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_10_CLKINV_613
    );
  user_input_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_10_CEINV_614
    );
  mem_interface_top_inst_infrastructure_top0_n0020_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020,
      O => mem_interface_top_inst_infrastructure_top0_n0020_0
    );
  mem_interface_top_inst_infrastructure_top0_n00201 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X63Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_wait_clk90_77,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0020
    );
  user_input_data_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(11),
      O => user_input_data_11_DYMUX_615
    );
  user_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_11_CLKINV_616
    );
  user_input_data_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_11_CEINV_617
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X42Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_78,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_DYMUX_618
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_SRFFMUX_619
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_CLKINV_620
    );
  user_input_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(20),
      O => user_input_data_20_DYMUX_621
    );
  user_input_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_20_CLKINV_622
    );
  user_input_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_20_CEINV_623
    );
  user_input_data_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(12),
      O => user_input_data_12_DYMUX_624
    );
  user_input_data_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_12_CLKINV_625
    );
  user_input_data_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_12_CEINV_626
    );
  user_input_data_21_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(21),
      O => user_input_data_21_DYMUX_627
    );
  user_input_data_21_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_21_CLKINV_628
    );
  user_input_data_21_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_21_CEINV_629
    );
  user_input_data_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(13),
      O => user_input_data_13_DYMUX_630
    );
  user_input_data_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_13_CLKINV_631
    );
  user_input_data_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_13_CEINV_632
    );
  user_input_data_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(30),
      O => user_input_data_30_DYMUX_633
    );
  user_input_data_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_30_CLKINV_634
    );
  user_input_data_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_30_CEINV_635
    );
  user_input_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(22),
      O => user_input_data_22_DYMUX_636
    );
  user_input_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_22_CLKINV_637
    );
  user_input_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_22_CEINV_638
    );
  user_input_data_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(14),
      O => user_input_data_14_DYMUX_639
    );
  user_input_data_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_14_CLKINV_640
    );
  user_input_data_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_14_CEINV_641
    );
  user_input_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(31),
      O => user_input_data_31_DYMUX_642
    );
  user_input_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_31_CLKINV_643
    );
  user_input_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_31_CEINV_644
    );
  user_input_data_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(23),
      O => user_input_data_23_DYMUX_645
    );
  user_input_data_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_23_CLKINV_646
    );
  user_input_data_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_23_CEINV_647
    );
  user_input_data_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(15),
      O => user_input_data_15_DYMUX_648
    );
  user_input_data_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_15_CLKINV_649
    );
  user_input_data_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_15_CEINV_650
    );
  user_input_data_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(24),
      O => user_input_data_24_DYMUX_651
    );
  user_input_data_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_24_CLKINV_652
    );
  user_input_data_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_24_CEINV_653
    );
  user_input_data_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(16),
      O => user_input_data_16_DYMUX_654
    );
  user_input_data_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_16_CLKINV_655
    );
  user_input_data_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_16_CEINV_656
    );
  mem_interface_top_inst_infrastructure_top0_n00151 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X66Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR1 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR3 => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_n0015
    );
  user_input_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(25),
      O => user_input_data_25_DYMUX_657
    );
  user_input_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_25_CLKINV_658
    );
  user_input_data_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_25_CEINV_659
    );
  user_input_data_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(17),
      O => user_input_data_17_DYMUX_660
    );
  user_input_data_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_17_CLKINV_661
    );
  user_input_data_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_17_CEINV_662
    );
  user_input_data_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(26),
      O => user_input_data_26_DYMUX_663
    );
  user_input_data_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_26_CLKINV_664
    );
  user_input_data_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_26_CEINV_665
    );
  user_input_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(18),
      O => user_input_data_18_DYMUX_666
    );
  user_input_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_18_CLKINV_667
    );
  user_input_data_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_18_CEINV_668
    );
  mem_interface_top_inst_infrastructure_top0_n0016_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016,
      O => mem_interface_top_inst_infrastructure_top0_n0016_0
    );
  mem_interface_top_inst_infrastructure_top0_n00161 : X_LUT4
    generic map(
      INIT => X"BFBF",
      LOC => "SLICE_X62Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_wait_clk90_77,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0016
    );
  user_input_data_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(27),
      O => user_input_data_27_DYMUX_669
    );
  user_input_data_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_27_CLKINV_670
    );
  user_input_data_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_27_CEINV_671
    );
  user_input_data_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(19),
      O => user_input_data_19_DYMUX_672
    );
  user_input_data_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_19_CLKINV_673
    );
  user_input_data_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_19_CEINV_674
    );
  user_input_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(28),
      O => user_input_data_28_DYMUX_675
    );
  user_input_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_28_CLKINV_676
    );
  user_input_data_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_28_CEINV_677
    );
  user_input_data_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_data(29),
      O => user_input_data_29_DYMUX_678
    );
  user_input_data_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_input_data_29_CLKINV_679
    );
  user_input_data_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X73Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058_0,
      O => user_input_data_29_CEINV_680
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_681
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_682
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_683
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_684
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_685
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_DXMUX_686
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028341 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X83Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N578_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N558_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N563_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N555_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0283_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_687
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_688
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X76Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_689
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT
    );
  system_controller_inst_N362_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N362,
      O => system_controller_inst_N362_0
    );
  system_controller_inst_N362_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker0_SW1_1_pack_1,
      O => system_controller_inst_Ker0_SW1_1_83
    );
  system_controller_inst_Ker0_SW1_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X59Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_Ker0_SW1_1_pack_1
    );
  system_controller_inst_current_input_data_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_Q,
      O => system_controller_inst_current_input_data_11_DXMUX_690
    );
  system_controller_inst_current_input_data_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_11_pack_1,
      O => system_controller_inst_next_input_data_11_Q
    );
  system_controller_inst_current_input_data_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N20_pack_1,
      O => system_controller_inst_N20
    );
  system_controller_inst_current_input_data_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_11_CLKINV_691
    );
  system_controller_inst_TP_port_0_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y14"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(10),
      ADR1 => system_controller_inst_intern_reg0(10),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_0_OBUF_692
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_693
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_694
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_695
    );
  system_controller_inst_N197_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N197,
      O => system_controller_inst_N197_0
    );
  system_controller_inst_N197_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N13_pack_1,
      O => system_controller_inst_N13
    );
  system_controller_inst_Ker132 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X58Y15"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N13_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_696
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_697
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_698
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_699
    );
  system_controller_inst_n0057_7_4_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_7_4_1_700,
      O => system_controller_inst_n0057_7_4_1_0
    );
  system_controller_inst_n0057_7_4_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N23_pack_1,
      O => system_controller_inst_N23
    );
  system_controller_inst_Ker231 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_col_addr(3),
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => system_controller_inst_col_addr(1),
      O => system_controller_inst_N23_pack_1
    );
  system_controller_inst_N233_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N233,
      O => system_controller_inst_N233_0
    );
  system_controller_inst_N233_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N15_pack_1,
      O => system_controller_inst_N15
    );
  system_controller_inst_Ker151 : X_LUT4
    generic map(
      INIT => X"BABA",
      LOC => "SLICE_X59Y6"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_35,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_current_state_FFd5_28,
      ADR3 => VCC,
      O => system_controller_inst_N15_pack_1
    );
  system_controller_inst_TP_port_2_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X15Y15"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(12),
      ADR1 => system_controller_inst_intern_reg0(12),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_2_OBUF_701
    );
  system_controller_inst_TP_port_3_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X14Y13"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(13),
      ADR1 => system_controller_inst_intern_reg0(13),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_3_OBUF_702
    );
  pc_data_o_10_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N35_pack_1,
      O => system_controller_inst_N35
    );
  system_controller_inst_Ker351 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => system_controller_inst_test_count(6),
      ADR1 => system_controller_inst_N11_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N35_pack_1
    );
  system_controller_inst_N367_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N367,
      O => system_controller_inst_N367_0
    );
  system_controller_inst_N367_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N36_pack_1,
      O => system_controller_inst_N36
    );
  system_controller_inst_Ker361 : X_LUT4
    generic map(
      INIT => X"FDFD",
      LOC => "SLICE_X59Y14"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => VCC,
      O => system_controller_inst_N36_pack_1
    );
  system_controller_inst_TP_port_4_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y16"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(14),
      ADR1 => system_controller_inst_intern_reg0(14),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_4_OBUF_704
    );
  system_controller_inst_n0056_0_16_SW0_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_0_16_SW0_2_705,
      O => system_controller_inst_n0056_0_16_SW0_2_0
    );
  system_controller_inst_n0056_0_16_SW0_2 : X_LUT4
    generic map(
      INIT => X"ABAB",
      LOC => "SLICE_X61Y12"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd5_28,
      ADR3 => VCC,
      O => system_controller_inst_n0056_0_16_SW0_2_705
    );
  system_controller_inst_TP_port_5_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X18Y16"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(15),
      ADR1 => system_controller_inst_intern_reg0(15),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_5_OBUF_706
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_707
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_708
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINV : X_INV
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_709
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_710
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_711
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_712
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_713
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_714
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_715
    );
  system_controller_inst_TP_port_6_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y10"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(16),
      ADR1 => system_controller_inst_intern_reg0(16),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_6_OBUF_716
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_717
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_718
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_719
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02001 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X18Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200
    );
  system_controller_inst_col_addr_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_7_pack_1,
      O => system_controller_inst_col_addr_7_DXMUX_720
    );
  system_controller_inst_col_addr_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N260_pack_1,
      O => system_controller_inst_N260
    );
  system_controller_inst_col_addr_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_7_CLKINV_721
    );
  system_controller_inst_TP_port_7_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y17"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(17),
      ADR1 => system_controller_inst_intern_reg0(17),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_7_OBUF_722
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02011 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X14Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02021 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X35Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02101 : X_LUT4
    generic map(
      INIT => X"FFAB",
      LOC => "SLICE_X34Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47_pack_1
    );
  system_controller_inst_TP_port_8_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y12"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(18),
      ADR1 => system_controller_inst_intern_reg0(18),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_8_OBUF_723
    );
  system_controller_inst_current_input_data_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_0_DYMUX_724
    );
  system_controller_inst_current_input_data_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_0_CLKINV_725
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DYMUX_726
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_727
    );
  system_controller_inst_current_input_data_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_2_DYMUX_728
    );
  system_controller_inst_current_input_data_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_2_CLKINV_729
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02061 : X_LUT4
    generic map(
      INIT => X"0220",
      LOC => "SLICE_X22Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_730
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_731
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_732
    );
  system_controller_inst_current_input_data_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_4_DYMUX_733
    );
  system_controller_inst_current_input_data_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_4_CLKINV_734
    );
  system_controller_inst_current_input_data_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_19_Q,
      O => system_controller_inst_current_input_data_5_DYMUX_735
    );
  system_controller_inst_current_input_data_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_5_CLKINV_736
    );
  system_controller_inst_current_input_data_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_6_DYMUX_737
    );
  system_controller_inst_current_input_data_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_6_CLKINV_738
    );
  system_controller_inst_current_input_data_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_7_DYMUX_739
    );
  system_controller_inst_current_input_data_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_7_CLKINV_740
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_89,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_741
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X43Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_742
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X43Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_743
    );
  system_controller_inst_current_input_data_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_0_Q,
      O => system_controller_inst_current_input_data_8_DYMUX_744
    );
  system_controller_inst_current_input_data_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_8_CLKINV_745
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X60Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_DYMUX_746
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_SRFFMUX_747
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CLKINV_748
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CEINV_749
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_750
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_751
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_752
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_753
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_754
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_755
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_756
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_757
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_758
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_759
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_760
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_761
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_DXMUX_762
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03371 : X_LUT4
    generic map(
      INIT => X"DDD9",
      LOC => "SLICE_X82Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0337_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0380_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03801 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X90Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0380
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_DYMUX_763
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_764
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_765
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_766
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_767
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_768
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_769
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_770
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_771
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N321 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X23Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32_pack_1
    );
  system_controller_inst_current_reg2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_0_DYMUX_772
    );
  system_controller_inst_current_reg2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_0_CLKINV_773
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_DYMUX_774
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_DYMUX_775
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CLKINV_776
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CEINV : X_INV
    generic map(
      LOC => "SLICE_X64Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_DYMUX_777
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CLKINV_778
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CEINV_779
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_DXMUX_780
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N606
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30_SW0 : X_LUT4
    generic map(
      INIT => X"0032",
      LOC => "SLICE_X80Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N612_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N606_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_781
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_782
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_783
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_784
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst90 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X58Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_rst270 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X63Y36"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_reset270_r,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_785
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_786
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_787
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_788
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_DYMUX_789
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_CLKINVNOT
    );
  system_controller_inst_TP_port_20_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y22"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(30),
      ADR1 => system_controller_inst_intern_reg0(30),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_20_OBUF_790
    );
  system_controller_inst_TP_port_12_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y10"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(22),
      ADR1 => system_controller_inst_intern_reg0(22),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_12_OBUF_791
    );
  system_controller_inst_TP_port_21_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y21"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(31),
      ADR1 => system_controller_inst_intern_reg0(31),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_21_OBUF_792
    );
  system_controller_inst_TP_port_13_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y10"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(23),
      ADR1 => system_controller_inst_intern_reg0(23),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_13_OBUF_793
    );
  system_controller_inst_TP_port_14_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X28Y14"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(24),
      ADR1 => system_controller_inst_intern_reg0(24),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_14_OBUF_794
    );
  system_controller_inst_TP_port_15_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X26Y14"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(25),
      ADR1 => system_controller_inst_intern_reg0(25),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_15_OBUF_795
    );
  system_controller_inst_N131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N131,
      O => system_controller_inst_N131_0
    );
  system_controller_inst_Ker1311 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X67Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N131
    );
  system_controller_inst_TP_port_16_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X20Y19"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(26),
      ADR1 => system_controller_inst_intern_reg0(26),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_16_OBUF_796
    );
  system_controller_inst_TP_port_17_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X23Y21"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(27),
      ADR1 => system_controller_inst_intern_reg0(27),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_17_OBUF_797
    );
  mem_interface_top_inst_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_72,
      O => mem_interface_top_inst_sys_rst90_1_DYMUX_798
    );
  mem_interface_top_inst_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst90_1_SRFFMUX_799
    );
  mem_interface_top_inst_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst90_1_CLKINV_800
    );
  system_controller_inst_TP_port_18_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y18"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(28),
      ADR1 => system_controller_inst_intern_reg0(28),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_18_OBUF_801
    );
  system_controller_inst_TP_port_19_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X22Y23"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(29),
      ADR1 => system_controller_inst_intern_reg0(29),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_19_OBUF_802
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_803
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N602
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_804
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT
    );
  system_controller_inst_col_addr_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_4_pack_1,
      O => system_controller_inst_col_addr_4_DXMUX_805
    );
  system_controller_inst_col_addr_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N341_pack_1,
      O => system_controller_inst_N341
    );
  system_controller_inst_col_addr_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_4_CLKINV_806
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_807
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_808
    );
  system_controller_inst_N18_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N18,
      O => system_controller_inst_N18_0
    );
  system_controller_inst_N18_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N371_pack_1,
      O => system_controller_inst_N371
    );
  system_controller_inst_Ker3711 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X56Y13"
    )
    port map (
      ADR0 => system_controller_inst_N71_0,
      ADR1 => system_controller_inst_current_state_FFd7_60,
      ADR2 => system_controller_inst_loop_count(7),
      ADR3 => VCC,
      O => system_controller_inst_N371_pack_1
    );
  burst_done_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_burst_done_42,
      O => burst_done_DYMUX_809
    );
  burst_done_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => burst_done_CLKINV_810
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_811
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_812
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_813
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_814
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_815
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_816
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_817
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X65Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DYMUX_818
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_819
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DYMUX_820
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_821
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X44Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_75,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_DYMUX_822
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_SRFFMUX_823
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X44Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_CLKINVNOT
    );
  system_controller_inst_col_addr_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_0_pack_1,
      O => system_controller_inst_col_addr_0_DXMUX_824
    );
  system_controller_inst_col_addr_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_pack_1,
      O => system_controller_inst_N14
    );
  system_controller_inst_col_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_0_CLKINV_825
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X67Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_826
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT
    );
  mem_interface_top_inst_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_94,
      O => mem_interface_top_inst_sys_rst180_1_DYMUX_827
    );
  mem_interface_top_inst_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst180_1_SRFFMUX_828
    );
  mem_interface_top_inst_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X69Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011365 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X30Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616
    );
  mem_interface_top_inst_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_95,
      O => mem_interface_top_inst_sys_rst270_1_DYMUX_829
    );
  mem_interface_top_inst_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_sys_rst270_1_SRFFMUX_830
    );
  mem_interface_top_inst_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_sys_rst270_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1,
      O => mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_831
    );
  mem_interface_top_inst_ddr2_top0_reset270_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_832
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_833
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_834
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_835
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_836
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_837
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_838
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_839
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_96,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_840
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_841
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X71Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_842
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_843
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_844
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_845
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_846
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_847
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_848
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_849
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_850
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_851
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_852
    );
  mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X58Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X57Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_853
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_854
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINV : X_INV
    generic map(
      LOC => "SLICE_X70Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_855
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_856
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_857
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker131 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X17Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_858,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X25Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_858
    );
  system_controller_inst_N27_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N27,
      O => system_controller_inst_N27_0
    );
  system_controller_inst_N27_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker27_2_pack_1,
      O => system_controller_inst_Ker27_2_98
    );
  system_controller_inst_Ker27_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X56Y15"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(7),
      ADR2 => system_controller_inst_loop_count(4),
      ADR3 => VCC,
      O => system_controller_inst_Ker27_2_pack_1
    );
  system_controller_inst_n0058_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0058,
      O => system_controller_inst_n0058_0
    );
  system_controller_inst_n0058_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N84_pack_1,
      O => system_controller_inst_N84
    );
  system_controller_inst_n005821 : X_LUT4
    generic map(
      INIT => X"F032",
      LOC => "SLICE_X56Y10"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_34,
      ADR1 => system_controller_inst_current_state_FFd10_33,
      ADR2 => system_controller_inst_N64_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_N84_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker161 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X16Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_859
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_860
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_861
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_862
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_863
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_864
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_865
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_866
    );
  system_controller_inst_N71_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N71,
      O => system_controller_inst_N71_0
    );
  system_controller_inst_N71_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker71_1_pack_1,
      O => system_controller_inst_Ker71_1_99
    );
  system_controller_inst_Ker71_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X56Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(5),
      ADR1 => system_controller_inst_loop_count(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_Ker71_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_867
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_868
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_869
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X41Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_870
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X41Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_871
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y91",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay2_100,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_DYMUX_872
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y91",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_CLKINV_873
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y87",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_101,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_DYMUX_874
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y87",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_CLKINV_875
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y86",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_102,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_DYMUX_876
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y86",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_CLKINV_877
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_DYMUX_878
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CLKINV_879
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CEINV : X_INV
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_DYMUX_880
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CLKINV_881
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CEINV_882
    );
  system_controller_inst_N311_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N311,
      O => system_controller_inst_N311_0
    );
  system_controller_inst_N311_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker311_2_pack_1,
      O => system_controller_inst_Ker311_2_104
    );
  system_controller_inst_Ker311_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X57Y15"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_loop_count(7),
      ADR2 => system_controller_inst_loop_count(4),
      ADR3 => VCC,
      O => system_controller_inst_Ker311_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_883
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X51Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X46Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_105,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_DYMUX_884
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X46Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_SRFFMUX_885
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X46Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_886
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_53
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_887
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_888
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_DYMUX_889
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CLKINV_890
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CEINV : X_INV
    generic map(
      LOC => "SLICE_X66Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_DYMUX_891
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CEINV_892
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_DYMUX_893
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CLKINV_894
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CEINV_895
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DYMUX_896
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_897
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_898
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_DYMUX_899
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CEINV_900
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X78Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_DYMUX_901
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X78Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_CLKINVNOT
    );
  system_controller_inst_current_state_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd10_In_pack_1,
      O => system_controller_inst_current_state_FFd10_DXMUX_902
    );
  system_controller_inst_current_state_FFd10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N62_pack_1,
      O => system_controller_inst_N62
    );
  system_controller_inst_current_state_FFd10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd10_CLKINV_903
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_904
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_905
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_906
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N26
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_907
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_908
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_909
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_910
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_106,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_911
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_912
    );
  mem_interface_top_inst_ddr2_top0_write_en_val_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT
    );
  mem_interface_top_inst_sys_rst_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_97,
      O => mem_interface_top_inst_sys_rst_1_DYMUX_913
    );
  mem_interface_top_inst_sys_rst_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_sys_rst_1_SRFFMUX_914
    );
  mem_interface_top_inst_sys_rst_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_sys_rst_1_CLKINV_915
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DYMUX_916
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_917
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_918
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_919
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_920
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINV : X_INV
    generic map(
      LOC => "SLICE_X66Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_921
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_922
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck1801 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X66Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_xdone0_ck180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_923
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_924
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_925
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_926
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_927
    );
  system_controller_inst_current_input_address_9_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_9_pack_1,
      O => system_controller_inst_current_input_address_9_DXMUX_928
    );
  system_controller_inst_current_input_address_9_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N0_pack_1,
      O => system_controller_inst_N0
    );
  system_controller_inst_current_input_address_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_9_CLKINV_929
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DYMUX_930
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_931
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DYMUX_932
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_933
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_105,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_934
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_935
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X47Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_divRst1 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X48Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker3111 : X_LUT4
    generic map(
      INIT => X"33B3",
      LOC => "SLICE_X27Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_936
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_937
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_938
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_939
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X73Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X17Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker4111 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X17Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_940
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_941
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_942
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_943
    );
  user_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(3),
      O => user_input_address_3_DYMUX_944
    );
  user_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_3_CLKINV_945
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_946
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_947
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_948
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_949
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_950
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_951
    );
  user_input_address_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(8),
      O => user_input_address_8_DYMUX_952
    );
  user_input_address_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_8_CLKINV_953
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_954
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_955
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_956
    );
  user_input_address_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(9),
      O => user_input_address_9_DYMUX_957
    );
  user_input_address_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_9_CLKINV_958
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_959
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_960
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_107,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_961
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_962
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X69Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_108,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_963
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_964
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018426 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X50Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018453 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_965
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_966
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_967
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_968
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_969
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINV : X_INV
    generic map(
      LOC => "SLICE_X48Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019454 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_n00111 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X48Y4"
    )
    port map (
      ADR0 => mreset_i_IBUF_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_970
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_971
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_972
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_973
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_DYMUX_974
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X60Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CEINV_975
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_DYMUX_976
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CLKINV_977
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CEINV_978
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_DYMUX_979
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CEINV_980
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_981
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_982
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_983
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_984
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_985
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X68Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_DYMUX_986
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_987
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_988
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_989
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_990
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_991
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0020_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_992
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X62Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT
    );
  system_controller_inst_col_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_1_pack_1,
      O => system_controller_inst_col_addr_1_DXMUX_993
    );
  system_controller_inst_col_addr_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N222_pack_1,
      O => system_controller_inst_N222
    );
  system_controller_inst_col_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_1_CLKINV_994
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_Out171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X26Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_995
    );
  mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_996
    );
  system_controller_inst_col_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_2_pack_1,
      O => system_controller_inst_col_addr_2_DXMUX_997
    );
  system_controller_inst_col_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N232_pack_1,
      O => system_controller_inst_N232
    );
  system_controller_inst_col_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_2_CLKINV_998
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_DYMUX_999
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CLKINV_1000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CEINV : X_INV
    generic map(
      LOC => "SLICE_X67Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1001
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1002
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1003
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1004
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X35Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_DYMUX_1005
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CEINV_1006
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_DYMUX_1007
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CLKINV_1008
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CEINV_1009
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_DYMUX_1010
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CEINV_1011
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_DYMUX_1012
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_CLKINVNOT
    );
  system_controller_inst_col_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_3_pack_1,
      O => system_controller_inst_col_addr_3_DXMUX_1013
    );
  system_controller_inst_col_addr_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N219_pack_1,
      O => system_controller_inst_N219
    );
  system_controller_inst_col_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_3_CLKINV_1014
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1015
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1016
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1017
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X74Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1020
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_13,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1021
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1022
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X76Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_110,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1023
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1024
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X77Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_112,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_1025
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_1026
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT
    );
  system_controller_inst_intern_reg0_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(10),
      O => system_controller_inst_intern_reg0_10_DYMUX_1027
    );
  system_controller_inst_intern_reg0_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_10_CLKINV_1028
    );
  system_controller_inst_intern_reg0_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_10_CEINV_1029
    );
  system_controller_inst_intern_reg0_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(12),
      O => system_controller_inst_intern_reg0_12_DYMUX_1030
    );
  system_controller_inst_intern_reg0_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_12_CLKINV_1031
    );
  system_controller_inst_intern_reg0_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_12_CEINV_1032
    );
  system_controller_inst_intern_reg0_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(13),
      O => system_controller_inst_intern_reg0_13_DYMUX_1033
    );
  system_controller_inst_intern_reg0_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_13_CLKINV_1034
    );
  system_controller_inst_intern_reg0_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_13_CEINV_1035
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_1036
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_1037
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_1038
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_1039
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1040
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1041
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1042
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1043
    );
  system_controller_inst_N103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N103,
      O => system_controller_inst_N103_0
    );
  system_controller_inst_current_state_FFd9_In_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X54Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd8_61,
      ADR1 => led_o_0_OBUF_14,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N103
    );
  system_controller_inst_intern_reg0_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(30),
      O => system_controller_inst_intern_reg0_30_DYMUX_1044
    );
  system_controller_inst_intern_reg0_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_30_CLKINV_1045
    );
  system_controller_inst_intern_reg0_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_30_CEINV_1046
    );
  system_controller_inst_intern_reg0_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(22),
      O => system_controller_inst_intern_reg0_22_DYMUX_1047
    );
  system_controller_inst_intern_reg0_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_22_CLKINV_1048
    );
  system_controller_inst_intern_reg0_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_22_CEINV_1049
    );
  system_controller_inst_intern_reg0_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(14),
      O => system_controller_inst_intern_reg0_14_DYMUX_1050
    );
  system_controller_inst_intern_reg0_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_14_CLKINV_1051
    );
  system_controller_inst_intern_reg0_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_14_CEINV_1052
    );
  system_controller_inst_intern_reg0_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(31),
      O => system_controller_inst_intern_reg0_31_DYMUX_1053
    );
  system_controller_inst_intern_reg0_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_31_CLKINV_1054
    );
  system_controller_inst_intern_reg0_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_31_CEINV_1055
    );
  system_controller_inst_intern_reg0_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X38Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(23),
      O => system_controller_inst_intern_reg0_23_DYMUX_1056
    );
  system_controller_inst_intern_reg0_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_23_CLKINV_1057
    );
  system_controller_inst_intern_reg0_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X38Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_23_CEINV_1058
    );
  system_controller_inst_intern_reg0_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(24),
      O => system_controller_inst_intern_reg0_24_DYMUX_1059
    );
  system_controller_inst_intern_reg0_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_24_CLKINV_1060
    );
  system_controller_inst_intern_reg0_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_24_CEINV_1061
    );
  system_controller_inst_intern_reg0_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(16),
      O => system_controller_inst_intern_reg0_16_DYMUX_1062
    );
  system_controller_inst_intern_reg0_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_16_CLKINV_1063
    );
  system_controller_inst_intern_reg0_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_16_CEINV_1064
    );
  system_controller_inst_intern_reg0_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X37Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(25),
      O => system_controller_inst_intern_reg0_25_DYMUX_1065
    );
  system_controller_inst_intern_reg0_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_25_CLKINV_1066
    );
  system_controller_inst_intern_reg0_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X37Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_25_CEINV_1067
    );
  system_controller_inst_intern_reg0_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(17),
      O => system_controller_inst_intern_reg0_17_DYMUX_1068
    );
  system_controller_inst_intern_reg0_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_17_CLKINV_1069
    );
  system_controller_inst_intern_reg0_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_17_CEINV_1070
    );
  system_controller_inst_intern_reg1_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(10),
      O => system_controller_inst_intern_reg1_10_DYMUX_1071
    );
  system_controller_inst_intern_reg1_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_10_CLKINV_1072
    );
  system_controller_inst_intern_reg1_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_10_CEINV_1073
    );
  system_controller_inst_intern_reg0_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(26),
      O => system_controller_inst_intern_reg0_26_DYMUX_1074
    );
  system_controller_inst_intern_reg0_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_26_CLKINV_1075
    );
  system_controller_inst_intern_reg0_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_26_CEINV_1076
    );
  system_controller_inst_intern_reg0_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(18),
      O => system_controller_inst_intern_reg0_18_DYMUX_1077
    );
  system_controller_inst_intern_reg0_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_18_CLKINV_1078
    );
  system_controller_inst_intern_reg0_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_18_CEINV_1079
    );
  system_controller_inst_intern_reg1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(11),
      O => system_controller_inst_intern_reg1_11_DYMUX_1080
    );
  system_controller_inst_intern_reg1_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_11_CLKINV_1081
    );
  system_controller_inst_intern_reg1_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_11_CEINV_1082
    );
  system_controller_inst_intern_reg0_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(27),
      O => system_controller_inst_intern_reg0_27_DYMUX_1083
    );
  system_controller_inst_intern_reg0_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_27_CLKINV_1084
    );
  system_controller_inst_intern_reg0_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_27_CEINV_1085
    );
  system_controller_inst_intern_reg0_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(19),
      O => system_controller_inst_intern_reg0_19_DYMUX_1086
    );
  system_controller_inst_intern_reg0_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_19_CLKINV_1087
    );
  system_controller_inst_intern_reg0_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_19_CEINV_1088
    );
  system_controller_inst_intern_reg1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(12),
      O => system_controller_inst_intern_reg1_12_DYMUX_1089
    );
  system_controller_inst_intern_reg1_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_12_CLKINV_1090
    );
  system_controller_inst_intern_reg1_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_12_CEINV_1091
    );
  system_controller_inst_intern_reg0_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(28),
      O => system_controller_inst_intern_reg0_28_DYMUX_1092
    );
  system_controller_inst_intern_reg0_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_28_CLKINV_1093
    );
  system_controller_inst_intern_reg0_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_28_CEINV_1094
    );
  system_controller_inst_intern_reg1_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(13),
      O => system_controller_inst_intern_reg1_13_DYMUX_1095
    );
  system_controller_inst_intern_reg1_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_13_CLKINV_1096
    );
  system_controller_inst_intern_reg1_13_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_13_CEINV_1097
    );
  system_controller_inst_intern_reg0_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(29),
      O => system_controller_inst_intern_reg0_29_DYMUX_1098
    );
  system_controller_inst_intern_reg0_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_29_CLKINV_1099
    );
  system_controller_inst_intern_reg0_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_29_CEINV_1100
    );
  system_controller_inst_intern_reg1_30_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(30),
      O => system_controller_inst_intern_reg1_30_DYMUX_1101
    );
  system_controller_inst_intern_reg1_30_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_30_CLKINV_1102
    );
  system_controller_inst_intern_reg1_30_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_30_CEINV_1103
    );
  system_controller_inst_intern_reg1_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(22),
      O => system_controller_inst_intern_reg1_22_DYMUX_1104
    );
  system_controller_inst_intern_reg1_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_22_CLKINV_1105
    );
  system_controller_inst_intern_reg1_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_22_CEINV_1106
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_DYMUX_1107
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_CLKINVNOT
    );
  system_controller_inst_intern_reg1_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(31),
      O => system_controller_inst_intern_reg1_31_DYMUX_1108
    );
  system_controller_inst_intern_reg1_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_31_CLKINV_1109
    );
  system_controller_inst_intern_reg1_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_31_CEINV_1110
    );
  system_controller_inst_intern_reg1_23_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(23),
      O => system_controller_inst_intern_reg1_23_DYMUX_1111
    );
  system_controller_inst_intern_reg1_23_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_23_CLKINV_1112
    );
  system_controller_inst_intern_reg1_23_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_23_CEINV_1113
    );
  system_controller_inst_intern_reg1_24_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(24),
      O => system_controller_inst_intern_reg1_24_DYMUX_1114
    );
  system_controller_inst_intern_reg1_24_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_24_CLKINV_1115
    );
  system_controller_inst_intern_reg1_24_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_24_CEINV_1116
    );
  system_controller_inst_intern_reg1_16_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(16),
      O => system_controller_inst_intern_reg1_16_DYMUX_1117
    );
  system_controller_inst_intern_reg1_16_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_16_CLKINV_1118
    );
  system_controller_inst_intern_reg1_16_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_16_CEINV_1119
    );
  system_controller_inst_intern_reg1_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(25),
      O => system_controller_inst_intern_reg1_25_DYMUX_1120
    );
  system_controller_inst_intern_reg1_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_25_CLKINV_1121
    );
  system_controller_inst_intern_reg1_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_25_CEINV_1122
    );
  system_controller_inst_intern_reg1_17_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(17),
      O => system_controller_inst_intern_reg1_17_DYMUX_1123
    );
  system_controller_inst_intern_reg1_17_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_17_CLKINV_1124
    );
  system_controller_inst_intern_reg1_17_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_17_CEINV_1125
    );
  system_controller_inst_intern_reg1_26_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(26),
      O => system_controller_inst_intern_reg1_26_DYMUX_1126
    );
  system_controller_inst_intern_reg1_26_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_26_CLKINV_1127
    );
  system_controller_inst_intern_reg1_26_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_26_CEINV_1128
    );
  system_controller_inst_intern_reg1_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(18),
      O => system_controller_inst_intern_reg1_18_DYMUX_1129
    );
  system_controller_inst_intern_reg1_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_18_CLKINV_1130
    );
  system_controller_inst_intern_reg1_18_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_18_CEINV_1131
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DYMUX_1132
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_sync_rst_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1133
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1134
    );
  system_controller_inst_intern_reg1_27_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(27),
      O => system_controller_inst_intern_reg1_27_DYMUX_1135
    );
  system_controller_inst_intern_reg1_27_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_27_CLKINV_1136
    );
  system_controller_inst_intern_reg1_27_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_27_CEINV_1137
    );
  system_controller_inst_intern_reg1_19_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(19),
      O => system_controller_inst_intern_reg1_19_DYMUX_1138
    );
  system_controller_inst_intern_reg1_19_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_19_CLKINV_1139
    );
  system_controller_inst_intern_reg1_19_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_19_CEINV_1140
    );
  system_controller_inst_intern_reg1_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(28),
      O => system_controller_inst_intern_reg1_28_DYMUX_1141
    );
  system_controller_inst_intern_reg1_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_28_CLKINV_1142
    );
  system_controller_inst_intern_reg1_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_28_CEINV_1143
    );
  system_controller_inst_intern_reg1_29_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(29),
      O => system_controller_inst_intern_reg1_29_DYMUX_1144
    );
  system_controller_inst_intern_reg1_29_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_29_CLKINV_1145
    );
  system_controller_inst_intern_reg1_29_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_29_CEINV_1146
    );
  system_controller_inst_current_state_FFd5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd5_In_pack_1,
      O => system_controller_inst_current_state_FFd5_DXMUX_1147
    );
  system_controller_inst_current_state_FFd5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0043_pack_1,
      O => system_controller_inst_n0043
    );
  system_controller_inst_current_state_FFd5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd5_CLKINV_1148
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X49Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n00071 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X49Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1149
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X23Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X23Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1150
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1151
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X23Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1152
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X74Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1153
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1154
    );
  user_config_register1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_11_Q,
      O => user_config_register1_1_DYMUX_1155
    );
  user_config_register1_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_1_CLKINV_1156
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1157
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X61Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1158
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_93,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1159
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1160
    );
  mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1161
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1162
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1163
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1164
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1165
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X63Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_DYMUX_1166
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X63Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1167
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1169
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1170
    );
  user_config_register2_9_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_0_Q,
      O => user_config_register2_9_DYMUX_1171
    );
  user_config_register2_9_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_9_CLKINV_1172
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1173
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N239
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1174
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT
    );
  user_config_register1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_7_Q,
      O => user_config_register1_5_DYMUX_1175
    );
  user_config_register1_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_5_CLKINV_1176
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1177
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1178
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1179
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1180
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_DXMUX_1181
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13 : X_LUT4
    generic map(
      INIT => X"00A8",
      LOC => "SLICE_X83Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N600_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88_pack_1
    );
  user_config_register2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_7_Q,
      O => user_config_register2_2_DYMUX_1182
    );
  user_config_register2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X77Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_2_CLKINV_1183
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1184
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1185
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_DYMUX_1186
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X59Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1187
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1188
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103146 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X32Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_DYMUX_1189
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1190
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1191
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X30Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113113 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X30Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646
    );
  system_controller_inst_col_addr_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_6_pack_1,
      O => system_controller_inst_col_addr_6_DXMUX_1192
    );
  system_controller_inst_col_addr_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N230_pack_1,
      O => system_controller_inst_N230
    );
  system_controller_inst_col_addr_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_col_addr_6_CLKINV_1193
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1194
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N179
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1195
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1197
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1198
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1199
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1200,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N616_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N646_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1201
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1203
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1204
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_78,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1205
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X42Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1206
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X42Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1209
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1210
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X29Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1211
    );
  system_controller_inst_loop_count_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_0_pack_1,
      O => system_controller_inst_loop_count_0_DXMUX_1212
    );
  system_controller_inst_loop_count_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N163_pack_1,
      O => system_controller_inst_N163
    );
  system_controller_inst_loop_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_0_CLKINV_1213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_1214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_1215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_1216
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_DXMUX_1217
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_22 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X82Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0282_82,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X83Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_DYMUX_1218
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y2"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1224
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X52Y2"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1219
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ONE_1219,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1220,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1221,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYINIT_1220
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N5,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELF_1221
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1222,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y2"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_XORG_1222
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1223,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X52Y2"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_LOGIC_ZERO_1224,
      IB => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_cyo,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1225,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYMUXG_1223
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_CYSELG_1225
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1226,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1227,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORF_1226
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1229,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1234
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1227,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1229,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYINIT_1227
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1229
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1228,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_2_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_XORG_1228
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1230,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_1_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1232
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1236,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELF_1229,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1231
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1233,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_FASTCARRY_1232,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYAND_1231,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXFAST_1230
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_LOGIC_ZERO_1235,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXF2_1234,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1236,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYMUXG2_1233
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_CYSELG_1236
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1237,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1238,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORF_1237
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1240,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1245
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1238,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1240,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYINIT_1238
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1240
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1239,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_4_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_XORG_1239
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1241,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_3_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1243
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1247,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELF_1240,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1242
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1244,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_FASTCARRY_1243,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYAND_1242,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXFAST_1241
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y4"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_LOGIC_ZERO_1246,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXF2_1245,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1247,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYMUXG2_1244
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_CYSELG_1247
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1248,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1249,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORF_1248
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1251,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1256
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1249,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1251,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYINIT_1249
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1251
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1250,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_6_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_XORG_1250
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1252,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_5_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1254
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1258,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELF_1251,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1253
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1255,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_FASTCARRY_1254,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYAND_1253,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXFAST_1252
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y5"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_LOGIC_ZERO_1257,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXF2_1256,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1258,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYMUXG2_1255
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_CYSELG_1258
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1259,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1260,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORF_1259
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1262,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1267
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1260,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1262,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYINIT_1260
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1262
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1261,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_8_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_XORG_1261
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_7_cyo,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1265
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1269,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELF_1262,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1264
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1266,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_FASTCARRY_1265,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYAND_1264,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1263
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X52Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_LOGIC_ZERO_1268,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXF2_1267,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1269,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXG2_1266
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X52Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYSELG_1269
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X52Y7"
    )
    port map (
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1271
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1270,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X52Y7"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1272,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORF_1270
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X52Y7"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_LOGIC_ZERO_1271,
      IB => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1272,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1273,
      O => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_CYMUXFAST_1263,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYINIT_1272
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_CYSELF_1273
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X52Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1274,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254(11)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X52Y7"
    )
    port map (
      I0 => mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_10_cyo,
      I1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1275,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_XORG_1274
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1277,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1276
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1278,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORF_1277
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1279,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1278,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1280,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYINIT_1278
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0F_1279
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELF_1280
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1282,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1281
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_XORG_1282
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1283,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X24Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1284,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1285,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYMUXG_1283
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CY0G_1284
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CYSELG_1285
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1286
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1287
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N9
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1289,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1288
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1290,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORF_1289
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1291,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1291,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1294,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1299
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1291,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1290,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1294,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYINIT_1290
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0F_1291
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1294
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1293,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1292
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_XORG_1293
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1295,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1297
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1301,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELF_1294,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1296
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1298,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_FASTCARRY_1297,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYAND_1296,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXFAST_1295
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1300,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXF2_1299,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1301,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYMUXG2_1298
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CY0G_1300
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CYSELG_1301
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1302
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1303
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N11
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1305,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1304
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1306,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORF_1305
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1307,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1307,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1310,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1315
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1307,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1306,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1310,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYINIT_1306
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0F_1307
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1310
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1309,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1308
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_XORG_1309
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1313
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1317,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELF_1310,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1312
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1314,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_FASTCARRY_1313,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYAND_1312,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1311
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1316,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXF2_1315,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1317,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXG2_1314
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CY0G_1316
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYSELG_1317
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1318
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1319
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_5_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N13
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1321,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1320
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X24Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1322,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORF_1321
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X24Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1323,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1322,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1324,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CYMUXFAST_1311,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYINIT_1322
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CY0F_1323
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CYSELF_1324
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1326,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1325
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X24Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_XORG_1326
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1327
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X24Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1328
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_7_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N15
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y0"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1336
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE : X_ONE
    generic map(
      LOC => "SLICE_X67Y0"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1330
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1329
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ONE_1330,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1331,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1332,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYINIT_1331
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELF_1332
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1334,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1333
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y0"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_XORG_1334
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1335,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X67Y0"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_0_LOGIC_ZERO_1336,
      IB => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1337,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYMUXG_1335
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CYSELG_1337
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1338
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1339
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1340
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1342,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1341
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1343,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORF_1342
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1346,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1351
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1343,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1346,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYINIT_1343
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1346
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1345,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1344
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_XORG_1345
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1347,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1349
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1353,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELF_1346,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1348
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1350,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_FASTCARRY_1349,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYAND_1348,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXFAST_1347
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y1"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_2_LOGIC_ZERO_1352,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXF2_1351,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1353,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYMUXG2_1350
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CYSELG_1353
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1354
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1355
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1356
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1358,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1357
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1359,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORF_1358
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1362,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1367
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1359,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1362,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYINIT_1359
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1362
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1361,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1360
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_XORG_1361
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1363,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1365
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1369,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELF_1362,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1364
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1366,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_FASTCARRY_1365,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYAND_1364,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXFAST_1363
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_4_LOGIC_ZERO_1368,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXF2_1367,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1369,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYMUXG2_1366
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CYSELG_1369
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1370
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1371
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1372
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1374,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1373
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1375,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORF_1374
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1378,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1383
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1375,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1378,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYINIT_1375
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1378
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1377,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1376
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_XORG_1377
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1379,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1381
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1385,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELF_1378,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1380
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1382,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_FASTCARRY_1381,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYAND_1380,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXFAST_1379
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_6_LOGIC_ZERO_1384,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXF2_1383,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1385,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYMUXG2_1382
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CYSELG_1385
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1386
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1387
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1388
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1390,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1389
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1391,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORF_1390
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1392,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1391,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1393,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1537,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYINIT_1391
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CY0F_1392
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CYSELF_1393
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1395,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1394
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_XORG_1395
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1396
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1397
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_7_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N23
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1398,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1399,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F5MUX_1398
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BXINV_1399
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1401,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1400
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF5,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1402,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_F6MUX_1401
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_BYINV_1402
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1403
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1404
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1405
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5USED : X_BUF
    generic map(
      LOC => "SLICE_X26Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1406,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X26Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N1711,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N170,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1407,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_F5MUX_1406
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In_MUXF51_BXINV_1407
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In3 : X_LUT4
    generic map(
      INIT => X"EFEF",
      LOC => "SLICE_X26Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N170
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1408
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1409
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1411
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1410
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1412
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1413
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1415
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1414
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1416
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1417
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1419
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X52Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1418
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1420
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1421
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1423
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1422
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1424
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1425
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1427
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1426
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1428
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1429
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1431
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1430
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1432
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1433
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1435
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1434
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1436
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1437
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1439
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1438
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1440
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1441
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1443
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1442
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1445,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1444
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1446,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORF_1445
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1449,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1454
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1446,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1449,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYINIT_1446
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1449
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1448,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1447
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_8_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_XORG_1448
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1450,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_7_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1452
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1456,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELF_1449,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1451
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1453,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_FASTCARRY_1452,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYAND_1451,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXFAST_1450
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_8_LOGIC_ZERO_1455,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXF2_1454,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1456,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYMUXG2_1453
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CYSELG_1456
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1457
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1458
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1459
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1461,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1460
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1462,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORF_1461
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1465,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1470
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1462,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1465,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYINIT_1462
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1465
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1464,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1463
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_10_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_XORG_1464
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1466,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_9_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1468
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1472,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELF_1465,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1467
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1469,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_FASTCARRY_1468,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYAND_1467,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXFAST_1466
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y5"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_10_LOGIC_ZERO_1471,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXF2_1470,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1472,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYMUXG2_1469
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CYSELG_1472
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1473
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1474
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1475
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1477,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1476
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1478,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORF_1477
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1481,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1486
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1478,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1481,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYINIT_1478
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1481
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1480,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1479
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_12_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_XORG_1480
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_11_cyo,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1484
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1488,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELF_1481,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1483
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1485,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_FASTCARRY_1484,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYAND_1483,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1482
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X67Y6"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_12_LOGIC_ZERO_1487,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXF2_1486,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1488,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXG2_1485
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_G,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYSELG_1488
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1489
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1490
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1491
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1494
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1493,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1492
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1495,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORF_1493
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_Counter200_14_LOGIC_ZERO_1494,
      IB => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1495,
      SEL => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1496,
      O => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_CYMUXFAST_1482,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYINIT_1495
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_F,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CYSELF_1496
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1498,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1497
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X67Y7"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_14_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1499,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_XORG_1498
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1500
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1501
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022_0,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1502
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_15_rt_1499
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1503
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1505,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1504,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1506,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYINIT_1504
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0F_1505
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELF_1506
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1508,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1507
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_XORG_1508
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1509,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG : X_MUX2
    generic map(
      LOC => "SLICE_X25Y2"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1510,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_cyo,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1511,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYMUXG_1509
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CY0G_1510
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CYSELG_1511
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1512
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1513
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N17
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1515,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1514
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1516,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORF_1515
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1517,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1517,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1520,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1525
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1517,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1516,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1520,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYINIT_1516
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0F_1517
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1520
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1519,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1518
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_XORG_1519
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_COUTUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1521,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_1_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1523
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1527,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELF_1520,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1522
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1524,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_FASTCARRY_1523,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYAND_1522,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXFAST_1521
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1526,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXF2_1525,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1527,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYMUXG2_1524
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CY0G_1526
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CYSELG_1527
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1528
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1529
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N19
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_5_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1531,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1530
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF : X_XOR2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1532,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORF_1531
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1533,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1533,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1536,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1541
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1533,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1532,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1536,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYINIT_1532
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0F_1533
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1536
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1535,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1534
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG : X_XOR2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_cyo,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_XORG_1535
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_3_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1539
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND : X_AND2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1543,
      I1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELF_1536,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1538
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1540,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_FASTCARRY_1539,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYAND_1538,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXFAST_1537
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2 : X_MUX2
    generic map(
      LOC => "SLICE_X25Y4"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1542,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXF2_1541,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1543,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYMUXG2_1540
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CY0G_1542
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CYSELG_1543
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1544
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X25Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1545
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1546
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1547
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1549
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1548
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1550
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1551
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1553
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1552
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1554
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1555
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1557
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1556
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1558
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1559
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1561
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1560
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1562
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1563
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1564
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1569
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1570
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1571
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1573
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1574
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1575
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1577
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1576
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1578
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1579
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1581
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1580
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1582
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1583
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1585
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1584
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1586
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1587
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1589
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1588
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1590
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1591
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1593
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1592
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1594
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1595
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1597
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1596
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1598
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1599
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1601
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1600
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1602
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1603
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1605
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1604
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1606
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1607
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1609
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1608
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1610
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1611
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1613
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1612
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1614
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1615
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1617
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1616
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1618
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1619
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1621
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1620
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1622
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1623
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1625
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1624
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1626
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1627
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1629
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1628
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1630
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1631
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1633
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1632
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1634
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1635
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1637
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1636
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1638
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1639
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1641
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1640
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1642
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1643
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1645
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1644
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1646
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1647
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1649
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1648
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1650
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1651
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1653
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1652
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1654
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1655
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1657
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1656
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1658
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1659
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1661
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1660
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1662
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1663
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1665
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1664
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1666
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1667
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1669
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1668
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1670
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1671
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1673
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1672
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1674
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1675
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1677
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1676
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1678
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1679
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1681
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1680
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1682
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1683
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1685
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X63Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1684
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N,
      T => ddr2_dqs_n_1_T,
      O => ddr2_dqs_n(1),
      OB => ddr2_dqs_n_1_DIFFO_OUT
    );
  led_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD404"
    )
    port map (
      I => led_o_0_O,
      O => led_o(0)
    );
  led_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => led_o_1_O,
      O => led_o(1)
    );
  led_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD420"
    )
    port map (
      I => led_o_2_O,
      O => led_o(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD276"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q,
      CTL => ddr2_dq_0_T,
      O => ddr2_dq(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(0),
      O => ddr2_dq_0_INBUF
    );
  ddr2_dq_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK2INV_1686
    );
  ddr2_dq_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_0_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q,
      T => ddr2_dqs_0_T,
      O => ddr2_dqs(0),
      OB => ddr2_dqs_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD280"
    )
    port map (
      I => ddr2_dqs(0),
      IB => ddr2_dqs_n(0),
      O => ddr2_dqs_0_INBUF
    );
  ddr2_dqs_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK2INV_1687
    );
  ddr2_dqs_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r10 : X_OBUF
    generic map(
      LOC => "PAD307"
    )
    port map (
      I => ddr2_address_10_O,
      O => ddr2_address(10)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q,
      CTL => ddr2_dq_1_T,
      O => ddr2_dq(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(1),
      O => ddr2_dq_1_INBUF
    );
  ddr2_dq_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK2INV_1688
    );
  ddr2_dq_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_1_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r11 : X_OBUF
    generic map(
      LOC => "PAD314"
    )
    port map (
      I => ddr2_address_11_O,
      O => ddr2_address(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r12 : X_OBUF
    generic map(
      LOC => "PAD310"
    )
    port map (
      I => ddr2_address_12_O,
      O => ddr2_address(12)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q,
      CTL => ddr2_dq_12_T,
      O => ddr2_dq(12)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(12),
      O => ddr2_dq_12_INBUF
    );
  ddr2_dq_12_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK2INV_1689
    );
  ddr2_dq_12_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_12_OUTPUT_OTCLK1INVNOT
    );
  mreset_i_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i,
      O => mreset_i_INBUF
    );
  mreset_i_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_INBUF,
      O => mreset_i_IBUF_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD274"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q,
      CTL => ddr2_dq_2_T,
      O => ddr2_dq(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(2),
      O => ddr2_dq_2_INBUF
    );
  ddr2_dq_2_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK2INV_1690
    );
  ddr2_dq_2_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_2_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_OBUFTDS : X_OBUFTDS
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q,
      T => ddr2_dqs_1_T,
      O => ddr2_dqs(1),
      OB => ddr2_dqs_1_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U7_IBUFDS_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD260"
    )
    port map (
      I => ddr2_dqs(1),
      IB => ddr2_dqs_n(1),
      O => ddr2_dqs_1_INBUF
    );
  ddr2_dqs_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK2INV_1691
    );
  ddr2_dqs_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q,
      CTL => ddr2_dq_3_T,
      O => ddr2_dq(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(3),
      O => ddr2_dq_3_INBUF
    );
  ddr2_dq_3_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK2INV_1692
    );
  ddr2_dq_3_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_3_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD272"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q,
      CTL => ddr2_dq_13_T,
      O => ddr2_dq(13)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(13),
      O => ddr2_dq_13_INBUF
    );
  ddr2_dq_13_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK2INV_1693
    );
  ddr2_dq_13_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_13_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD199"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q,
      CTL => ddr2_dq_4_T,
      O => ddr2_dq(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(4),
      O => ddr2_dq_4_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r0 : X_OBUF
    generic map(
      LOC => "PAD283"
    )
    port map (
      I => ddr2_address_0_O,
      O => ddr2_address(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD318"
    )
    port map (
      I => ddr2_address_1_O,
      O => ddr2_address(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD319"
    )
    port map (
      I => ddr2_address_2_O,
      O => ddr2_address(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r3 : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => ddr2_address_3_O,
      O => ddr2_address(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r4 : X_OBUF
    generic map(
      LOC => "PAD294"
    )
    port map (
      I => ddr2_address_4_O,
      O => ddr2_address(4)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r5 : X_OBUF
    generic map(
      LOC => "PAD326"
    )
    port map (
      I => ddr2_address_5_O,
      O => ddr2_address(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r6 : X_OBUF
    generic map(
      LOC => "PAD303"
    )
    port map (
      I => ddr2_address_6_O,
      O => ddr2_address(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r7 : X_OBUF
    generic map(
      LOC => "PAD312"
    )
    port map (
      I => ddr2_address_7_O,
      O => ddr2_address(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r8 : X_OBUF
    generic map(
      LOC => "PAD287"
    )
    port map (
      I => ddr2_address_8_O,
      O => ddr2_address(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r9 : X_OBUF
    generic map(
      LOC => "PAD331"
    )
    port map (
      I => ddr2_address_9_O,
      O => ddr2_address(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r1 : X_OBUF
    generic map(
      LOC => "PAD338"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q,
      O => ddr2_clk0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r20 : X_OBUF
    generic map(
      LOC => "PAD292"
    )
    port map (
      I => ddr2_cke_O,
      O => ddr2_cke
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r19 : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => ddr2_csb_O,
      O => ddr2_csb
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r21 : X_OBUF
    generic map(
      LOC => "PAD320"
    )
    port map (
      I => ddr2_ODT0_O,
      O => ddr2_ODT0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r16 : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => ddr2_web_O,
      O => ddr2_web
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q,
      CTL => ddr2_dq_10_T,
      O => ddr2_dq(10)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(10),
      O => ddr2_dq_10_INBUF
    );
  ddr2_dq_10_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK2INV_1694
    );
  ddr2_dq_10_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_10_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM0_OBUF : X_OBUF
    generic map(
      LOC => "PAD242"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0),
      O => ddr2_dm(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DM1_OBUF : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1),
      O => ddr2_dm(1)
    );
  ddr2_dq_11_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_11_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_11_OUTPUT_OTCLK2INV_1695
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q,
      CTL => ddr2_dq_11_T,
      O => ddr2_dq(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(11),
      O => ddr2_dq_11_INBUF
    );
  pc_data_o_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => pc_data_o_12_O,
      O => pc_data_o(12)
    );
  pc_data_o_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => pc_data_o_20_O,
      O => pc_data_o(20)
    );
  pc_data_o_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => pc_data_o_13_O,
      O => pc_data_o(13)
    );
  pc_data_o_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD413"
    )
    port map (
      I => pc_data_o_21_O,
      O => pc_data_o(21)
    );
  pc_data_o_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => pc_data_o_14_O,
      O => pc_data_o(14)
    );
  pc_data_o_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD385"
    )
    port map (
      I => pc_data_o_15_O,
      O => pc_data_o(15)
    );
  pc_data_o_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD405"
    )
    port map (
      I => pc_data_o_16_O,
      O => pc_data_o(16)
    );
  pc_data_o_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD410"
    )
    port map (
      I => pc_data_o_17_O,
      O => pc_data_o(17)
    );
  pc_data_o_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD408"
    )
    port map (
      I => pc_data_o_18_O,
      O => pc_data_o(18)
    );
  pc_data_o_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD416"
    )
    port map (
      I => pc_data_o_19_O,
      O => pc_data_o(19)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q,
      CTL => ddr2_dq_9_T,
      O => ddr2_dq(9)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(9),
      O => ddr2_dq_9_INBUF
    );
  ddr2_dq_9_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK2INV_1696
    );
  ddr2_dq_9_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_9_OUTPUT_OTCLK1INVNOT
    );
  pc_data_o_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD384"
    )
    port map (
      I => pc_data_o_0_O,
      O => pc_data_o(0)
    );
  pc_data_o_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD399"
    )
    port map (
      I => pc_data_o_1_O,
      O => pc_data_o(1)
    );
  pc_data_o_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD403"
    )
    port map (
      I => pc_data_o_2_O,
      O => pc_data_o(2)
    );
  pc_data_o_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD397"
    )
    port map (
      I => pc_data_o_3_O,
      O => pc_data_o(3)
    );
  pc_data_o_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD401"
    )
    port map (
      I => pc_data_o_4_O,
      O => pc_data_o(4)
    );
  pc_data_o_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD402"
    )
    port map (
      I => pc_data_o_5_O,
      O => pc_data_o(5)
    );
  pc_data_o_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD395"
    )
    port map (
      I => pc_data_o_6_O,
      O => pc_data_o(6)
    );
  pc_data_o_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD409"
    )
    port map (
      I => pc_data_o_7_O,
      O => pc_data_o(7)
    );
  pc_data_o_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD400"
    )
    port map (
      I => pc_data_o_8_O,
      O => pc_data_o(8)
    );
  pc_data_o_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD415"
    )
    port map (
      I => pc_data_o_9_O,
      O => pc_data_o(9)
    );
  ddr2_dq_4_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK2INV_1697
    );
  ddr2_dq_4_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_4_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_outbuf : X_OBUF
    generic map(
      LOC => "PAD301"
    )
    port map (
      I => rst_dqs_div_O,
      O => NlwRenamedSig_IO_rst_dqs_div
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_rst_iob_inbuf : X_BUF
    generic map(
      LOC => "PAD301",
      PATHPULSE => 396 ps
    )
    port map (
      I => NlwRenamedSig_IO_rst_dqs_div,
      O => rst_dqs_div_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD321"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q,
      CTL => ddr2_dq_5_T,
      O => ddr2_dq(5)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(5),
      O => ddr2_dq_5_INBUF
    );
  ddr2_dq_5_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK2INV_1698
    );
  ddr2_dq_5_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_5_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q,
      CTL => ddr2_dq_14_T,
      O => ddr2_dq(14)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(14),
      O => ddr2_dq_14_INBUF
    );
  ddr2_dq_14_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK2INV_1699
    );
  ddr2_dq_14_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_14_OUTPUT_OTCLK1INVNOT
    );
  diff_buf_brefclk_IBUFDS : X_IBUFDS
    generic map(
      LOC => "PAD57"
    )
    port map (
      I => brefclk_p_i,
      IB => brefclk_n_i,
      O => brefclk_p_i_INBUF
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD200"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q,
      CTL => ddr2_dq_6_T,
      O => ddr2_dq(6)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(6),
      O => ddr2_dq_6_INBUF
    );
  ddr2_dq_6_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK2INV_1700
    );
  ddr2_dq_6_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_6_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD296"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q,
      CTL => ddr2_dq_7_T,
      O => ddr2_dq(7)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(7),
      O => ddr2_dq_7_INBUF
    );
  ddr2_dq_7_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK2INV_1701
    );
  ddr2_dq_7_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_7_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_r2 : X_OBUF
    generic map(
      LOC => "PAD339"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q,
      O => ddr2_clk0b
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U7_OBUFTDS_N : X_OBUFTDS
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N,
      T => ddr2_dqs_n_0_T,
      O => ddr2_dqs_n(0),
      OB => ddr2_dqs_n_0_DIFFO_OUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r18 : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => ddr2_casb_O,
      O => ddr2_casb
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD271"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q,
      CTL => ddr2_dq_15_T,
      O => ddr2_dq(15)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(15),
      O => ddr2_dq_15_INBUF
    );
  ddr2_dq_15_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK2INV_1702
    );
  ddr2_dq_15_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_15_OUTPUT_OTCLK1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_OBUFT : X_OBUFT
    generic map(
      LOC => "PAD269"
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q,
      CTL => ddr2_dq_8_T,
      O => ddr2_dq(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_IBUF : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq(8),
      O => ddr2_dq_8_INBUF
    );
  ddr2_dq_8_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK2INV_1703
    );
  ddr2_dq_8_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dq_8_OUTPUT_OTCLK1INVNOT
    );
  pc_data_o_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD398"
    )
    port map (
      I => pc_data_o_10_O,
      O => pc_data_o(10)
    );
  pc_data_o_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD407"
    )
    port map (
      I => pc_data_o_11_O,
      O => pc_data_o(11)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r17 : X_OBUF
    generic map(
      LOC => "PAD273"
    )
    port map (
      I => ddr2_rasb_O,
      O => ddr2_rasb
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r00 : X_OBUF
    generic map(
      LOC => "PAD286"
    )
    port map (
      I => ddr2_ba_0_O,
      O => ddr2_ba(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_r13 : X_OBUF
    generic map(
      LOC => "PAD257"
    )
    port map (
      I => ddr2_ba_1_O,
      O => ddr2_ba(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX2P"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_SINV : X_INV
    generic map(
      LOC => "BUFGMUX2P",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phclk_bufg_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX6P"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv_0,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT,
      O => new_clk
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_SINV : X_INV
    generic map(
      LOC => "BUFGMUX6P",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK0_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90 : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX7S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv_0,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT,
      O => clk90
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_SINV : X_INV
    generic map(
      LOC => "BUFGMUX7S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLK90_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKFB : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX5S"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKFB_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb_buf
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKFB_SINV : X_INV
    generic map(
      LOC => "BUFGMUX5S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKFB_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX1P"
    )
    port map (
      I0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      I1 => GND,
      S => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV_S_INVNOT,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half_buf
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV_SINV : X_INV
    generic map(
      LOC => "BUFGMUX1P",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_BUFG_CLKDV_S_INVNOT
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1 : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "NONE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 0,
      LOC => "DCM_X3Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1705,
      CLKFB => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1704,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_103,
      PSINCDEC => GLOBAL_LOGIC0,
      PSEN => GLOBAL_LOGIC0,
      PSCLK => GLOBAL_LOGIC0,
      CLK0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb,
      CLK90 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      CLK180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      CLK270 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      PSDONE => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_PSDONE,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0fb_buf,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKFB_BUF_1704
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X3Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half_buf,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCM_INST1_CLKIN_BUF_1705
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINV : X_INV
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm : X_DCM
    generic map(
      DUTY_CYCLE_CORRECTION => TRUE,
      FACTORY_JF => X"C080",
      CLKDV_DIVIDE => 2.0,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKOUT_PHASE_SHIFT => "VARIABLE",
      CLK_FEEDBACK => "1X",
      DLL_FREQUENCY_MODE => "LOW",
      CLKIN_DIVIDE_BY_2 => FALSE,
      PHASE_SHIFT => 128,
      LOC => "DCM_X2Y0",
      SIM_CLKIN_CYCLE_JITTER => 300 ps,
      SIM_CLKIN_PERIOD_JITTER => 1000 ps,
      MAXPERCLKIN => 41668 ps,
      MAXPERPSCLK => 1149998850 ps
    )
    port map (
      CLKIN => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1707,
      CLKFB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1706,
      DSSEN => GLOBAL_LOGIC0,
      RST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_RSTINVNOT,
      PSINCDEC => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      PSEN => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      PSCLK => new_clk,
      CLK0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClkDcm,
      CLK90 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK90,
      CLK180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK180,
      CLK270 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK270,
      CLK2X => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X,
      CLK2X180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLK2X180,
      CLKDV => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKDV,
      CLKFX => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX,
      CLKFX180 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFX180,
      LOCKED => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      PSDONE => mem_interface_top_inst_infrastructure_top0_cal_top0_psDone,
      STATUS(7) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS7,
      STATUS(6) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS6,
      STATUS(5) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS5,
      STATUS(4) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS4,
      STATUS(3) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS3,
      STATUS(2) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS2,
      STATUS(1) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS1,
      STATUS(0) => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_STATUS0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKFB_BUF_1706
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF : X_BUF
    generic map(
      LOC => "DCM_X2Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_dcm_CLKIN_BUF_1707
    );
  clk1_for_logic : X_BUFGMUX
    generic map(
      LOC => "BUFGMUX4S"
    )
    port map (
      I0 => clk1_for_logic_I0_INV,
      I1 => GND,
      S => clk1_for_logic_S_INVNOT,
      O => clk1
    );
  clk1_for_logic_SINV : X_INV
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => clk1_for_logic_S_INVNOT
    );
  clk1_for_logic_I0_USED : X_BUF
    generic map(
      LOC => "BUFGMUX4S",
      PATHPULSE => 396 ps
    )
    port map (
      I => brefclk_p_i_INBUF,
      O => clk1_for_logic_I0_INV
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DXMUX_1708
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_1709
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_1710
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_1711
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DXMUX_1712
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DYMUX_1713
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_SRFFMUX_1714
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X2Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_CLKINV_1715
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_1 : X_LUT4
    generic map(
      INIT => X"BBFC",
      LOC => "SLICE_X2Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_1716
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_1717
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_1718,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_1719
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_1720
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_1721
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_1722
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_1723
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X3Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_1724
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_1725
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_1726
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_1727
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_1728
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0200_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_1729
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_1730
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_1731
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_1732
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_1733
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_1734
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_1735
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_1736
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_1737,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_1738
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_1739
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X8Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_1740
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_1741
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_1742
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_1743
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_1744
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_1745
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_1746
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_1747
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X9Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_1748
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_1749
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X9Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_1750
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DXMUX_1751
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_1752,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_1753
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_1754
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_1755
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_1756
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_1757
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_1758
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_1759
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_1760
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_1761
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_1762
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_1763
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_1764
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_1765
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X10Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_1766
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DXMUX_1767
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_1768
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_1769
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_1770
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_1771
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_1772
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_1773
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_1774
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_1775
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_1776
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_1777
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_1778
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_1779
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_1780
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_1781
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_1782
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_1783
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X11Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_1784
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_1785
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X11Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_1786
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DXMUX_1787
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DYMUX_1788
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_SRFFMUX_1789
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CLKINV_1790
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X12Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CEINV_1791
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_1792
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_1793
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_1794
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_1795
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_1796
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_1797
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_1798
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_1799
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X13Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0201_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_1800
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DXMUX_1801
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DYMUX_1802
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_SRFFMUX_1803
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CLKINV_1804
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CEINV_1805
    );
  system_controller_inst_test_count_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N11,
      O => system_controller_inst_N11_0
    );
  system_controller_inst_test_count_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_test_count(0),
      O => system_controller_inst_test_count_0_DYMUX_1806
    );
  system_controller_inst_test_count_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker1_2_pack_1,
      O => system_controller_inst_Ker1_2_113
    );
  system_controller_inst_test_count_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_test_count_0_CLKINV_1807
    );
  system_controller_inst_test_count_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_5_pack_1,
      O => system_controller_inst_test_count_5_DXMUX_1808
    );
  system_controller_inst_test_count_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_6_pack_1,
      O => system_controller_inst_test_count_5_DYMUX_1809
    );
  system_controller_inst_test_count_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_test_count_5_SRFFMUX_1810
    );
  system_controller_inst_test_count_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_test_count_5_CLKINV_1811
    );
  system_controller_inst_system_controller_Result_6_xor11 : X_LUT4
    generic map(
      INIT => X"AE04",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => system_controller_inst_test_count(6),
      ADR1 => system_controller_inst_test_count(5),
      ADR2 => system_controller_inst_N29,
      ADR3 => system_controller_inst_N11_0,
      O => system_controller_inst_Result_6_pack_1
    );
  system_controller_inst_test_count_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_1_pack_1,
      O => system_controller_inst_test_count_1_DXMUX_1812
    );
  system_controller_inst_test_count_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_3_pack_1,
      O => system_controller_inst_test_count_1_DYMUX_1813
    );
  system_controller_inst_test_count_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_test_count_1_SRFFMUX_1814
    );
  system_controller_inst_test_count_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X14Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_test_count_1_CLKINV_1815
    );
  system_controller_inst_system_controller_Result_3_xor11 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => system_controller_inst_test_count(0),
      ADR1 => system_controller_inst_test_count(3),
      ADR2 => system_controller_inst_test_count(1),
      ADR3 => system_controller_inst_test_count(2),
      O => system_controller_inst_Result_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_1816
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_1817
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_1818,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_1819
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_1820
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_1821
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_1822
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_1823
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_1824
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_1825
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_1826
    );
  system_controller_inst_test_count_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Result_2_pack_1,
      O => system_controller_inst_test_count_2_DXMUX_1827
    );
  system_controller_inst_test_count_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker29_2_1828,
      O => system_controller_inst_Ker29_2_0
    );
  system_controller_inst_test_count_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => system_controller_inst_test_count_2_CLKINV_1829
    );
  pc_data_o_9_OBUF_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X15Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N38,
      O => system_controller_inst_N38_0
    );
  system_controller_inst_system_controller_Result_5_xor1_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => system_controller_inst_test_count(3),
      ADR1 => system_controller_inst_test_count(2),
      ADR2 => system_controller_inst_test_count(1),
      ADR3 => system_controller_inst_test_count(0),
      O => system_controller_inst_N38
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X16Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02091 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X16Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DXMUX_1831
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DYMUX_1832
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_SRFFMUX_1833
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CLKINV_1834
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CEINV_1835
    );
  system_controller_inst_intern_reg1_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(20),
      O => system_controller_inst_intern_reg1_20_DXMUX_1836
    );
  system_controller_inst_intern_reg1_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(21),
      O => system_controller_inst_intern_reg1_20_DYMUX_1837
    );
  system_controller_inst_intern_reg1_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_20_SRFFMUX_1838
    );
  system_controller_inst_intern_reg1_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_20_CLKINV_1839
    );
  system_controller_inst_intern_reg1_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X18Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_20_CEINV_1840
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DXMUX_1841
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DYMUX_1842
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_SRFFMUX_1843
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CLKINV_1844
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CEINV_1845
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_1846
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_1847
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_1848
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_1849
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_1850
    );
  system_controller_inst_TP_port_11_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(21),
      ADR1 => system_controller_inst_intern_reg0(21),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_11_OBUF_1852
    );
  system_controller_inst_intern_reg1_14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(14),
      O => system_controller_inst_intern_reg1_14_DXMUX_1853
    );
  system_controller_inst_intern_reg1_14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_intern_reg0(15),
      O => system_controller_inst_intern_reg1_14_DYMUX_1854
    );
  system_controller_inst_intern_reg1_14_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_14_SRFFMUX_1855
    );
  system_controller_inst_intern_reg1_14_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg1_14_CLKINV_1856
    );
  system_controller_inst_intern_reg1_14_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X19Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg1_14_CEINV_1857
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_1858
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_1859
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_1860
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_1861
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_1862
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_1863
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1864
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1865
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1866
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0209_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1867
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_1868
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_1869
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X22Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_1870
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_1871
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X22Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_1872
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X25Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007010 : X_LUT4
    generic map(
      INIT => X"5D5D",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1873
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_n0011,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1874
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1875
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_1876
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_1877
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_1878
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X26Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_1879
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_1880
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_1881
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_1882
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_1883
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_1884
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_1885
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_1886
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_1887
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_1888
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_1889
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_1890
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_1891
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_1892
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X27Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0206_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_1893
    );
  system_controller_inst_intern_reg0_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(11),
      O => system_controller_inst_intern_reg0_11_DXMUX_1894
    );
  system_controller_inst_intern_reg0_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(15),
      O => system_controller_inst_intern_reg0_11_DYMUX_1895
    );
  system_controller_inst_intern_reg0_11_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_11_SRFFMUX_1896
    );
  system_controller_inst_intern_reg0_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_11_CLKINV_1897
    );
  system_controller_inst_intern_reg0_11_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X28Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_11_CEINV_1898
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_1899
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_1900
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_1901
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_1902
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_1903
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_1904
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_69
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_1905
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_1906
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_1907
    );
  system_controller_inst_intern_reg0_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(20),
      O => system_controller_inst_intern_reg0_20_DXMUX_1908
    );
  system_controller_inst_intern_reg0_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_output_data(21),
      O => system_controller_inst_intern_reg0_20_DYMUX_1909
    );
  system_controller_inst_intern_reg0_20_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_20_SRFFMUX_1910
    );
  system_controller_inst_intern_reg0_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_intern_reg0_20_CLKINV_1911
    );
  system_controller_inst_intern_reg0_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X31Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => system_controller_inst_intern_reg0_20_CEINV_1912
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_DXMUX_1913
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_SRFFMUX_1914
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CLKINV_1915
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CEINV_1916
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_1917
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DYMUX_1918
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_1919
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_1920
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_1921
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_DYMUX_1922
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_CLKINV_1923
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker101 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X36Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_DYMUX_1924
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_CLKINV_1925
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01941 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X36Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_F5MUX_1926,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X36Y3"
    )
    port map (
      IA => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832,
      IB => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833,
      SEL => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_BXINV_1927,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_F5MUX_1926
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_BXINV_1927
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1928
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1929
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_F : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X36Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N832
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y90",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DXMUX_1930
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X36Y90",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_114,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DYMUX_1931
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X36Y90",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_SRFFMUX_1932
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X36Y90",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk_half,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_CLKINV_1933
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1934,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X37Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker45_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X37Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_89,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_DYMUX_1935
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_SRFFMUX_1936
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X44Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_CLKINV_1937
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_75,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1938
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_divRst_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1939
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X45Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phShftClk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_41,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DXMUX_1940
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1941
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1942
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X48Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1943
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X48Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00471 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047
    );
  user_output_data_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1,
      O => user_output_data_10_DXMUX_1944
    );
  user_output_data_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1,
      O => user_output_data_10_DYMUX_1945
    );
  user_output_data_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_10_SRFFMUX_1946
    );
  user_output_data_10_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_10_CLKINV_1947
    );
  user_output_data_10_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X49Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_10_CEINV_1948
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_1949
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_1950
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_1951
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_1952
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_1953
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_1954
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_1955
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_1956
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X32Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_1957
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X32Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010365 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X32Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_1958
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_1959
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_1960
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_1961
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_1962
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_1963
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_1964
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_1965
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_1966
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_1967
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_1968
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_1969
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_1970
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_1971
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_1972
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_1973
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F5MUX_215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_1974
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_1975
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X33Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X33Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_1976
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_1977
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X33Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_1978
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01981 : X_LUT4
    generic map(
      INIT => X"2220",
      LOC => "SLICE_X34Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_1979
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_1980
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_1981
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_1982
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91_0
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_1983
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_1984
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_1985
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_1986
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_1987
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_1988
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X34Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_1989
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_1990
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X34Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_1991
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_1992
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X35Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_1993
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_1994
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0198,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_1995
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_1996
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_1997
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X35Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_1998
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_1999
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X35Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2000
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DXMUX_2001
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_2002
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_2003
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_2004
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_2005
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DXMUX_2006
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DYMUX_2007
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X50Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DXMUX_2008
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_2009
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_2010
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_2011
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2012
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2013
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2014
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2015
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2016
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_2017
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_2018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_2019
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_2020
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_2021
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DXMUX_2022
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DYMUX_2023
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_SRFFMUX_2024
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CLKINV_2025
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CEINV_2026
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2027
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2028
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2029
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2030
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X50Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2031
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_DXMUX_2032
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_SRFFMUX_2033
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CLKINV_2034
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CEINV_2035
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DXMUX_2036
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_2037
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_2038
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_2039
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_3_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_2040
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DXMUX_2041
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DYMUX_2042
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_CLKINV_2043
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_2044
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DYMUX_2045
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_2046
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_2047
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X51Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_1_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_2048
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DXMUX_2049
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DYMUX_2050
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_SRFFMUX_2051
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X52Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2052
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2053
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2054
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_DXMUX_2055
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_SRFFMUX_2056
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_2057
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_2058
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_2059
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2060
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2061
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2062
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X53Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3620 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X53Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_2063
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_2064
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2065
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X53Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2066
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2067
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2068
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2069
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2070
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DXMUX_2071
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_2072
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_2073
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_2074
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X53Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_2075
    );
  system_controller_inst_N1011_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N1011,
      O => system_controller_inst_N1011_0
    );
  system_controller_inst_N1011_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X54Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N42,
      O => system_controller_inst_N42_0
    );
  system_controller_inst_current_state_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => led_o_0_OBUF_14,
      ADR1 => system_controller_inst_current_state_FFd8_61,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N42
    );
  user_output_data_20_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1,
      O => user_output_data_20_DXMUX_2076
    );
  user_output_data_20_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1,
      O => user_output_data_20_DYMUX_2077
    );
  user_output_data_20_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_20_SRFFMUX_2078
    );
  user_output_data_20_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_20_CLKINV_2079
    );
  user_output_data_20_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X54Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_20_CEINV_2080
    );
  user_output_data_22_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1,
      O => user_output_data_22_DXMUX_2081
    );
  user_output_data_22_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1,
      O => user_output_data_22_DYMUX_2082
    );
  user_output_data_22_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_22_SRFFMUX_2083
    );
  user_output_data_22_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_22_CLKINV_2084
    );
  user_output_data_22_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X55Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_22_CEINV_2085
    );
  system_controller_inst_current_input_address_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_5_pack_1,
      O => system_controller_inst_current_input_address_5_DXMUX_2086
    );
  system_controller_inst_current_input_address_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_6_pack_1,
      O => system_controller_inst_current_input_address_5_DYMUX_2087
    );
  system_controller_inst_current_input_address_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_5_SRFFMUX_2088
    );
  system_controller_inst_current_input_address_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_5_CLKINV_2089
    );
  system_controller_inst_n0057_7_29_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0057_7_29_1_2090,
      O => system_controller_inst_n0057_7_29_1_0
    );
  system_controller_inst_n0057_7_29_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N220,
      O => system_controller_inst_N220_0
    );
  system_controller_inst_n0057_3_SW1 : X_LUT4
    generic map(
      INIT => X"2AAA",
      LOC => "SLICE_X56Y6"
    )
    port map (
      ADR0 => system_controller_inst_N15,
      ADR1 => system_controller_inst_col_addr(2),
      ADR2 => system_controller_inst_col_addr(1),
      ADR3 => system_controller_inst_col_addr(0),
      O => system_controller_inst_N220
    );
  system_controller_inst_N32_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N32,
      O => system_controller_inst_N32_0
    );
  system_controller_inst_N32_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N254,
      O => system_controller_inst_N254_0
    );
  system_controller_inst_n0057_4_SW0 : X_LUT4
    generic map(
      INIT => X"88A8",
      LOC => "SLICE_X56Y8"
    )
    port map (
      ADR0 => system_controller_inst_N23,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd5_28,
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N254
    );
  system_controller_inst_current_state_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd3_In_pack_1,
      O => system_controller_inst_current_state_FFd3_DXMUX_2091
    );
  system_controller_inst_current_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd7_In_pack_1,
      O => system_controller_inst_current_state_FFd3_DYMUX_2092
    );
  system_controller_inst_current_state_FFd3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd3_SRFFMUX_2093
    );
  system_controller_inst_current_state_FFd3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd3_CLKINV_2094
    );
  system_controller_inst_current_state_FFd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd2_In_pack_1,
      O => system_controller_inst_current_state_FFd2_DXMUX_2095
    );
  system_controller_inst_current_state_FFd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd8_In_pack_1,
      O => system_controller_inst_current_state_FFd2_DYMUX_2096
    );
  system_controller_inst_current_state_FFd2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd2_SRFFMUX_2097
    );
  system_controller_inst_current_state_FFd2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd2_CLKINV_2098
    );
  system_controller_inst_loop_count_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_3_pack_1,
      O => system_controller_inst_loop_count_3_DXMUX_2099
    );
  system_controller_inst_loop_count_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_4_pack_1,
      O => system_controller_inst_loop_count_3_DYMUX_2100
    );
  system_controller_inst_loop_count_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X56Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_3_SRFFMUX_2101
    );
  system_controller_inst_loop_count_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_3_CLKINV_2102
    );
  system_controller_inst_loop_count_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_6_pack_1,
      O => system_controller_inst_loop_count_6_DXMUX_2103
    );
  system_controller_inst_loop_count_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X56Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker10_2_2104,
      O => system_controller_inst_Ker10_2_0
    );
  system_controller_inst_loop_count_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_6_CLKINV_2105
    );
  system_controller_inst_Ker10_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X56Y17"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(3),
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => VCC,
      O => system_controller_inst_Ker10_2_2104
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2106
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2107
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X56Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2108
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2109
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X56Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2110
    );
  system_controller_inst_current_input_address_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_2_pack_1,
      O => system_controller_inst_current_input_address_2_DXMUX_2111
    );
  system_controller_inst_current_input_address_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N283,
      O => system_controller_inst_N283_0
    );
  system_controller_inst_current_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_2_CLKINV_2112
    );
  system_controller_inst_N112_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N112,
      O => system_controller_inst_N112_0
    );
  system_controller_inst_N112_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N96,
      O => system_controller_inst_N96_0
    );
  system_controller_inst_n005836 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X57Y10"
    )
    port map (
      ADR0 => led_o_0_OBUF_14,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd3_58,
      ADR3 => system_controller_inst_current_state_FFd8_61,
      O => system_controller_inst_N96
    );
  system_controller_inst_current_reg3_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_reg3_2_pack_1,
      O => system_controller_inst_current_reg3_0_DXMUX_2113
    );
  system_controller_inst_current_reg3_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd9_In_pack_1,
      O => system_controller_inst_current_reg3_0_DYMUX_2114
    );
  system_controller_inst_current_reg3_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg3_0_SRFFMUX_2115
    );
  system_controller_inst_current_reg3_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg3_0_CLKINV_2116
    );
  system_controller_inst_N34_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N34,
      O => system_controller_inst_N34_0
    );
  system_controller_inst_N34_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N64,
      O => system_controller_inst_N64_0
    );
  system_controller_inst_n00580 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X57Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd4_59,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N64
    );
  system_controller_inst_N361_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N361,
      O => system_controller_inst_N361_0
    );
  system_controller_inst_N361_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X57Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N321,
      O => system_controller_inst_N321_0
    );
  system_controller_inst_Ker3211 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X57Y13"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd7_60,
      ADR1 => system_controller_inst_current_state_FFd10_33,
      ADR2 => system_controller_inst_current_state_FFd2_57,
      ADR3 => system_controller_inst_current_state_FFd6_34,
      O => system_controller_inst_N321
    );
  system_controller_inst_loop_count_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_5_pack_1,
      O => system_controller_inst_loop_count_5_DXMUX_2117
    );
  system_controller_inst_loop_count_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_7_pack_1,
      O => system_controller_inst_loop_count_5_DYMUX_2118
    );
  system_controller_inst_loop_count_5_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_5_SRFFMUX_2119
    );
  system_controller_inst_loop_count_5_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_loop_count_5_CLKINV_2120
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X57Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2121
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2122
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X57Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2123
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2124
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X57Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2125
    );
  system_controller_inst_N37_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N37,
      O => system_controller_inst_N37_0
    );
  system_controller_inst_N37_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker30_2_2126,
      O => system_controller_inst_Ker30_2_0
    );
  system_controller_inst_Ker30_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X58Y7"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_col_addr(3),
      ADR2 => system_controller_inst_col_addr(2),
      ADR3 => VCC,
      O => system_controller_inst_Ker30_2_2126
    );
  system_controller_inst_N14_map533_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_map533,
      O => system_controller_inst_N14_map533_0
    );
  system_controller_inst_N14_map533_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N223,
      O => system_controller_inst_N223_0
    );
  system_controller_inst_n0057_1_SW1 : X_LUT4
    generic map(
      INIT => X"FF23",
      LOC => "SLICE_X58Y8"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd5_28,
      ADR3 => system_controller_inst_col_addr(0),
      O => system_controller_inst_N223
    );
  system_controller_inst_N369_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N369,
      O => system_controller_inst_N369_0
    );
  system_controller_inst_N369_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_n0056_0_16_1_2127,
      O => system_controller_inst_n0056_0_16_1_0
    );
  system_controller_inst_n0056_0_16_1 : X_LUT4
    generic map(
      INIT => X"DDDD",
      LOC => "SLICE_X58Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd2_57,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0056_0_16_1_2127
    );
  user_output_data_25_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1,
      O => user_output_data_25_DXMUX_2128
    );
  user_output_data_25_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1,
      O => user_output_data_25_DYMUX_2129
    );
  user_output_data_25_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_25_SRFFMUX_2130
    );
  user_output_data_25_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_25_CLKINV_2131
    );
  user_output_data_25_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_25_CEINV_2132
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DXMUX_2133
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_2134
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_2135
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_2136
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X58Y44",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0047_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_2137
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X58Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X58Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_2138
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X58Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT
    );
  system_controller_inst_current_input_address_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_3_pack_1,
      O => system_controller_inst_current_input_address_3_DXMUX_2139
    );
  system_controller_inst_current_input_address_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_addr_4_pack_1,
      O => system_controller_inst_current_input_address_3_DYMUX_2140
    );
  system_controller_inst_current_input_address_3_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_3_SRFFMUX_2141
    );
  system_controller_inst_current_input_address_3_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_address_3_CLKINV_2142
    );
  system_controller_inst_Ker4_map511_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_Ker4_map511,
      O => system_controller_inst_Ker4_map511_0
    );
  system_controller_inst_Ker4_map511_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_map527,
      O => system_controller_inst_N14_map527_0
    );
  system_controller_inst_N145 : X_LUT4
    generic map(
      INIT => X"EFEF",
      LOC => "SLICE_X59Y10"
    )
    port map (
      ADR0 => system_controller_inst_N27_0,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => VCC,
      O => system_controller_inst_N14_map527
    );
  system_controller_inst_N14_map543_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_map543,
      O => system_controller_inst_N14_map543_0
    );
  system_controller_inst_N14_map543_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_map539_pack_1,
      O => system_controller_inst_N14_map539
    );
  system_controller_inst_N1435 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X59Y12"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N14_map539_pack_1
    );
  system_controller_inst_N373_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N373,
      O => system_controller_inst_N373_0
    );
  system_controller_inst_N373_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N14_map538,
      O => system_controller_inst_N14_map538_0
    );
  system_controller_inst_N1434 : X_LUT4
    generic map(
      INIT => X"ABAB",
      LOC => "SLICE_X59Y13"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => VCC,
      O => system_controller_inst_N14_map538
    );
  system_controller_inst_N121_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N121,
      O => system_controller_inst_N121_0
    );
  system_controller_inst_N121_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N339,
      O => system_controller_inst_N339_0
    );
  system_controller_inst_n0056_4_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X59Y16"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_N339
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X59Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X59Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2143
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2144
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2145
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2146
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2147
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2148
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2149
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2150
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X59Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2151
    );
  system_controller_inst_current_state_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_state_FFd6_In_pack_1,
      O => system_controller_inst_current_state_FFd6_DXMUX_2152
    );
  system_controller_inst_current_state_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => system_controller_inst_current_state_FFd6_DYMUX_2153
    );
  system_controller_inst_current_state_FFd6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N60_pack_1,
      O => system_controller_inst_N60
    );
  system_controller_inst_current_state_FFd6_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X60Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd6_SRFFMUX_2154
    );
  system_controller_inst_current_state_FFd6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_state_FFd6_CLKINV_2155
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X60Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_N39,
      O => system_controller_inst_N39_0
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_71,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_2156
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0016_0,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_2157
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_2158
    );
  user_output_data_31_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1,
      O => user_output_data_31_DXMUX_2159
    );
  user_output_data_31_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1,
      O => user_output_data_31_DYMUX_2160
    );
  user_output_data_31_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_31_SRFFMUX_2161
    );
  user_output_data_31_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_31_CLKINV_2162
    );
  user_output_data_31_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_31_CEINV_2163
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2164
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2165
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2166
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2167
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X60Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DXMUX_2169
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2170
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X60Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2171
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2172
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X60Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2173
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(13),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DXMUX_2174
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DYMUX_2175
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_SRFFMUX_2176
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CLKINV_2177
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CEINV : X_INV
    generic map(
      LOC => "SLICE_X61Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CEINVNOT
    );
  user_output_data_28_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1,
      O => user_output_data_28_DXMUX_2178
    );
  user_output_data_28_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1,
      O => user_output_data_28_DYMUX_2179
    );
  user_output_data_28_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => user_output_data_28_SRFFMUX_2180
    );
  user_output_data_28_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => user_output_data_28_CLKINV_2181
    );
  user_output_data_28_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0007_0,
      O => user_output_data_28_CEINV_2182
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2183
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2184
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2185
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2186
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2187
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X61Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DXMUX_2188
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2189
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X61Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2190
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2191
    );
  mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X61Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_2_0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2192
    );
  user_input_address_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(2),
      O => user_input_address_2_DXMUX_2193
    );
  user_input_address_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(7),
      O => user_input_address_2_DYMUX_2194
    );
  user_input_address_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_2_SRFFMUX_2195
    );
  user_input_address_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_2_CLKINV_2196
    );
  user_input_address_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(4),
      O => user_input_address_4_DXMUX_2197
    );
  user_input_address_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(5),
      O => user_input_address_4_DYMUX_2198
    );
  user_input_address_4_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_4_SRFFMUX_2199
    );
  user_input_address_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_4_CLKINV_2200
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X62Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1_0_0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X62Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_2201
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X62Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_2202
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINV : X_INV
    generic map(
      LOC => "SLICE_X62Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_92,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DXMUX_2203
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_43,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_2204
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X64Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_2205
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X64Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_2206
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DXMUX_2207
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_2208
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_2209
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X66Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT
    );
  user_input_address_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_input_address(6),
      O => user_input_address_6_DYMUX_2210
    );
  user_input_address_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013,
      O => mem_interface_top_inst_infrastructure_top0_n0013_0
    );
  user_input_address_6_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_input_address_6_CLKINV_2211
    );
  mem_interface_top_inst_wait_200us_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_wait_200us_DYMUX_2212
    );
  mem_interface_top_inst_wait_200us_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0021,
      O => mem_interface_top_inst_infrastructure_top0_n0021_0
    );
  mem_interface_top_inst_wait_200us_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_wait_200us_SRFFMUX_2213
    );
  mem_interface_top_inst_wait_200us_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_wait_200us_CLKINV_2214
    );
  mem_interface_top_inst_wait_200us_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0015,
      O => mem_interface_top_inst_wait_200us_CEINV_2215
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0022,
      O => mem_interface_top_inst_infrastructure_top0_n0022_0
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_wait_200us,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2216
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0017,
      O => mem_interface_top_inst_infrastructure_top0_n0017_0
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_n0013_0,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2217
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2218
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DXMUX_2219
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(7),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DYMUX_2220
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X66Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_SRFFMUX_2221
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X66Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CLKINV_2222
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CEINV : X_INV
    generic map(
      LOC => "SLICE_X66Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_2223
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_2224
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_2225
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_2226
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X67Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_2227
    );
  system_controller_inst_current_input_data_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_1_Q,
      O => system_controller_inst_current_input_data_1_DXMUX_2228
    );
  system_controller_inst_current_input_data_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_1_DYMUX_2229
    );
  system_controller_inst_current_input_data_1_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_1_SRFFMUX_2230
    );
  system_controller_inst_current_input_data_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_1_CLKINV_2231
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_2232
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_2233
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X68Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_2234
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X68Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_2235
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINV : X_INV
    generic map(
      LOC => "SLICE_X68Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(4),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_2236
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dq(6),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_2237
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X69Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_2238
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_2239
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X69Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_2240
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_2241
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_111,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DYMUX_2242
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_2243
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_2244
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_2245
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_2246
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X70Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT
    );
  system_controller_inst_current_input_data_18_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_12_Q,
      O => system_controller_inst_current_input_data_18_DXMUX_2247
    );
  system_controller_inst_current_input_data_18_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X70Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_next_input_data_14_Q,
      O => system_controller_inst_current_input_data_18_DYMUX_2248
    );
  system_controller_inst_current_input_data_18_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X70Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_18_SRFFMUX_2249
    );
  system_controller_inst_current_input_data_18_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X70Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_input_data_18_CLKINV_2250
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2251
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2252
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2253
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X71Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT
    );
  user_command_register_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(0),
      O => user_command_register_2_DXMUX_2254
    );
  user_command_register_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N12,
      O => mem_interface_top_inst_ddr2_top0_controller0_N12_0
    );
  user_command_register_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg3(1),
      O => user_command_register_2_DYMUX_2255
    );
  user_command_register_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_115
    );
  user_command_register_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_command_register_2_SRFFMUX_2256
    );
  user_command_register_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X72Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_command_register_2_CLKINV_2257
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_2258
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_2259
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N157,
      O => mem_interface_top_inst_ddr2_top0_controller0_N157_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_2260
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X72Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(8),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2261
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_address(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2262
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2263
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X72Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DXMUX_2264
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N36,
      O => mem_interface_top_inst_ddr2_top0_controller0_N36_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_2265
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_2266,
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_2267
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X73Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_2268
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_90,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DYMUX_2269
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N241
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_2270
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X73Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT
    );
  user_config_register1_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_0_Q,
      O => user_config_register1_12_DXMUX_2271
    );
  user_config_register1_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg1_8_Q,
      O => user_config_register1_12_DYMUX_2272
    );
  user_config_register1_12_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register1_12_SRFFMUX_2273
    );
  user_config_register1_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register1_12_CLKINV_2274
    );
  system_controller_inst_current_reg1_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_0_DXMUX_2275
    );
  system_controller_inst_current_reg1_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X74Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N155,
      O => mem_interface_top_inst_ddr2_top0_controller0_N155_0
    );
  system_controller_inst_current_reg1_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_0_DYMUX_2276
    );
  system_controller_inst_current_reg1_0_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X74Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg1_0_SRFFMUX_2277
    );
  system_controller_inst_current_reg1_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_0_CLKINV_2278
    );
  system_controller_inst_current_reg2_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_2_DXMUX_2279
    );
  system_controller_inst_current_reg2_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg2_2_DYMUX_2280
    );
  system_controller_inst_current_reg2_2_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg2_2_SRFFMUX_2281
    );
  system_controller_inst_current_reg2_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X74Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg2_2_CLKINV_2282
    );
  system_controller_inst_current_reg1_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_8_DXMUX_2283
    );
  system_controller_inst_current_reg1_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_8_DYMUX_2284
    );
  system_controller_inst_current_reg1_8_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X75Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg1_8_SRFFMUX_2285
    );
  system_controller_inst_current_reg1_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_8_CLKINV_2286
    );
  user_config_register2_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_1_Q,
      O => user_config_register2_8_DXMUX_2287
    );
  user_config_register2_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X75Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => system_controller_inst_current_reg2_2_Q,
      O => user_config_register2_8_DYMUX_2288
    );
  user_config_register2_8_SRFFMUX : X_INV
    generic map(
      LOC => "SLICE_X75Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register2_8_SRFFMUX_2289
    );
  user_config_register2_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X75Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => user_config_register2_8_CLKINV_2290
    );
  system_controller_inst_current_reg1_11_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X76Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663_0
    );
  system_controller_inst_current_reg1_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => system_controller_inst_current_reg1_11_DYMUX_2291
    );
  system_controller_inst_current_reg1_11_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X76Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N590,
      O => mem_interface_top_inst_ddr2_top0_controller0_N590_0
    );
  system_controller_inst_current_reg1_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X76Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => system_controller_inst_current_reg1_11_CLKINV_2292
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DXMUX_2293
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_2294
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X76Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_2295
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X76Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_2296
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DYMUX_2297
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X77Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_2298
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X77Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2299
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9),
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2300
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X77Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2301
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X77Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X78Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_2302,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2303
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X78Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2304
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X78Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2305
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_2306
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DYMUX_2307
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X79Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N48
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_2308
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_7_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DXMUX_2309
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_2310
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X79Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_2311
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X79Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DXMUX_2312
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0342,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0342_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_2313
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N612,
      O => mem_interface_top_inst_ddr2_top0_controller0_N612_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_2314
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X80Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2315
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2316
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(25),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2317
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2318
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DXMUX_2319
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_2320
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_input_data(28),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DIG_MUX_2321
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_2322
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DXMUX_2323
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_2324
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X81Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_2325
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X81Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT
    );
  auto_ref_req_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => auto_ref_req_DXMUX_2326
    );
  auto_ref_req_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350_0
    );
  auto_ref_req_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0243,
      O => auto_ref_req_REVUSED_2327
    );
  auto_ref_req_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N608
    );
  auto_ref_req_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => auto_ref_req_SRFFMUX_2328
    );
  auto_ref_req_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => auto_ref_req_CLKINVNOT
    );
  auto_ref_req_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_54,
      O => auto_ref_req_CEINV_2329
    );
  mem_interface_top_inst_ddr2_top0_controller0_N71_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N71,
      O => mem_interface_top_inst_ddr2_top0_controller0_N71_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N71_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_0 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X82Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343
    );
  mem_interface_top_inst_ddr2_top0_controller0_N578_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N578,
      O => mem_interface_top_inst_ddr2_top0_controller0_N578_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N578_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X82Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N691,
      O => mem_interface_top_inst_ddr2_top0_controller0_N691_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_SW0 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X82Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      O => mem_interface_top_inst_ddr2_top0_controller0_N691
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_2330
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X82Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_2331
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X82Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_2332
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DXMUX_2333
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N01,
      O => mem_interface_top_inst_ddr2_top0_controller0_N01_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2334
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N610,
      O => mem_interface_top_inst_ddr2_top0_controller0_N610_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2335
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N424,
      O => mem_interface_top_inst_ddr2_top0_controller0_N424_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => user_config_register1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2336
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2337
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_DXMUX_2338
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X83Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N600,
      O => mem_interface_top_inst_ddr2_top0_controller0_N600_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X83Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_13_SW0 : X_LUT4
    generic map(
      INIT => X"BFBD",
      LOC => "SLICE_X83Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N600
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_2339
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X83Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_2340
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X83Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_2341
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2342
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2343
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2344
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DXMUX_2345
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_2346
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_2347
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_2348
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_85,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DYMUX_2349
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_2350
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_DXMUX_2351
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_2352,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X84Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_2352
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2353
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X84Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2354
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2355
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2356
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2357
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2358
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2359
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X84Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2360,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In2 : X_LUT4
    generic map(
      INIT => X"C8C8",
      LOC => "SLICE_X85Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_30,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_4_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_DXMUX_2361
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_2362,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X85Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N339_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0381_2362
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2363
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2364
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2365
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X85Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2366
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DXMUX_2367
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N425,
      O => mem_interface_top_inst_ddr2_top0_controller0_N425_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_62,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2368
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_82
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2369
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_116,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DXMUX_2370
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N555,
      O => mem_interface_top_inst_ddr2_top0_controller0_N555_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_55,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_2371
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0235,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_2372
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2373
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N592,
      O => mem_interface_top_inst_ddr2_top0_controller0_N592_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2374
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N175,
      O => mem_interface_top_inst_ddr2_top0_controller0_N175_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2375
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DXMUX_2376
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X85Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DYMUX_2377
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X85Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_1_1 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X85Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_65,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DXMUX_2378
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_2379
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_2380
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_2381
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_66,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DYMUX_2382
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N56
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_2383
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_12,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DXMUX_2384
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N72,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_2385
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2386,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_2387
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2388
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_2389
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2390
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X86Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0241_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N558,
      O => mem_interface_top_inst_ddr2_top0_controller0_N558_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02838 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X86Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_30,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86,
      O => mem_interface_top_inst_ddr2_top0_controller0_N558
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_F5MUX_2391,
      O => mem_interface_top_inst_ddr2_top0_controller0_N69
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X86Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N618,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N619,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_BXINV_2392,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_F5MUX_2391
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_BXINV_2392
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_16,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2393
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_64,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2394
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2395
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_DXMUX_2396
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X86Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2397,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_CLKINV_2398
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X86Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_2397
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_2399
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_2400
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_2401
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_2402
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_2404
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_2405
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_2406
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_2407
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13),
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_2408
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_2410
    );
  mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X86Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2411
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2412
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2413
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_2414
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_2415
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2416
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2417
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2418
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_2420,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_2419
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X87Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N620,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N621,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_2421,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_F5MUX_2420
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_BXINV_2421
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DYMUX_2422
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_2423
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_F : X_LUT4
    generic map(
      INIT => X"1110",
      LOC => "SLICE_X87Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N594_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_N620
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_2424
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DYMUX_2425
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_2426
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_N598_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N598,
      O => mem_interface_top_inst_ddr2_top0_controller0_N598_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N598_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N594,
      O => mem_interface_top_inst_ddr2_top0_controller0_N594_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_19_SW0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X87Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N594
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_F5MUX_2427,
      O => mem_interface_top_inst_ddr2_top0_dqs_reset
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X87Y6"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2430,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N53,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_BXINV_2428,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_F5MUX_2427
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_BXINV_2428
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_39,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2429
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_64,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2431
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2432
    );
  mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0
    );
  mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_84,
      O => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_DYMUX_2433
    );
  mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X87Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N586
    );
  mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1_SW0 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X87Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N586_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2434
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2435
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X87Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2436
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X87Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X87Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2437
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2438
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N339,
      O => mem_interface_top_inst_ddr2_top0_controller0_N339_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2439
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N59
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2440
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0244,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2441
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X88Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_2442
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N15
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_2443
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_2444
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_2445
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_109,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DYMUX_2446
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_2447
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2448
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0250_2522,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2449
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_2450
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_2451
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_2452
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DXMUX_2453
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_2454
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_2455
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_37,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DXMUX_2456
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_36,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_2458
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N319
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_64,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_2459
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_2460
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0385_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0385_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In0 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X88Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_2461
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0247,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_2462
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_2463
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_63,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_2464
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N596
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_2465
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_2466
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_2467
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_2468
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_2469
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2470
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_73,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2471
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N731
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2472
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DXMUX_2473
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl_pack_1,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DYMUX_2474
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out271 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X90Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9,
      O => mem_interface_top_inst_ddr2_top0_ddr_casb_cntrl_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_2475,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In100 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X90Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_10,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575
    );
  mem_interface_top_inst_ddr2_top0_controller0_N563_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N563,
      O => mem_interface_top_inst_ddr2_top0_controller0_N563_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N563_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X90Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2476,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X90Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_2476
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2477
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2478
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2479
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2480
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DXMUX_2481
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DYMUX_2482
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_SRFFMUX_2483
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X90Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2484
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2485
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2486
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2487
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2489
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2490
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1),
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2491
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2492
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2493
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2495
    );
  mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X90Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_2496
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_67,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DYMUX_2497
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N171
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_2498
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0248,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_2499
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_2500
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_2501
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_2502
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_2503
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24),
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_2504
    );
  mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DXMUX_2505
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_2506
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X88Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_2507
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_DYMUX_2508
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N13
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_CLKINV_2509
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02441 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X89Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DXMUX_2510
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_2511
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_2512
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_2514,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_2513
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX : X_MUX2
    generic map(
      LOC => "SLICE_X89Y3"
    )
    port map (
      IA => mem_interface_top_inst_ddr2_top0_controller0_N614,
      IB => mem_interface_top_inst_ddr2_top0_controller0_N615,
      SEL => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_2515,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_F5MUX_2514
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_BXINV_2515
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_80,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DYMUX_2516
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_2517
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_F : X_LUT4
    generic map(
      INIT => X"A888",
      LOC => "SLICE_X89Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_N614
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_2518
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0241,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_2519
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_2520
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0242,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_2521
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_117
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X89Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2523
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N317
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0245_2457,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2524
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2525
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N10
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2526
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2527
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2528
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2529
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0378,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2530
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0385_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2531
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2532
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2533
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2534
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X89Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0381_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2535
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X89Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N54
    );
  mem_interface_top_inst_ddr2_top0_controller0_N501_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N501,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_N501_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X89Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N54,
      O => mem_interface_top_inst_ddr2_top0_controller0_N54_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N6,
      O => mem_interface_top_inst_ddr2_top0_controller0_N6_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker61 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X91Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_85,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N6
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DXMUX_2536
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DYMUX_2537
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547_0
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_CLKINV_2538
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In4 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X91Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2539
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N19
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2540
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2541
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_74,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2542
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2543
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_XUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N346,
      O => mem_interface_top_inst_ddr2_top0_controller0_N346_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED : X_INV
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_2544
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_2545
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_2546
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_2547
    );
  mem_interface_top_inst_ddr2_top0_write_enable_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_enable_DXMUX_2548
    );
  mem_interface_top_inst_ddr2_top0_write_enable_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1,
      O => mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_2549
    );
  mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_2550
    );
  mem_interface_top_inst_ddr2_top0_write_enable_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2551
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2552
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_N191
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2553
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2554
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2555
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_YUSED : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562_0
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2556
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_n0380_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2557
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2558
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2559
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2560
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2561
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DXMUX_2562
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DYMUX_2563
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_SRFFMUX_2564
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2565
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2566
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2567
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2568
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DXMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DXMUX_2569
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DYMUX : X_INV
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DYMUX_2570
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_SRFFMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_SRFFMUX_2571
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_CLKINV : X_INV
    generic map(
      LOC => "SLICE_X91Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_CLKINVNOT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2572
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2573
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2574
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2575
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2576
    );
  ddr2_dqs_n_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_clk0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD338",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0_OUTPUT_OFF_O1INV_2577
    );
  ddr2_clk0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD338",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0_OUTPUT_OFF_O2INV_2578
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1 : X_FDDRCPE
    generic map(
      LOC => "PAD338",
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0_OUTPUT_OFF_O1INV_2577,
      D1 => ddr2_clk0_OUTPUT_OFF_O2INV_2578,
      CE => VCC,
      C0 => ddr2_clk0_OUTPUT_OTCLK1INV_2579,
      C1 => ddr2_clk0_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U1_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0_q
    );
  ddr2_clk0_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD338",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD338",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0_OUTPUT_OTCLK1INV_2579
    );
  ddr2_dq_10_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_10_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(10)
    );
  ddr2_dm_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD242",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(0),
      O => ddr2_dm_0_OUTPUT_OFF_O1INV_2580
    );
  ddr2_dm_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD242",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(0),
      O => ddr2_dm_0_OUTPUT_OFF_O2INV_2581
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD242",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_0_OUTPUT_OFF_O1INV_2580,
      D1 => ddr2_dm_0_OUTPUT_OFF_O2INV_2581,
      CE => VCC,
      C0 => ddr2_dm_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_0_OUTPUT_OTCLK2INV_2582,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM0_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(0)
    );
  ddr2_dm_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD242",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK2INV_2582
    );
  ddr2_dm_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD242",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dm_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r(1),
      O => ddr2_dm_1_OUTPUT_OFF_O1INV_2583
    );
  ddr2_dm_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f(1),
      O => ddr2_dm_1_OUTPUT_OFF_O2INV_2584
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD224",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dm_1_OUTPUT_OFF_O1INV_2583,
      D1 => ddr2_dm_1_OUTPUT_OFF_O2INV_2584,
      CE => VCC,
      C0 => ddr2_dm_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dm_1_OUTPUT_OTCLK2INV_2585,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_DDR_DM1_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr2_dm0_mask_o(1)
    );
  ddr2_dm_1_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK2INV_2585
    );
  ddr2_dm_1_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD224",
      PATHPULSE => 396 ps
    )
    port map (
      I => clk90,
      O => ddr2_dm_1_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_11_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_11_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(11)
    );
  ddr2_dq_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(0)
    );
  ddr2_dqs_0_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_0_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in0
    );
  ddr2_dq_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(1)
    );
  ddr2_dq_12_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_12_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(12)
    );
  ddr2_dq_2_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_2_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(2)
    );
  ddr2_dqs_1_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dqs_1_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dqs_int_delay_in1
    );
  ddr2_dq_3_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_3_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(3)
    );
  ddr2_dq_13_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_13_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(13)
    );
  ddr2_dq_4_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_4_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(4)
    );
  rst_dqs_div_IFF_LOGIC_ZERO : X_ZERO
    generic map(
      LOC => "PAD301"
    )
    port map (
      O => rst_dqs_div_IFF_LOGIC_ZERO_2587
    );
  rst_dqs_div_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD301",
      PATHPULSE => 396 ps
    )
    port map (
      I => rst_dqs_div_IFF_ISELMUX_2586,
      O => mem_interface_top_inst_ddr2_top0_dqs_div_rst
    );
  rst_dqs_div_IFF_ISELMUX : X_MUX2
    generic map(
      LOC => "PAD301"
    )
    port map (
      IA => rst_dqs_div_O,
      IB => rst_dqs_div_IFF_IDELMUX_2588,
      SEL => rst_dqs_div_IFF_LOGIC_ZERO_2587,
      O => rst_dqs_div_IFF_ISELMUX_2586
    );
  rst_dqs_div_IFF_IDELMUX : X_BUF
    generic map(
      LOC => "PAD301",
      PATHPULSE => 396 ps
    )
    port map (
      I => rst_dqs_div_INBUF,
      O => rst_dqs_div_IFF_IDELMUX_2588
    );
  ddr2_dq_5_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_5_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(5)
    );
  ddr2_dq_14_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_14_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(14)
    );
  ddr2_dq_6_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_6_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(6)
    );
  ddr2_dq_7_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_7_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(7)
    );
  ddr2_clk0b_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD339",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_clk0b_OUTPUT_OFF_O1INV_2589
    );
  ddr2_clk0b_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD339",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => ddr2_clk0b_OUTPUT_OFF_O2INV_2590
    );
  mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD339",
      INIT => '0'
    )
    port map (
      D0 => ddr2_clk0b_OUTPUT_OFF_O1INV_2589,
      D1 => ddr2_clk0b_OUTPUT_OFF_O2INV_2590,
      CE => VCC,
      C0 => ddr2_clk0b_OUTPUT_OTCLK1INV_2591,
      C1 => ddr2_clk0b_OUTPUT_OTCLK2INVNOT,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_infrastructure_iobs0_ddr2_clk0b_q
    );
  ddr2_clk0b_OUTPUT_OTCLK2INV : X_INV
    generic map(
      LOC => "PAD339",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK2INVNOT
    );
  ddr2_clk0b_OUTPUT_OTCLK1INV : X_BUF
    generic map(
      LOC => "PAD339",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_clk0b_OUTPUT_OTCLK1INV_2591
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT
    );
  ddr2_dqs_n_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2592
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD279",
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_0_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_0_OUTPUT_OFF_O2INV_2592,
      CE => VCC,
      C0 => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2593,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q_N
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK2INV : X_BUF
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK2INV_2593
    );
  ddr2_dqs_n_0_OUTPUT_OTCLK1INV : X_INV
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => new_clk,
      O => ddr2_dqs_n_0_OUTPUT_OTCLK1INVNOT
    );
  ddr2_dq_15_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_15_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(15)
    );
  ddr2_dq_8_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_8_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(8)
    );
  ddr2_dq_9_IFF_IMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => ddr2_dq_9_INBUF,
      O => mem_interface_top_inst_ddr2_top0_dq(9)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In4 : X_LUT4
    generic map(
      INIT => X"0401",
      LOC => "SLICE_X26Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N1711
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_rt_1275
    );
  system_controller_inst_Ker1011_F : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X58Y17"
    )
    port map (
      ADR0 => system_controller_inst_N112_0,
      ADR1 => system_controller_inst_N321_0,
      ADR2 => system_controller_inst_N27_0,
      ADR3 => VCC,
      O => system_controller_inst_N380
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0204_F : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X36Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N834
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0205_F : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X37Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N156_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N828
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_F : X_LUT4
    generic map(
      INIT => X"BABA",
      LOC => "SLICE_X33Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N830
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_G : X_LUT4
    generic map(
      INIT => X"0D08",
      LOC => "SLICE_X86Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N346_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_N617
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_4_xor11_F : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X91Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X32Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_rt_199
    );
  system_controller_inst_current_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X68Y15",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_27_DYMUX_163,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_27_CLKINV_164,
      SET => GND,
      RST => system_controller_inst_current_input_data_27_FFY_RSTAND_2594,
      O => system_controller_inst_current_input_data(27)
    );
  system_controller_inst_current_input_data_27_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_27_FFY_RSTAND_2594
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_11 : X_SFF
    generic map(
      LOC => "SLICE_X48Y40",
      INIT => '0'
    )
    port map (
      I => user_output_data_11_DYMUX_165,
      CE => user_output_data_11_CEINV_168,
      CLK => user_output_data_11_CLKINV_167,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_11_SRFFMUX_166,
      O => user_output_data(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_12_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_12 : X_SFF
    generic map(
      LOC => "SLICE_X48Y38",
      INIT => '0'
    )
    port map (
      I => user_output_data_12_DYMUX_169,
      CE => user_output_data_12_CEINV_172,
      CLK => user_output_data_12_CLKINV_171,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_12_SRFFMUX_170,
      O => user_output_data(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X54Y25"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_21_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_21 : X_SFF
    generic map(
      LOC => "SLICE_X54Y25",
      INIT => '0'
    )
    port map (
      I => user_output_data_21_DYMUX_173,
      CE => user_output_data_21_CEINV_176,
      CLK => user_output_data_21_CLKINV_175,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_21_SRFFMUX_174,
      O => user_output_data(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X50Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_13_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_13 : X_SFF
    generic map(
      LOC => "SLICE_X50Y39",
      INIT => '0'
    )
    port map (
      I => user_output_data_13_DYMUX_177,
      CE => user_output_data_13_CEINV_180,
      CLK => user_output_data_13_CLKINV_179,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_13_SRFFMUX_178,
      O => user_output_data(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X59Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_6_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_30_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DYMUX_1763,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_1766,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_1765,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_1764,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009115 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X10Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X10Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_DXMUX_1762,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CEINV_1766,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_CLKINV_1765,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_0_SRFFMUX_1764,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DYMUX_1768,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_1771,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_1770,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_1769,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_20_SW0 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X11Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X11Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_DXMUX_1767,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CEINV_1771,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_CLKINV_1770,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_3_SRFFMUX_1769,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X11Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N306_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DYMUX_1773,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_1776,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_1775,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_1774,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n00001 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X11Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_n0000
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X11Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_DXMUX_1772,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CEINV_1776,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_CLKINV_1775,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_0_SRFFMUX_1774,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DYMUX_1778,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_1781,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_1780,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_1779,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X11Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_DXMUX_1777,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CEINV_1781,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_CLKINV_1780,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_6_SRFFMUX_1779,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y1"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DIG_MUX_271,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_5 : X_FF
    generic map(
      LOC => "SLICE_X62Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_5_DYMUX_270,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y45"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DIG_MUX_273,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_6 : X_FF
    generic map(
      LOC => "SLICE_X84Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_6_DYMUX_272,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X74Y2"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DIG_MUX_275,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_7 : X_FF
    generic map(
      LOC => "SLICE_X74Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_7_DYMUX_274,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DIG_MUX_277,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_9 : X_FF
    generic map(
      LOC => "SLICE_X87Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_9_DYMUX_276,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(9)
    );
  system_controller_inst_next_reg3_1_Q : X_LUT4
    generic map(
      INIT => X"FCFE",
      LOC => "SLICE_X56Y9"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd10_33,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_N32_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_next_reg3_1_pack_1
    );
  system_controller_inst_current_reg3_1 : X_FF
    generic map(
      LOC => "SLICE_X56Y9",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_1_DYMUX_278,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_1_CLKINV_279,
      SET => GND,
      RST => system_controller_inst_current_reg3_1_FFY_RSTAND_2595,
      O => system_controller_inst_current_reg3(1)
    );
  system_controller_inst_current_reg3_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg3_1_FFY_RSTAND_2595
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int : X_SFF
    generic map(
      LOC => "SLICE_X90Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DYMUX_281,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_282,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_int_37
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03011 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X90Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_out_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X23Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_DXMUX_203,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CEINV_208,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_CLKINV_207,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_SRFFMUX_206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20
    );
  system_controller_inst_n0057_5_G : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X57Y6"
    )
    port map (
      ADR0 => system_controller_inst_N14,
      ADR1 => system_controller_inst_N30,
      ADR2 => system_controller_inst_N4_0,
      ADR3 => VCC,
      O => system_controller_inst_N385
    );
  system_controller_inst_col_addr_5 : X_FF
    generic map(
      LOC => "SLICE_X57Y6",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_5_DXMUX_209,
      CE => VCC,
      CLK => system_controller_inst_col_addr_5_CLKINV_212,
      SET => GND,
      RST => system_controller_inst_col_addr_5_FFX_RSTAND_2596,
      O => system_controller_inst_col_addr(5)
    );
  system_controller_inst_col_addr_5_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_5_FFX_RSTAND_2596
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_G : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X32Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N827
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp : X_SFF
    generic map(
      LOC => "SLICE_X32Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_DXMUX_217,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CEINV_222,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_CLKINV_221,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_SRFFMUX_220,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3
    );
  system_controller_inst_system_controller_Result_4_xor11_G : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X14Y19"
    )
    port map (
      ADR0 => system_controller_inst_test_count(0),
      ADR1 => system_controller_inst_test_count(4),
      ADR2 => system_controller_inst_test_count(1),
      ADR3 => system_controller_inst_test_count(3),
      O => system_controller_inst_N12
    );
  system_controller_inst_test_count_4 : X_FF
    generic map(
      LOC => "SLICE_X14Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_4_DXMUX_223,
      CE => VCC,
      CLK => system_controller_inst_test_count_4_CLKINV_227,
      SET => GND,
      RST => system_controller_inst_test_count_4_FFX_RSTAND_2597,
      O => system_controller_inst_test_count(4)
    );
  system_controller_inst_test_count_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_test_count_4_FFX_RSTAND_2597
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_G : X_LUT4
    generic map(
      INIT => X"EECA",
      LOC => "SLICE_X26Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N839
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X26Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_DXMUX_228,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CEINV_233,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_CLKINV_232,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_SRFFMUX_231,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19
    );
  system_controller_inst_n0056_1_30_G : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X59Y15"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_N13,
      ADR2 => system_controller_inst_N101,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_N379
    );
  system_controller_inst_user_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X74Y8",
      INIT => '0'
    )
    port map (
      I => user_input_data_0_DYMUX_528,
      CE => user_input_data_0_CEINV_530,
      CLK => user_input_data_0_CLKINV_529,
      SET => GND,
      RST => user_input_data_0_FFY_RSTAND_2598,
      O => user_input_data(0)
    );
  user_input_data_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_0_FFY_RSTAND_2598
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cy11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_1 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X29Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X29Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_DXMUX_531,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CEINV_534,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_CLKINV_533,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_6_SRFFMUX_532,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6)
    );
  system_controller_inst_user_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X73Y21",
      INIT => '0'
    )
    port map (
      I => user_input_data_1_DYMUX_535,
      CE => user_input_data_1_CEINV_537,
      CLK => user_input_data_1_CLKINV_536,
      SET => GND,
      RST => user_input_data_1_FFY_RSTAND_2599,
      O => user_input_data(1)
    );
  user_input_data_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_1_FFY_RSTAND_2599
    );
  system_controller_inst_user_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X72Y11",
      INIT => '0'
    )
    port map (
      I => user_input_data_2_DYMUX_538,
      CE => user_input_data_2_CEINV_540,
      CLK => user_input_data_2_CLKINV_539,
      SET => GND,
      RST => user_input_data_2_FFY_RSTAND_2600,
      O => user_input_data(2)
    );
  user_input_data_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_2_FFY_RSTAND_2600
    );
  system_controller_inst_user_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X73Y19",
      INIT => '0'
    )
    port map (
      I => user_input_data_3_DYMUX_541,
      CE => user_input_data_3_CEINV_543,
      CLK => user_input_data_3_CLKINV_542,
      SET => GND,
      RST => user_input_data_3_FFY_RSTAND_2601,
      O => user_input_data(3)
    );
  user_input_data_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_3_FFY_RSTAND_2601
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"A333",
      LOC => "SLICE_X26Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N169
    );
  system_controller_inst_n00431 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X58Y11"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_n0043_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X90Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N239_pack_1
    );
  system_controller_inst_n0057_6_SW1 : X_LUT4
    generic map(
      INIT => X"8AAA",
      LOC => "SLICE_X56Y7"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_N23,
      ADR2 => system_controller_inst_col_addr(5),
      ADR3 => system_controller_inst_col_addr(4),
      O => system_controller_inst_N230_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X91Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N179_pack_1
    );
  system_controller_inst_n0056_0_16 : X_LUT4
    generic map(
      INIT => X"444F",
      LOC => "SLICE_X58Y13"
    )
    port map (
      ADR0 => system_controller_inst_n0056_0_16_SW0_2_0,
      ADR1 => system_controller_inst_N311_0,
      ADR2 => system_controller_inst_n0056_0_16_1_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_N163_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X9Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019453 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100_pack_1
    );
  system_controller_inst_n0057_1_SW0 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X59Y9"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_col_addr(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N222_pack_1
    );
  system_controller_inst_n0057_2_SW0 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X58Y4"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_col_addr(1),
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => VCC,
      O => system_controller_inst_N232_pack_1
    );
  system_controller_inst_n0057_3_SW0 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X58Y6"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_col_addr(2),
      ADR2 => system_controller_inst_col_addr(1),
      ADR3 => system_controller_inst_col_addr(0),
      O => system_controller_inst_N219_pack_1
    );
  system_controller_inst_N1459 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X59Y8"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_35,
      ADR1 => system_controller_inst_N14_map533_0,
      ADR2 => system_controller_inst_N14_map527_0,
      ADR3 => system_controller_inst_N14_map543_0,
      O => system_controller_inst_N14_pack_1
    );
  system_controller_inst_current_state_FFd10_In_SW0 : X_LUT4
    generic map(
      INIT => X"FDFD",
      LOC => "SLICE_X60Y13"
    )
    port map (
      ADR0 => system_controller_inst_N27_0,
      ADR1 => led_o_1_OBUF_52,
      ADR2 => led_o_0_OBUF_14,
      ADR3 => VCC,
      O => system_controller_inst_N62_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker11 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X89Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X88Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N26_pack_1
    );
  system_controller_inst_Ker0 : X_LUT4
    generic map(
      INIT => X"AAEA",
      LOC => "SLICE_X58Y9"
    )
    port map (
      ADR0 => system_controller_inst_N362_0,
      ADR1 => system_controller_inst_N311_0,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_N369_0,
      O => system_controller_inst_N0_pack_1
    );
  system_controller_inst_n0057_7_4 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X57Y4"
    )
    port map (
      ADR0 => system_controller_inst_n0057_7_4_1_0,
      ADR1 => system_controller_inst_N4_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N260_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01261 : X_LUT4
    generic map(
      INIT => X"0133",
      LOC => "SLICE_X8Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker352 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X91Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_49,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_73,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_76,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_74,
      O => mem_interface_top_inst_ddr2_top0_controller0_N35_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker631 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X89Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_80,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_79,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_81,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N63_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_SW1 : X_LUT4
    generic map(
      INIT => X"5656",
      LOC => "SLICE_X70Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N602_pack_1
    );
  system_controller_inst_Ker3411 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X57Y8"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_col_addr(3),
      ADR2 => system_controller_inst_N37_0,
      ADR3 => VCC,
      O => system_controller_inst_N341_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032224 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X71Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_N49_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X9Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24_pack_1
    );
  system_controller_inst_Ker201 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X67Y16"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N20_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_56 : X_LUT4
    generic map(
      INIT => X"3230",
      LOC => "SLICE_X10Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_24 : X_LUT4
    generic map(
      INIT => X"8C8C",
      LOC => "SLICE_X8Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280_pack_1
    );
  system_controller_inst_n0056_2_44 : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X58Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_loop_count(1),
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_N211_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00011 : X_LUT4
    generic map(
      INIT => X"E888",
      LOC => "SLICE_X7Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X90Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N590_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_50,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0200_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X90Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out_pack_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3640 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X53Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map335_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value_pack_2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0067_F : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X32Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N826
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_In_rn_0111_F : X_LUT4
    generic map(
      INIT => X"A2A2",
      LOC => "SLICE_X26Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N838
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In103 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X91Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map547_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map575_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0215_pack_2
    );
  system_controller_inst_Ker1_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => system_controller_inst_test_count(3),
      ADR1 => system_controller_inst_test_count(5),
      ADR2 => system_controller_inst_test_count(4),
      ADR3 => VCC,
      O => system_controller_inst_Ker1_2_pack_1
    );
  system_controller_inst_Ker29_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => system_controller_inst_test_count(2),
      ADR1 => system_controller_inst_test_count(4),
      ADR2 => system_controller_inst_test_count(3),
      ADR3 => VCC,
      O => system_controller_inst_Ker29_2_1828
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X19Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X19Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007037 : X_LUT4
    generic map(
      INIT => X"3332",
      LOC => "SLICE_X26Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X27Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X27Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122526 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X2Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X3Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_1718
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_1 : X_LUT4
    generic map(
      INIT => X"BC8C",
      LOC => "SLICE_X3Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X8Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD231",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_9_OUTPUT_OFF_O1INV_2603,
      D1 => ddr2_dq_9_OUTPUT_OFF_O2INV_2602,
      CE => VCC,
      C0 => ddr2_dq_9_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_9_OUTPUT_OTCLK2INV_1696,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_dq_q
    );
  ddr2_dq_9_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(9),
      O => ddr2_dq_9_OUTPUT_OFF_O2INV_2602
    );
  ddr2_dq_9_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(9),
      O => ddr2_dq_9_OUTPUT_OFF_O1INV_2603
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD280",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_0_OUTPUT_OFF_O1INV_2604,
      D1 => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_0_OUTPUT_OTCLK2INV_1687,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_dqs_q
    );
  ddr2_dqs_0_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_0_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_0_OUTPUT_OFF_O1INV_2604
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2 : X_FDDRCPE
    generic map(
      LOC => "PAD260",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dqs_1_OUTPUT_OFF_O1INV_2605,
      D1 => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT,
      CE => VCC,
      C0 => ddr2_dqs_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_1_OUTPUT_OTCLK2INV_1691,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q
    );
  ddr2_dqs_1_OUTPUT_OFF_O2INV : X_INV
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_1_OUTPUT_OFF_O2INVNOT
    );
  ddr2_dqs_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_1_OUTPUT_OFF_O1INV_2605
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N : X_FDDRCPE
    generic map(
      LOC => "PAD259",
      INIT => '1'
    )
    port map (
      D0 => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT,
      D1 => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2606,
      CE => VCC,
      C0 => ddr2_dqs_n_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dqs_n_1_OUTPUT_OTCLK2INV_2576,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U2_N_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_dqs_q_N
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_reset,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O2INV_2606
    );
  ddr2_dqs_n_1_OUTPUT_OFF_O1INV : X_INV
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_dqs_n_1_OUTPUT_OFF_O1INVNOT
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X91Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_49,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_73,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_74,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_76,
      O => mem_interface_top_inst_ddr2_top0_controller0_N29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"EAEE",
      LOC => "SLICE_X91Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In36 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X91Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_3_xor11 : X_LUT4
    generic map(
      INIT => X"AAA9",
      LOC => "SLICE_X91Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0070131_G : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X33Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N831
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psinc_val : X_SFF
    generic map(
      LOC => "SLICE_X33Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_DXMUX_120,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CEINV_125,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_CLKINV_124,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc_SRFFMUX_123,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"00C2",
      LOC => "SLICE_X89Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X89Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"0032",
      LOC => "SLICE_X90Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_SW0 : X_LUT4
    generic map(
      INIT => X"ECEC",
      LOC => "SLICE_X90Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N731_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_5_xor1 : X_LUT4
    generic map(
      INIT => X"A8FF",
      LOC => "SLICE_X90Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N54_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIG_MUX_2493,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2495,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker171 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X91Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N171_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_SW0 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X86Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_68,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N56_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker26_2 : X_LUT4
    generic map(
      INIT => X"DFDF",
      LOC => "SLICE_X86Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_68,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker26_2_2386
    );
  mem_interface_top_inst_ddr2_top0_controller0_n00311 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X86Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_54,
      ADR1 => auto_ref_req,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0031_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_F : X_LUT4
    generic map(
      INIT => X"0100",
      LOC => "SLICE_X86Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker69_F_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N618
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X87Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X87Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X87Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_5 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X87Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X87Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_16,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_rt_2430
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_1 : X_LUT4
    generic map(
      INIT => X"00A9",
      LOC => "SLICE_X87Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0238_53,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In172 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X88Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_1 : X_LUT4
    generic map(
      INIT => X"0098",
      LOC => "SLICE_X88Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_1 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X88Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245_SW0 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X88Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N319_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BBDF",
      LOC => "SLICE_X80Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N612
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BBDF",
      LOC => "SLICE_X83Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N610
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X84Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03001 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X84Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_62,
      ADR2 => user_command_register(1),
      ADR3 => user_command_register(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker661 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X84Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR2 => auto_ref_req,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      O => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02981 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X85Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR1 => user_command_register(2),
      ADR2 => user_command_register(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd_in_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282 : X_LUT4
    generic map(
      INIT => X"AAB2",
      LOC => "SLICE_X85Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N175_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0282_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker71 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X85Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0282_SW0 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X85Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N175
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X86Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_n00171 : X_LUT4
    generic map(
      INIT => X"BFBF",
      LOC => "SLICE_X66Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_wait_200us,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0017
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032225 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X70Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0322_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"0103",
      LOC => "SLICE_X71Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N157_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12_2 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X72Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_5_SW0 : X_LUT4
    generic map(
      INIT => X"5557",
      LOC => "SLICE_X72Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N157
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951_2 : X_LUT4
    generic map(
      INIT => X"F7FF",
      LOC => "SLICE_X73Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_2266
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker2411 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X73Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N241_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25 : X_LUT4
    generic map(
      INIT => X"1010",
      LOC => "SLICE_X77Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"EFFF",
      LOC => "SLICE_X79Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      O => mem_interface_top_inst_ddr2_top0_controller0_N48_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X56Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_2_pack_1
    );
  system_controller_inst_n0057_7_29 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X57Y5"
    )
    port map (
      ADR0 => system_controller_inst_n0057_7_29_1_0,
      ADR1 => system_controller_inst_N4_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N283
    );
  system_controller_inst_current_state_FFd9_In : X_LUT4
    generic map(
      INIT => X"CEEE",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_35,
      ADR1 => system_controller_inst_N103_0,
      ADR2 => system_controller_inst_N27_0,
      ADR3 => system_controller_inst_n0043,
      O => system_controller_inst_current_state_FFd9_In_pack_1
    );
  system_controller_inst_n0056_7_Q : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X57Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(7),
      ADR1 => system_controller_inst_N337_0,
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_n0056_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X58Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_26_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X58Y44"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_3_pack_1
    );
  system_controller_inst_next_addr_4_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X59Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X59Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_3_pack_1
    );
  system_controller_inst_current_state_FFd6_In_SW0 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X60Y12"
    )
    port map (
      ADR0 => led_o_0_OBUF_14,
      ADR1 => system_controller_inst_N27_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N60_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X60Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_27_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X60Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X61Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_5_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_5_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_29_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X61Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_1 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X53Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3629 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map340
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(7),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(6),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(9),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_9_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X54Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_16_pack_1
    );
  system_controller_inst_next_addr_6_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X56Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(4),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_6_pack_1
    );
  system_controller_inst_current_state_FFd7_In1 : X_LUT4
    generic map(
      INIT => X"AEAA",
      LOC => "SLICE_X56Y11"
    )
    port map (
      ADR0 => system_controller_inst_N371,
      ADR1 => system_controller_inst_N27_0,
      ADR2 => led_o_0_OBUF_14,
      ADR3 => system_controller_inst_current_state_FFd6_34,
      O => system_controller_inst_current_state_FFd7_In_pack_1
    );
  system_controller_inst_current_state_FFd8_In : X_LUT4
    generic map(
      INIT => X"F8FA",
      LOC => "SLICE_X56Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd7_60,
      ADR1 => system_controller_inst_loop_count(7),
      ADR2 => system_controller_inst_N42_0,
      ADR3 => system_controller_inst_N71_0,
      O => system_controller_inst_current_state_FFd8_In_pack_1
    );
  system_controller_inst_n0056_4_Q : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X56Y16"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_N339_0,
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_n0056_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_3_xor11 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X33Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X34Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_Q : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X35Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X35Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X36Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_DYMUX_1928,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg_CLKINV_1929,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_iReg
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00211 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X48Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_45,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X49Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_6_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_14_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X50Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11 : X_SFF
    generic map(
      LOC => "SLICE_X86Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_DXMUX_126,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_SRFFMUX_129,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_In1_G : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X90Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_11,
      O => mem_interface_top_inst_ddr2_top0_controller0_N57
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2 : X_SFF
    generic map(
      LOC => "SLICE_X90Y13",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_DXMUX_130,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_SRFFMUX_134,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_10
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03021_G : X_LUT4
    generic map(
      INIT => X"A8A8",
      LOC => "SLICE_X82Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_12,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_13,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N55
    );
  mem_interface_top_inst_ddr2_top0_controller0_ACK_REG_INST1 : X_FF
    generic map(
      LOC => "SLICE_X82Y2",
      INIT => '0'
    )
    port map (
      I => led_o_0_OBUF_DXMUX_185,
      CE => VCC,
      CLK => led_o_0_OBUF_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => led_o_0_OBUF_14
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X91Y13"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_rt_192
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X91Y13",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_DXMUX_190,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CEINV_195,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_4_SRFFMUX_194,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_xor11_G : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X32Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N79
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X32Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_DXMUX_196,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CEINV_202,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_CLKINV_201,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_4_SRFFMUX_200,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In105_G : X_LUT4
    generic map(
      INIT => X"EA40",
      LOC => "SLICE_X23Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map230_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N837
    );
  system_controller_inst_loop_count_1 : X_FF
    generic map(
      LOC => "SLICE_X59Y15",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_1_DXMUX_135,
      CE => VCC,
      CLK => system_controller_inst_loop_count_1_CLKINV_138,
      SET => GND,
      RST => system_controller_inst_loop_count_1_FFX_RSTAND_2607,
      O => system_controller_inst_loop_count(1)
    );
  system_controller_inst_loop_count_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X59Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_1_FFX_RSTAND_2607
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X23Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X23Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_DYMUX_139,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CEINV_142,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_CLKINV_141,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_6_SRFFMUX_140,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X18Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X18Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_DYMUX_143,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CEINV_146,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_CLKINV_145,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_7_SRFFMUX_144,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y27"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DIG_MUX_148,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_0_DYMUX_147,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y39"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DIG_MUX_150,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_data_mask_r_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_r_1_DYMUX_149,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_r_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r(1)
    );
  system_controller_inst_next_input_data_10_1 : X_LUT4
    generic map(
      INIT => X"02AA",
      LOC => "SLICE_X68Y16"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_N39_0,
      ADR3 => system_controller_inst_N36,
      O => system_controller_inst_next_input_data_10_pack_1
    );
  system_controller_inst_current_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X68Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_10_DYMUX_151,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_10_CLKINV_152,
      SET => GND,
      RST => system_controller_inst_current_input_data_10_FFY_RSTAND_2608,
      O => system_controller_inst_current_input_data(10)
    );
  system_controller_inst_current_input_data_10_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_10_FFY_RSTAND_2608
    );
  system_controller_inst_next_input_data_12_1 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X69Y17"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_N20,
      ADR2 => system_controller_inst_N39_0,
      ADR3 => system_controller_inst_n0043,
      O => system_controller_inst_next_input_data_12_pack_1
    );
  system_controller_inst_current_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X69Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_12_DYMUX_153,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_12_CLKINV_154,
      SET => GND,
      RST => system_controller_inst_current_input_data_12_FFY_RSTAND_2609,
      O => system_controller_inst_current_input_data(12)
    );
  system_controller_inst_current_input_data_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_12_FFY_RSTAND_2609
    );
  system_controller_inst_next_input_data_15_1 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X68Y17"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_N20,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_current_state_FFd5_28,
      O => system_controller_inst_next_input_data_15_pack_1
    );
  system_controller_inst_current_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X68Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_30_DYMUX_155,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_30_CLKINV_156,
      SET => GND,
      RST => system_controller_inst_current_input_data_30_FFY_RSTAND_2610,
      O => system_controller_inst_current_input_data(30)
    );
  system_controller_inst_current_input_data_30_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_30_FFY_RSTAND_2610
    );
  system_controller_inst_next_input_data_0_1 : X_LUT4
    generic map(
      INIT => X"02AA",
      LOC => "SLICE_X66Y15"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_N131_0,
      ADR2 => system_controller_inst_N39_0,
      ADR3 => system_controller_inst_N36,
      O => system_controller_inst_next_input_data_0_pack_1
    );
  system_controller_inst_current_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X66Y15",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_22_DYMUX_157,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_22_CLKINV_158,
      SET => GND,
      RST => system_controller_inst_current_input_data_22_FFY_RSTAND_2611,
      O => system_controller_inst_current_input_data(22)
    );
  system_controller_inst_current_input_data_22_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X66Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_22_FFY_RSTAND_2611
    );
  system_controller_inst_next_input_data_14_1 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X69Y16"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_N39_0,
      ADR3 => system_controller_inst_n0043,
      O => system_controller_inst_next_input_data_14_pack_1
    );
  system_controller_inst_current_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X69Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_14_DYMUX_159,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_14_CLKINV_160,
      SET => GND,
      RST => system_controller_inst_current_input_data_14_FFY_RSTAND_2612,
      O => system_controller_inst_current_input_data(14)
    );
  system_controller_inst_current_input_data_14_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_14_FFY_RSTAND_2612
    );
  system_controller_inst_next_input_data_1_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X68Y12"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_loop_count(0),
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_current_state_FFd5_28,
      O => system_controller_inst_next_input_data_1_pack_1
    );
  system_controller_inst_current_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X68Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_31_DYMUX_161,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_31_CLKINV_162,
      SET => GND,
      RST => system_controller_inst_current_input_data_31_FFY_RSTAND_2613,
      O => system_controller_inst_current_input_data(31)
    );
  system_controller_inst_current_input_data_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_31_FFY_RSTAND_2613
    );
  system_controller_inst_next_input_data_19_1 : X_LUT4
    generic map(
      INIT => X"0008",
      LOC => "SLICE_X68Y15"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_current_state_FFd5_28,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_next_input_data_19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_30 : X_SFF
    generic map(
      LOC => "SLICE_X59Y40",
      INIT => '0'
    )
    port map (
      I => user_output_data_30_DYMUX_181,
      CE => user_output_data_30_CEINV_184,
      CLK => user_output_data_30_CLKINV_183,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_30_SRFFMUX_182,
      O => user_output_data(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X52Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_7_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_7_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_23_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_23 : X_SFF
    generic map(
      LOC => "SLICE_X52Y24",
      INIT => '0'
    )
    port map (
      I => user_output_data_23_DYMUX_234,
      CE => user_output_data_23_CEINV_237,
      CLK => user_output_data_23_CLKINV_236,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_23_SRFFMUX_235,
      O => user_output_data(23)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_7_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_7_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_15_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_15 : X_SFF
    generic map(
      LOC => "SLICE_X48Y41",
      INIT => '0'
    )
    port map (
      I => user_output_data_15_DYMUX_238,
      CE => user_output_data_15_CEINV_241,
      CLK => user_output_data_15_CLKINV_240,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_15_SRFFMUX_239,
      O => user_output_data(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13 : X_SFF
    generic map(
      LOC => "SLICE_X91Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DYMUX_243,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_244,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_1 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X91Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0215,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_cnt_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X91Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_DXMUX_242,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_2_SRFFMUX_244,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X58Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_24_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_24 : X_SFF
    generic map(
      LOC => "SLICE_X58Y38",
      INIT => '0'
    )
    port map (
      I => user_output_data_24_DYMUX_245,
      CE => user_output_data_24_CEINV_248,
      CLK => user_output_data_24_CLKINV_247,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_24_SRFFMUX_246,
      O => user_output_data(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X48Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_17_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_17 : X_SFF
    generic map(
      LOC => "SLICE_X48Y27",
      INIT => '0'
    )
    port map (
      I => user_output_data_17_DYMUX_249,
      CE => user_output_data_17_CEINV_252,
      CLK => user_output_data_17_CLKINV_251,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_17_SRFFMUX_250,
      O => user_output_data(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DIG_MUX_301,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_302,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_1 : X_FF
    generic map(
      LOC => "SLICE_X87Y35",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_1_DYMUX_300,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_1_CLKINV_302,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DIG_MUX_304,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_305,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_3 : X_FF
    generic map(
      LOC => "SLICE_X86Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_3_DYMUX_303,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_3_CLKINV_305,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y48"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DIG_MUX_307,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_308,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_4 : X_FF
    generic map(
      LOC => "SLICE_X86Y48",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_4_DYMUX_306,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_4_CLKINV_308,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y0"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DIG_MUX_310,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_311,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_5 : X_FF
    generic map(
      LOC => "SLICE_X62Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_5_DYMUX_309,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_5_CLKINV_311,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y47"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DIG_MUX_313,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_314,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_6 : X_FF
    generic map(
      LOC => "SLICE_X87Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_6_DYMUX_312,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_6_CLKINV_314,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DIG_MUX_316,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_317,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X50Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_18_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_18 : X_SFF
    generic map(
      LOC => "SLICE_X50Y24",
      INIT => '0'
    )
    port map (
      I => user_output_data_18_DYMUX_253,
      CE => user_output_data_18_CEINV_256,
      CLK => user_output_data_18_CLKINV_255,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_18_SRFFMUX_254,
      O => user_output_data(18)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_Mrom_data_Mrom_n0005 : X_LUT4
    generic map(
      INIT => X"4E4E",
      LOC => "SLICE_X49Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_N4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_next_state : X_SFF
    generic map(
      LOC => "SLICE_X49Y33",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_next_state_DYMUX_257,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_next_state_CLKINV_259,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_next_state_SRFFMUX_258,
      O => mem_interface_top_inst_ddr2_top0_data_path0_next_state
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X34Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X34Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_DYMUX_260,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CEINV_263,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_CLKINV_262,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_7_SRFFMUX_261,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DIG_MUX_265,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_1 : X_FF
    generic map(
      LOC => "SLICE_X87Y34",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_1_DYMUX_264,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y24"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DIG_MUX_267,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_3 : X_FF
    generic map(
      LOC => "SLICE_X87Y24",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_3_DYMUX_266,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y46"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DIG_MUX_269,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_4 : X_FF
    generic map(
      LOC => "SLICE_X87Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_4_DYMUX_268,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X77Y19"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DIG_MUX_439,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_440,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10 : X_FF
    generic map(
      LOC => "SLICE_X77Y19",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_DYMUX_438,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_CLKINV_440,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X76Y23"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DIG_MUX_442,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_443,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_DYMUX_441,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_CLKINV_443,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y39"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DIG_MUX_445,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_446,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20 : X_FF
    generic map(
      LOC => "SLICE_X80Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_DYMUX_444,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_CLKINV_446,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X74Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DIG_MUX_448,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_449,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12 : X_FF
    generic map(
      LOC => "SLICE_X74Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_DYMUX_447,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_CLKINV_449,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y4"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DIG_MUX_451,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_452,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21 : X_FF
    generic map(
      LOC => "SLICE_X62Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_DYMUX_450,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_CLKINV_452,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(21)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y13"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DIG_MUX_454,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_455,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13 : X_FF
    generic map(
      LOC => "SLICE_X79Y13",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_DYMUX_453,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_CLKINV_455,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(13)
    );
  system_controller_inst_user_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X73Y14",
      INIT => '0'
    )
    port map (
      I => user_input_data_15_DYMUX_648,
      CE => user_input_data_15_CEINV_650,
      CLK => user_input_data_15_CLKINV_649,
      SET => GND,
      RST => user_input_data_15_FFY_RSTAND_2614,
      O => user_input_data(15)
    );
  user_input_data_15_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_15_FFY_RSTAND_2614
    );
  system_controller_inst_user_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X74Y13",
      INIT => '0'
    )
    port map (
      I => user_input_data_24_DYMUX_651,
      CE => user_input_data_24_CEINV_653,
      CLK => user_input_data_24_CLKINV_652,
      SET => GND,
      RST => user_input_data_24_FFY_RSTAND_2615,
      O => user_input_data(24)
    );
  user_input_data_24_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_24_FFY_RSTAND_2615
    );
  system_controller_inst_user_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X75Y10",
      INIT => '0'
    )
    port map (
      I => user_input_data_16_DYMUX_654,
      CE => user_input_data_16_CEINV_656,
      CLK => user_input_data_16_CLKINV_655,
      SET => GND,
      RST => user_input_data_16_FFY_RSTAND_2616,
      O => user_input_data(16)
    );
  user_input_data_16_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X75Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_16_FFY_RSTAND_2616
    );
  system_controller_inst_user_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X70Y22",
      INIT => '0'
    )
    port map (
      I => user_input_data_25_DYMUX_657,
      CE => user_input_data_25_CEINV_659,
      CLK => user_input_data_25_CLKINV_658,
      SET => GND,
      RST => user_input_data_25_FFY_RSTAND_2617,
      O => user_input_data(25)
    );
  user_input_data_25_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_25_FFY_RSTAND_2617
    );
  system_controller_inst_user_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X74Y25",
      INIT => '0'
    )
    port map (
      I => user_input_data_17_DYMUX_660,
      CE => user_input_data_17_CEINV_662,
      CLK => user_input_data_17_CLKINV_661,
      SET => GND,
      RST => user_input_data_17_FFY_RSTAND_2618,
      O => user_input_data(17)
    );
  user_input_data_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_17_FFY_RSTAND_2618
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11 : X_SFF
    generic map(
      LOC => "SLICE_X53Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DXMUX_352,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_354,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00201 : X_LUT4
    generic map(
      INIT => X"2A2A",
      LOC => "SLICE_X49Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_44,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_1 : X_SFF
    generic map(
      LOC => "SLICE_X49Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_DYMUX_355,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_CLKINV_357,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1_SRFFMUX_356,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_3 : X_FF
    generic map(
      LOC => "SLICE_X85Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_DYMUX_358,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y21"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DIG_MUX_360,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_10_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_361,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_10 : X_FF
    generic map(
      LOC => "SLICE_X87Y21",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_10_DYMUX_359,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_10_CLKINV_361,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y31"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_11_DIG_MUX_363,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_11_CLKINV_364,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_11 : X_FF
    generic map(
      LOC => "SLICE_X86Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_11_DYMUX_362,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_11_CLKINV_364,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y41"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DIG_MUX_366,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_367,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_12 : X_FF
    generic map(
      LOC => "SLICE_X86Y41",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_12_DYMUX_365,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_12_CLKINV_367,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X87Y36"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DIG_MUX_369,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_14_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_370,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_14 : X_FF
    generic map(
      LOC => "SLICE_X87Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_14_DYMUX_368,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_14_CLKINV_370,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y21"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DIG_MUX_372,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_10_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_10 : X_FF
    generic map(
      LOC => "SLICE_X84Y21",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_10_DYMUX_371,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_11_DIG_MUX_374,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_11_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_11 : X_FF
    generic map(
      LOC => "SLICE_X85Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_11_DYMUX_373,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y40"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DIG_MUX_376,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_12 : X_FF
    generic map(
      LOC => "SLICE_X86Y40",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_12_DYMUX_375,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_12_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y8"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DIG_MUX_378,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_13_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_13 : X_FF
    generic map(
      LOC => "SLICE_X84Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_13_DYMUX_377,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_13_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y36"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DIG_MUX_380,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_14_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_14 : X_FF
    generic map(
      LOC => "SLICE_X84Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_14_DYMUX_379,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_14_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X85Y8"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DIG_MUX_382,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int : X_SFF
    generic map(
      LOC => "SLICE_X90Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_DXMUX_280,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_SRFFMUX_282,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable_int_36
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_1 : X_LUT4
    generic map(
      INIT => X"8C80",
      LOC => "SLICE_X1Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0 : X_SFF
    generic map(
      LOC => "SLICE_X1Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_DYMUX_283,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_CLKINV_285,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_0_SRFFMUX_284,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_1 : X_LUT4
    generic map(
      INIT => X"A2A2",
      LOC => "SLICE_X0Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1 : X_SFF
    generic map(
      LOC => "SLICE_X0Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_DYMUX_286,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_CLKINV_288,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_1_SRFFMUX_287,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_0_xo_1_1 : X_LUT4
    generic map(
      INIT => X"965A",
      LOC => "SLICE_X6Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1 : X_SFF
    generic map(
      LOC => "SLICE_X6Y5",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_DYMUX_289,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_CLKINV_291,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_1_SRFFMUX_290,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_LPM_ADD_SUB_2_01_xo_1_1 : X_LUT4
    generic map(
      INIT => X"9696",
      LOC => "SLICE_X6Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0079_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2 : X_SFF
    generic map(
      LOC => "SLICE_X6Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_DYMUX_292,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_CLKINV_294,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_2_SRFFMUX_293,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty1 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X49Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X49Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_DYMUX_295,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_CLKINV_297,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_SRFFMUX_296,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r_41
    );
  system_controller_inst_next_burst_done1 : X_LUT4
    generic map(
      INIT => X"0032",
      LOC => "SLICE_X61Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_34,
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => system_controller_inst_current_state_FFd10_33,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_next_burst_done_pack_1
    );
  system_controller_inst_current_burst_done : X_FF
    generic map(
      LOC => "SLICE_X61Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_burst_done_DYMUX_298,
      CE => VCC,
      CLK => system_controller_inst_current_burst_done_CLKINV_299,
      SET => GND,
      RST => system_controller_inst_current_burst_done_FFY_RSTAND_2619,
      O => system_controller_inst_current_burst_done_42
    );
  system_controller_inst_current_burst_done_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X61Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_burst_done_FFY_RSTAND_2619
    );
  system_controller_inst_user_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X70Y25",
      INIT => '0'
    )
    port map (
      I => user_input_data_4_DYMUX_544,
      CE => user_input_data_4_CEINV_546,
      CLK => user_input_data_4_CLKINV_545,
      SET => GND,
      RST => user_input_data_4_FFY_RSTAND_2620,
      O => user_input_data(4)
    );
  user_input_data_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_4_FFY_RSTAND_2620
    );
  system_controller_inst_user_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X62Y9",
      INIT => '0'
    )
    port map (
      I => user_input_data_5_DYMUX_547,
      CE => user_input_data_5_CEINV_549,
      CLK => user_input_data_5_CLKINV_548,
      SET => GND,
      RST => user_input_data_5_FFY_RSTAND_2621,
      O => user_input_data(5)
    );
  user_input_data_5_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X62Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_5_FFY_RSTAND_2621
    );
  system_controller_inst_user_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X73Y25",
      INIT => '0'
    )
    port map (
      I => user_input_data_6_DYMUX_550,
      CE => user_input_data_6_CEINV_552,
      CLK => user_input_data_6_CLKINV_551,
      SET => GND,
      RST => user_input_data_6_FFY_RSTAND_2622,
      O => user_input_data(6)
    );
  user_input_data_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_6_FFY_RSTAND_2622
    );
  system_controller_inst_user_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X70Y8",
      INIT => '0'
    )
    port map (
      I => user_input_data_7_DYMUX_553,
      CE => user_input_data_7_CEINV_555,
      CLK => user_input_data_7_CLKINV_554,
      SET => GND,
      RST => user_input_data_7_FFY_RSTAND_2623,
      O => user_input_data(7)
    );
  user_input_data_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_7_FFY_RSTAND_2623
    );
  system_controller_inst_user_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X72Y12",
      INIT => '0'
    )
    port map (
      I => user_input_data_8_DYMUX_556,
      CE => user_input_data_8_CEINV_558,
      CLK => user_input_data_8_CLKINV_557,
      SET => GND,
      RST => user_input_data_8_FFY_RSTAND_2624,
      O => user_input_data(8)
    );
  user_input_data_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_8_FFY_RSTAND_2624
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_9 : X_FF
    generic map(
      LOC => "SLICE_X86Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_9_DYMUX_315,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_9_CLKINV_317,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(9)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X9Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2 : X_SFF
    generic map(
      LOC => "SLICE_X9Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_DYMUX_318,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CEINV_321,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_CLKINV_320,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_2_SRFFMUX_319,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X77Y8"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DIG_MUX_323,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_324,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0 : X_FF
    generic map(
      LOC => "SLICE_X77Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_DYMUX_322,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_CLKINV_324,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X76Y27"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DIG_MUX_326,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_327,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1 : X_FF
    generic map(
      LOC => "SLICE_X76Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_DYMUX_325,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_CLKINV_327,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X77Y9"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DIG_MUX_329,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_330,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2 : X_FF
    generic map(
      LOC => "SLICE_X77Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_DYMUX_328,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_CLKINV_330,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X77Y21"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DIG_MUX_332,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_333,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3 : X_FF
    generic map(
      LOC => "SLICE_X77Y21",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_DYMUX_331,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_CLKINV_333,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X77Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DIG_MUX_335,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_336,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X56Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_DYMUX_726,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90_CLKINV_727,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk90
    );
  system_controller_inst_current_input_data_2 : X_FF
    generic map(
      LOC => "SLICE_X68Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_2_DYMUX_728,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_2_CLKINV_729,
      SET => GND,
      RST => system_controller_inst_current_input_data_2_FFY_RSTAND_2625,
      O => system_controller_inst_current_input_data(2)
    );
  system_controller_inst_current_input_data_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_2_FFY_RSTAND_2625
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X8Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X8Y5",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_DXMUX_730,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_CLKINV_732,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_2_SRFFMUX_731,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2)
    );
  system_controller_inst_current_input_data_4 : X_FF
    generic map(
      LOC => "SLICE_X68Y21",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_4_DYMUX_733,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_4_CLKINV_734,
      SET => GND,
      RST => system_controller_inst_current_input_data_4_FFY_RSTAND_2626,
      O => system_controller_inst_current_input_data(4)
    );
  system_controller_inst_current_input_data_4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_4_FFY_RSTAND_2626
    );
  system_controller_inst_current_input_data_5 : X_FF
    generic map(
      LOC => "SLICE_X64Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_5_DYMUX_735,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_5_CLKINV_736,
      SET => GND,
      RST => system_controller_inst_current_input_data_5_FFY_RSTAND_2627,
      O => system_controller_inst_current_input_data(5)
    );
  system_controller_inst_current_input_data_5_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X64Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_5_FFY_RSTAND_2627
    );
  system_controller_inst_current_input_data_6 : X_FF
    generic map(
      LOC => "SLICE_X69Y18",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_6_DYMUX_737,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_6_CLKINV_738,
      SET => GND,
      RST => system_controller_inst_current_input_data_6_FFY_RSTAND_2628,
      O => system_controller_inst_current_input_data(6)
    );
  system_controller_inst_current_input_data_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_6_FFY_RSTAND_2628
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4 : X_FF
    generic map(
      LOC => "SLICE_X77Y33",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_DYMUX_334,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_CLKINV_336,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X63Y5"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DIG_MUX_338,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_339,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5 : X_FF
    generic map(
      LOC => "SLICE_X63Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_DYMUX_337,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_CLKINV_339,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X76Y33"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DIG_MUX_341,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_342,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6 : X_FF
    generic map(
      LOC => "SLICE_X76Y33",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_DYMUX_340,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_CLKINV_342,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X76Y1"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DIG_MUX_344,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_345,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7 : X_FF
    generic map(
      LOC => "SLICE_X76Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_DYMUX_343,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_CLKINV_345,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y12"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DIG_MUX_347,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_348,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8 : X_FF
    generic map(
      LOC => "SLICE_X79Y12",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_DYMUX_346,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_CLKINV_348,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X75Y25"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DIG_MUX_350,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_351,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9 : X_FF
    generic map(
      LOC => "SLICE_X75Y25",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_DYMUX_349,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_CLKINV_351,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_DYMUX_353,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_11_SRFFMUX_354,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect1_43
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(11),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_11_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_15 : X_FF
    generic map(
      LOC => "SLICE_X85Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_15_DYMUX_381,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_15_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9 : X_SFF
    generic map(
      LOC => "SLICE_X90Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DYMUX_384,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_385,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"0032",
      LOC => "SLICE_X90Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X90Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_DXMUX_383,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_0_SRFFMUX_385,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X7Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X7Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_DYMUX_386,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_CLKINV_388,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_1_SRFFMUX_387,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_7_xor11 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X31Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7 : X_SFF
    generic map(
      LOC => "SLICE_X31Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_DYMUX_389,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CEINV_392,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_CLKINV_391,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_7_SRFFMUX_390,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00081 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X49Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_51,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0008_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid : X_SFF
    generic map(
      LOC => "SLICE_X49Y28",
      INIT => '0'
    )
    port map (
      I => led_o_1_OBUF_DYMUX_393,
      CE => VCC,
      CLK => led_o_1_OBUF_CLKINV_395,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => led_o_1_OBUF_SRFFMUX_394,
      O => led_o_1_OBUF_52
    );
  system_controller_inst_next_addr_7_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X59Y4"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(5),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_7_pack_1
    );
  system_controller_inst_current_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X59Y4",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_7_DYMUX_396,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_7_CLKINV_397,
      SET => GND,
      RST => system_controller_inst_current_input_address_7_FFY_RSTAND_2629,
      O => system_controller_inst_current_input_address(7)
    );
  system_controller_inst_current_input_address_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X59Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_7_FFY_RSTAND_2629
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X58Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_DYMUX_820,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270_SRFFMUX_821,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X44Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_DYMUX_822,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_SRFFMUX_823,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_poclk_75
    );
  system_controller_inst_n0057_0_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X59Y8"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(0),
      ADR1 => system_controller_inst_N4_0,
      ADR2 => system_controller_inst_N14,
      ADR3 => VCC,
      O => system_controller_inst_n0057_0_pack_1
    );
  system_controller_inst_col_addr_0 : X_FF
    generic map(
      LOC => "SLICE_X59Y8",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_0_DXMUX_824,
      CE => VCC,
      CLK => system_controller_inst_col_addr_0_CLKINV_825,
      SET => GND,
      RST => system_controller_inst_col_addr_0_FFX_RSTAND_2630,
      O => system_controller_inst_col_addr(0)
    );
  system_controller_inst_col_addr_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X59Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_0_FFX_RSTAND_2630
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X66Y17",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_DYMUX_826,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset180_r
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180 : X_SFF
    generic map(
      LOC => "SLICE_X69Y7",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst180_1_DYMUX_827,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst180_1_SRFFMUX_828,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst180_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270 : X_SFF
    generic map(
      LOC => "SLICE_X62Y15",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst270_1_DYMUX_829,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst270_1_SRFFMUX_830,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst270_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst270_r : X_FF
    generic map(
      LOC => "SLICE_X62Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r_DYMUX_831,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_reset270_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_reset270_r
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo0 : X_FF
    generic map(
      LOC => "SLICE_X83Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_DYMUX_832,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_0_CLKINV_833,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y29"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DIG_MUX_457,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_458,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30 : X_FF
    generic map(
      LOC => "SLICE_X79Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_DYMUX_456,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_CLKINV_458,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(30)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X78Y35"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DIG_MUX_460,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_461,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22 : X_FF
    generic map(
      LOC => "SLICE_X78Y35",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_DYMUX_459,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_CLKINV_461,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(22)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X74Y28"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DIG_MUX_463,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_464,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14 : X_FF
    generic map(
      LOC => "SLICE_X74Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_DYMUX_462,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_CLKINV_464,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y10"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DIG_MUX_466,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_467,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31 : X_FF
    generic map(
      LOC => "SLICE_X79Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_DYMUX_465,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_CLKINV_467,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X74Y6"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DIG_MUX_469,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_470,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23 : X_FF
    generic map(
      LOC => "SLICE_X74Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_DYMUX_468,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_CLKINV_470,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(23)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X81Y14"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DIG_MUX_472,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_473,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15 : X_FF
    generic map(
      LOC => "SLICE_X81Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_DYMUX_471,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_CLKINV_473,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X58Y40",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_DYMUX_414,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CEINV_417,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_CLKINV_416,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_1_SRFFMUX_415,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X52Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X52Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_DYMUX_418,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CEINV_421,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_CLKINV_420,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_1_SRFFMUX_419,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X53Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_DYMUX_422,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CEINV_425,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_CLKINV_424,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_2_SRFFMUX_423,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X53Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_DYMUX_426,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CEINV_429,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_CLKINV_428,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_3_SRFFMUX_427,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X56Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_DYMUX_430,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CEINV_433,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_CLKINV_432,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_3_SRFFMUX_431,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_DYMUX_434,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CEINV_437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_CLKINV_436,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_1_SRFFMUX_435,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X49Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_DYMUX_604,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_CLKINV_606,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_SRFFMUX_605,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_45
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02951 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X71Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n02951_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_DONE : X_SFF
    generic map(
      LOC => "SLICE_X71Y1",
      INIT => '0'
    )
    port map (
      I => init_val_DXMUX_607,
      CE => VCC,
      CLK => init_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => init_val_SRFFMUX_608,
      O => init_val
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ba1_0_Q : X_LUT4
    generic map(
      INIT => X"4020",
      LOC => "SLICE_X90Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N11,
      O => mem_interface_top_inst_ddr2_top0_ddr_ba_cntrl_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_DXMUX_609,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X58Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_DYMUX_610,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90_CLKINV_611,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90
    );
  system_controller_inst_user_input_data_10 : X_FF
    generic map(
      LOC => "SLICE_X70Y18",
      INIT => '0'
    )
    port map (
      I => user_input_data_10_DYMUX_612,
      CE => user_input_data_10_CEINV_614,
      CLK => user_input_data_10_CLKINV_613,
      SET => GND,
      RST => user_input_data_10_FFY_RSTAND_2631,
      O => user_input_data(10)
    );
  user_input_data_10_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_10_FFY_RSTAND_2631
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y21"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DIG_MUX_493,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_494,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19 : X_FF
    generic map(
      LOC => "SLICE_X79Y21",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_DYMUX_492,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_CLKINV_494,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(19)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X79Y9"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DIG_MUX_496,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_497,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29 : X_FF
    generic map(
      LOC => "SLICE_X79Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_DYMUX_495,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_CLKINV_497,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X49Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X49Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_DYMUX_498,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CEINV_501,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_CLKINV_500,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_1_SRFFMUX_499,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X49Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X49Y41",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_DYMUX_502,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CEINV_505,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_CLKINV_504,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_2_SRFFMUX_503,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X51Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X51Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_DYMUX_506,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CEINV_509,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_CLKINV_508,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_3_SRFFMUX_507,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_SW0 : X_LUT4
    generic map(
      INIT => X"DDF7",
      LOC => "SLICE_X24Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_Q : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X24Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N823,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_4_pack_1
    );
  system_controller_inst_next_addr_8_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X58Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(6),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_8_pack_1
    );
  system_controller_inst_current_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X58Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_8_DYMUX_398,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_8_CLKINV_399,
      SET => GND,
      RST => system_controller_inst_current_input_address_8_FFY_RSTAND_2632,
      O => system_controller_inst_current_input_address(8)
    );
  system_controller_inst_current_input_address_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_8_FFY_RSTAND_2632
    );
  system_controller_inst_current_state_FFd4_In1 : X_LUT4
    generic map(
      INIT => X"F444",
      LOC => "SLICE_X57Y9"
    )
    port map (
      ADR0 => led_o_0_OBUF_14,
      ADR1 => system_controller_inst_current_state_FFd4_59,
      ADR2 => init_val,
      ADR3 => system_controller_inst_current_state_FFd3_58,
      O => system_controller_inst_current_state_FFd4_In_pack_1
    );
  system_controller_inst_current_state_FFd4 : X_FF
    generic map(
      LOC => "SLICE_X57Y9",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd4_DYMUX_400,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd4_CLKINV_401,
      SET => GND,
      RST => system_controller_inst_current_state_FFd4_FFY_RSTAND_2633,
      O => system_controller_inst_current_state_FFd4_59
    );
  system_controller_inst_current_state_FFd4_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd4_FFY_RSTAND_2633
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X57Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_DYMUX_402,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CEINV_405,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_CLKINV_404,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_1_SRFFMUX_403,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X56Y33"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X56Y33",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_DYMUX_406,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CEINV_409,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_CLKINV_408,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_2_SRFFMUX_407,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X56Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X56Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_DYMUX_410,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CEINV_413,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_CLKINV_412,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_3_SRFFMUX_411,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X58Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_2 : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X31Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_DXMUX_768,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CEINV_771,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_CLKINV_770,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_2_SRFFMUX_769,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In88 : X_LUT4
    generic map(
      INIT => X"D512",
      LOC => "SLICE_X23Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_In_map248
    );
  system_controller_inst_current_reg2_0 : X_FF
    generic map(
      LOC => "SLICE_X68Y0",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_0_DYMUX_772,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_0_CLKINV_773,
      SET => GND,
      RST => system_controller_inst_current_reg2_0_FFY_RSTAND_2634,
      O => system_controller_inst_current_reg2_0_Q
    );
  system_controller_inst_current_reg2_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg2_0_FFY_RSTAND_2634
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y43",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_DYMUX_774,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_FFY_RSTAND_2635,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en_FFY_RSTAND_2635
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X64Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_DYMUX_775,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_CLKINV_776,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_FFY_RSTAND_2636,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_5_FFY_RSTAND_2636
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit5_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X64Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_DYMUX_777,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CEINV_779,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_CLKINV_778,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_FFY_RSTAND_2637,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_5_FFY_RSTAND_2637
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_9_30 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X80Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N606,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_9_pack_1
    );
  system_controller_inst_user_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X73Y10",
      INIT => '0'
    )
    port map (
      I => user_input_data_29_DYMUX_678,
      CE => user_input_data_29_CEINV_680,
      CLK => user_input_data_29_CLKINV_679,
      SET => GND,
      RST => user_input_data_29_FFY_RSTAND_2638,
      O => user_input_data(29)
    );
  user_input_data_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_29_FFY_RSTAND_2638
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_Q : X_LUT4
    generic map(
      INIT => X"01AB",
      LOC => "SLICE_X9Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1 : X_SFF
    generic map(
      LOC => "SLICE_X9Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_DXMUX_681,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_CLKINV_683,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_1_SRFFMUX_682,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X79Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_DYMUX_684,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_3_SRFFMUX_685,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_Q : X_LUT4
    generic map(
      INIT => X"88A0",
      LOC => "SLICE_X83Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N425_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N424_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0283,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_10 : X_FF
    generic map(
      LOC => "SLICE_X83Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_DXMUX_686,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X76Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_DYMUX_687,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_8_SRFFMUX_688,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst180_r : X_FF
    generic map(
      LOC => "SLICE_X70Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_DYMUX_689,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5
    );
  system_controller_inst_Ker0_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"BAAA",
      LOC => "SLICE_X59Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd8_61,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_N311_0,
      ADR3 => system_controller_inst_Ker0_SW1_1_83,
      O => system_controller_inst_N362
    );
  system_controller_inst_next_input_data_11_1 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X67Y16"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_N20,
      ADR2 => system_controller_inst_loop_count(2),
      ADR3 => system_controller_inst_current_state_FFd5_28,
      O => system_controller_inst_next_input_data_11_pack_1
    );
  system_controller_inst_user_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X68Y18",
      INIT => '0'
    )
    port map (
      I => user_input_data_11_DYMUX_615,
      CE => user_input_data_11_CEINV_617,
      CLK => user_input_data_11_CLKINV_616,
      SET => GND,
      RST => user_input_data_11_FFY_RSTAND_2639,
      O => user_input_data(11)
    );
  user_input_data_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_11_FFY_RSTAND_2639
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X42Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_DYMUX_618,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_CLKINV_620,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_SRFFMUX_619,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_poclk_78
    );
  system_controller_inst_user_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X74Y26",
      INIT => '0'
    )
    port map (
      I => user_input_data_20_DYMUX_621,
      CE => user_input_data_20_CEINV_623,
      CLK => user_input_data_20_CLKINV_622,
      SET => GND,
      RST => user_input_data_20_FFY_RSTAND_2640,
      O => user_input_data(20)
    );
  user_input_data_20_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_20_FFY_RSTAND_2640
    );
  system_controller_inst_user_input_data_12 : X_FF
    generic map(
      LOC => "SLICE_X69Y21",
      INIT => '0'
    )
    port map (
      I => user_input_data_12_DYMUX_624,
      CE => user_input_data_12_CEINV_626,
      CLK => user_input_data_12_CLKINV_625,
      SET => GND,
      RST => user_input_data_12_FFY_RSTAND_2641,
      O => user_input_data(12)
    );
  user_input_data_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_12_FFY_RSTAND_2641
    );
  system_controller_inst_user_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X62Y8",
      INIT => '0'
    )
    port map (
      I => user_input_data_21_DYMUX_627,
      CE => user_input_data_21_CEINV_629,
      CLK => user_input_data_21_CLKINV_628,
      SET => GND,
      RST => user_input_data_21_FFY_RSTAND_2642,
      O => user_input_data(21)
    );
  user_input_data_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X62Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_21_FFY_RSTAND_2642
    );
  system_controller_inst_user_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X73Y15",
      INIT => '0'
    )
    port map (
      I => user_input_data_13_DYMUX_630,
      CE => user_input_data_13_CEINV_632,
      CLK => user_input_data_13_CLKINV_631,
      SET => GND,
      RST => user_input_data_13_FFY_RSTAND_2643,
      O => user_input_data(13)
    );
  user_input_data_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_13_FFY_RSTAND_2643
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X81Y10"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DIG_MUX_475,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_476,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24 : X_FF
    generic map(
      LOC => "SLICE_X81Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_DYMUX_474,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_CLKINV_476,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(24)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y9"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DIG_MUX_478,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_479,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16 : X_FF
    generic map(
      LOC => "SLICE_X80Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_DYMUX_477,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_CLKINV_479,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y30"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DIG_MUX_481,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_482,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17 : X_FF
    generic map(
      LOC => "SLICE_X80Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_DYMUX_480,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_CLKINV_482,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(17)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X78Y19"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DIG_MUX_484,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_485,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26 : X_FF
    generic map(
      LOC => "SLICE_X78Y19",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_DYMUX_483,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_CLKINV_485,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y10"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DIG_MUX_487,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_488,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18 : X_FF
    generic map(
      LOC => "SLICE_X80Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_DYMUX_486,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_CLKINV_488,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(18)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X78Y24"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DIG_MUX_490,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_491,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27 : X_FF
    generic map(
      LOC => "SLICE_X78Y24",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_DYMUX_489,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_CLKINV_491,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(27)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_DXMUX_510,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CEINV_513,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_CLKINV_512,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_4_SRFFMUX_511,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X67Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_DYMUX_514,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_CLKINV_515,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_FFY_RSTAND_2644,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X67Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_0_FFY_RSTAND_2644
    );
  system_controller_inst_n0056_2_49 : X_LUT4
    generic map(
      INIT => X"FFEC",
      LOC => "SLICE_X58Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N197_0,
      ADR2 => system_controller_inst_N367_0,
      ADR3 => system_controller_inst_N211,
      O => system_controller_inst_n0056_2_pack_1
    );
  system_controller_inst_loop_count_2 : X_FF
    generic map(
      LOC => "SLICE_X58Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_2_DXMUX_516,
      CE => VCC,
      CLK => system_controller_inst_loop_count_2_CLKINV_517,
      SET => GND,
      RST => system_controller_inst_loop_count_2_FFX_RSTAND_2645,
      O => system_controller_inst_loop_count(2)
    );
  system_controller_inst_loop_count_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_2_FFX_RSTAND_2645
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo10 : X_FF
    generic map(
      LOC => "SLICE_X80Y21",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_DYMUX_518,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_10_CLKINV_519,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo13 : X_FF
    generic map(
      LOC => "SLICE_X83Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_DYMUX_520,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_13_CLKINV_521,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo14 : X_FF
    generic map(
      LOC => "SLICE_X81Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_DYMUX_522,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_14_CLKINV_523,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X63Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_DYMUX_524,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_CLKINV_526,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90_SRFFMUX_525,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y15",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_DYMUX_527,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_FFY_RSTAND_2646,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en_FFY_RSTAND_2646
    );
  system_controller_inst_current_input_data_17 : X_FF
    generic map(
      LOC => "SLICE_X70Y21",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_17_DYMUX_590,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_17_CLKINV_591,
      SET => GND,
      RST => system_controller_inst_current_input_data_17_FFY_RSTAND_2647,
      O => system_controller_inst_current_input_data(17)
    );
  system_controller_inst_current_input_data_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_17_FFY_RSTAND_2647
    );
  system_controller_inst_current_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X67Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_26_DYMUX_592,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_26_CLKINV_593,
      SET => GND,
      RST => system_controller_inst_current_input_data_26_FFY_RSTAND_2648,
      O => system_controller_inst_current_input_data(26)
    );
  system_controller_inst_current_input_data_26_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X67Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_26_FFY_RSTAND_2648
    );
  system_controller_inst_current_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X69Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_19_DYMUX_594,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_19_CLKINV_595,
      SET => GND,
      RST => system_controller_inst_current_input_data_19_FFY_RSTAND_2649,
      O => system_controller_inst_current_input_data(19)
    );
  system_controller_inst_current_input_data_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_19_FFY_RSTAND_2649
    );
  system_controller_inst_current_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X72Y27",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_28_DYMUX_596,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_28_CLKINV_597,
      SET => GND,
      RST => system_controller_inst_current_input_data_28_FFY_RSTAND_2650,
      O => system_controller_inst_current_input_data(28)
    );
  system_controller_inst_current_input_data_28_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_28_FFY_RSTAND_2650
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33 : X_LUT4
    generic map(
      INIT => X"BBB3",
      LOC => "SLICE_X24Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In33_1_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In46 : X_LUT4
    generic map(
      INIT => X"FEEE",
      LOC => "SLICE_X24Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map102,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_DXMUX_598,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CEINV_601,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_CLKINV_600,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_SRFFMUX_599,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18
    );
  system_controller_inst_current_input_data_29 : X_FF
    generic map(
      LOC => "SLICE_X66Y10",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_29_DYMUX_602,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_29_CLKINV_603,
      SET => GND,
      RST => system_controller_inst_current_input_data_29_FFY_RSTAND_2651,
      O => system_controller_inst_current_input_data(29)
    );
  system_controller_inst_current_input_data_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X66Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_29_FFY_RSTAND_2651
    );
  system_controller_inst_user_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X73Y18",
      INIT => '0'
    )
    port map (
      I => user_input_data_9_DYMUX_559,
      CE => user_input_data_9_CEINV_561,
      CLK => user_input_data_9_CLKINV_560,
      SET => GND,
      RST => user_input_data_9_FFY_RSTAND_2652,
      O => user_input_data(9)
    );
  user_input_data_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X73Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_9_FFY_RSTAND_2652
    );
  system_controller_inst_n0056_7_SW0 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X57Y17"
    )
    port map (
      ADR0 => system_controller_inst_N10,
      ADR1 => system_controller_inst_loop_count(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N337
    );
  system_controller_inst_n0057_6_SW0 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X57Y7"
    )
    port map (
      ADR0 => system_controller_inst_N4_0,
      ADR1 => system_controller_inst_col_addr(5),
      ADR2 => system_controller_inst_N30,
      ADR3 => VCC,
      O => system_controller_inst_N229
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n00021 : X_LUT4
    generic map(
      INIT => X"E8E8",
      LOC => "SLICE_X7Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0001,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Madd_n0079_n0002_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3 : X_SFF
    generic map(
      LOC => "SLICE_X7Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_DXMUX_562,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_CLKINV_564,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt_3_SRFFMUX_563,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X68Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_DYMUX_565,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_CLKINV_566,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_FFY_RSTAND_2653,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X68Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_1_FFY_RSTAND_2653
    );
  system_controller_inst_Ker419 : X_LUT4
    generic map(
      INIT => X"CC08",
      LOC => "SLICE_X58Y10"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_35,
      ADR1 => system_controller_inst_Ker4_map511_0,
      ADR2 => system_controller_inst_N27_0,
      ADR3 => system_controller_inst_Ker4_map506,
      O => system_controller_inst_N4
    );
  system_controller_inst_Ker111 : X_LUT4
    generic map(
      INIT => X"CECE",
      LOC => "SLICE_X15Y16"
    )
    port map (
      ADR0 => system_controller_inst_test_count(5),
      ADR1 => system_controller_inst_test_count(6),
      ADR2 => system_controller_inst_N29,
      ADR3 => VCC,
      O => system_controller_inst_N111
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X71Y20",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_DYMUX_807,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset_r_CLKINV_808,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset_r
    );
  system_controller_inst_Ker181 : X_LUT4
    generic map(
      INIT => X"BBBA",
      LOC => "SLICE_X56Y13"
    )
    port map (
      ADR0 => system_controller_inst_N371,
      ADR1 => system_controller_inst_N27_0,
      ADR2 => system_controller_inst_current_state_FFd6_34,
      ADR3 => system_controller_inst_current_state_FFd10_33,
      O => system_controller_inst_N18
    );
  system_controller_inst_burst_done : X_FF
    generic map(
      LOC => "SLICE_X76Y8",
      INIT => '0'
    )
    port map (
      I => burst_done_DYMUX_809,
      CE => VCC,
      CLK => burst_done_CLKINV_810,
      SET => GND,
      RST => burst_done_FFY_RSTAND_2654,
      O => burst_done
    );
  burst_done_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X76Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => burst_done_FFY_RSTAND_2654
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X8Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_DYMUX_811,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CEINV_814,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_CLKINV_813,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_0_SRFFMUX_812,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X66Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_DYMUX_815,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CEINV_817,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_CLKINV_816,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_FFY_RSTAND_2655,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_7_FFY_RSTAND_2655
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X66Y25",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_DYMUX_818,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180_SRFFMUX_819,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit1_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X68Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_DYMUX_567,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CEINV_569,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_CLKINV_568,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_FFY_RSTAND_2656,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X68Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_1_FFY_RSTAND_2656
    );
  system_controller_inst_n0056_5_SW0 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X57Y16"
    )
    port map (
      ADR0 => system_controller_inst_N8,
      ADR1 => system_controller_inst_loop_count(4),
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => VCC,
      O => system_controller_inst_N3411
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X56Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_DYMUX_570,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_7_30 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X81Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N604,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_7 : X_FF
    generic map(
      LOC => "SLICE_X81Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_DXMUX_571,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X59Y44",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_DYMUX_572,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90_CLKINV_573,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk90
    );
  system_controller_inst_current_input_data_20 : X_FF
    generic map(
      LOC => "SLICE_X72Y26",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_20_DYMUX_574,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_20_CLKINV_575,
      SET => GND,
      RST => system_controller_inst_current_input_data_20_FFY_RSTAND_2657,
      O => system_controller_inst_current_input_data(20)
    );
  system_controller_inst_current_input_data_20_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_20_FFY_RSTAND_2657
    );
  system_controller_inst_current_input_data_21 : X_FF
    generic map(
      LOC => "SLICE_X65Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_21_DYMUX_576,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_21_CLKINV_577,
      SET => GND,
      RST => system_controller_inst_current_input_data_21_FFY_RSTAND_2658,
      O => system_controller_inst_current_input_data(21)
    );
  system_controller_inst_current_input_data_21_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X65Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_21_FFY_RSTAND_2658
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_path_rst0_rst90_r : X_FF
    generic map(
      LOC => "SLICE_X60Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_DYMUX_995,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r_CLKINV_996,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_reset90_r
    );
  system_controller_inst_n0057_2_Q : X_LUT4
    generic map(
      INIT => X"A2F7",
      LOC => "SLICE_X58Y4"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_N233_0,
      ADR2 => system_controller_inst_N14,
      ADR3 => system_controller_inst_N232,
      O => system_controller_inst_n0057_2_pack_1
    );
  system_controller_inst_col_addr_2 : X_FF
    generic map(
      LOC => "SLICE_X58Y4",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_2_DXMUX_997,
      CE => VCC,
      CLK => system_controller_inst_col_addr_2_CLKINV_998,
      SET => GND,
      RST => system_controller_inst_col_addr_2_FFX_RSTAND_2659,
      O => system_controller_inst_col_addr(2)
    );
  system_controller_inst_col_addr_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_2_FFX_RSTAND_2659
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X67Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_DYMUX_999,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_CLKINV_1000,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_FFY_RSTAND_2660,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X67Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_14_FFY_RSTAND_2660
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_DYMUX_1001,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CEINV_1004,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_CLKINV_1003,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr_0_SRFFMUX_1002,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cy11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X35Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_5_cyo
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X58Y42",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_DYMUX_1005,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CEINV_1006,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_FFY_RSTAND_2661,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X58Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_14_FFY_RSTAND_2661
    );
  system_controller_inst_intern_reg0_13 : X_FF
    generic map(
      LOC => "SLICE_X29Y23",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_13_DYMUX_1033,
      CE => system_controller_inst_intern_reg0_13_CEINV_1035,
      CLK => system_controller_inst_intern_reg0_13_CLKINV_1034,
      SET => GND,
      RST => system_controller_inst_intern_reg0_13_FFY_RSTAND_2662,
      O => system_controller_inst_intern_reg0(13)
    );
  system_controller_inst_intern_reg0_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_13_FFY_RSTAND_2662
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y41",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_DYMUX_1036,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CEINV_1039,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_CLKINV_1038,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_0_SRFFMUX_1037,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X54Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_DYMUX_1040,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CEINV_1043,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_CLKINV_1042,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr_0_SRFFMUX_1041,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0)
    );
  system_controller_inst_intern_reg0_30 : X_FF
    generic map(
      LOC => "SLICE_X31Y27",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_30_DYMUX_1044,
      CE => system_controller_inst_intern_reg0_30_CEINV_1046,
      CLK => system_controller_inst_intern_reg0_30_CLKINV_1045,
      SET => GND,
      RST => system_controller_inst_intern_reg0_30_FFY_RSTAND_2663,
      O => system_controller_inst_intern_reg0(30)
    );
  system_controller_inst_intern_reg0_30_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_30_FFY_RSTAND_2663
    );
  system_controller_inst_intern_reg0_22 : X_FF
    generic map(
      LOC => "SLICE_X36Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_22_DYMUX_1047,
      CE => system_controller_inst_intern_reg0_22_CEINV_1049,
      CLK => system_controller_inst_intern_reg0_22_CLKINV_1048,
      SET => GND,
      RST => system_controller_inst_intern_reg0_22_FFY_RSTAND_2664,
      O => system_controller_inst_intern_reg0(22)
    );
  system_controller_inst_intern_reg0_22_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X36Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_22_FFY_RSTAND_2664
    );
  system_controller_inst_intern_reg0_14 : X_FF
    generic map(
      LOC => "SLICE_X28Y25",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_14_DYMUX_1050,
      CE => system_controller_inst_intern_reg0_14_CEINV_1052,
      CLK => system_controller_inst_intern_reg0_14_CLKINV_1051,
      SET => GND,
      RST => system_controller_inst_intern_reg0_14_FFY_RSTAND_2665,
      O => system_controller_inst_intern_reg0(14)
    );
  system_controller_inst_intern_reg0_14_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_14_FFY_RSTAND_2665
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div0_col1 : X_FF
    generic map(
      LOC => "SLICE_X74Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_DYMUX_1019,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_CLKINV_1020,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2666,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_0_FFY_RSTAND_2666
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X76Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_DYMUX_1021,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_SRFFMUX_1022,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd5_110
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd6 : X_SFF
    generic map(
      LOC => "SLICE_X77Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_DYMUX_1023,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_SRFFMUX_1024,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd6_111
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd8 : X_SFF
    generic map(
      LOC => "SLICE_X66Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_DYMUX_1025,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_SRFFMUX_1026,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd8_92
    );
  system_controller_inst_intern_reg0_10 : X_FF
    generic map(
      LOC => "SLICE_X31Y23",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_10_DYMUX_1027,
      CE => system_controller_inst_intern_reg0_10_CEINV_1029,
      CLK => system_controller_inst_intern_reg0_10_CLKINV_1028,
      SET => GND,
      RST => system_controller_inst_intern_reg0_10_FFY_RSTAND_2667,
      O => system_controller_inst_intern_reg0(10)
    );
  system_controller_inst_intern_reg0_10_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_10_FFY_RSTAND_2667
    );
  system_controller_inst_intern_reg0_12 : X_FF
    generic map(
      LOC => "SLICE_X29Y24",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_12_DYMUX_1030,
      CE => system_controller_inst_intern_reg0_12_CEINV_1032,
      CLK => system_controller_inst_intern_reg0_12_CLKINV_1031,
      SET => GND,
      RST => system_controller_inst_intern_reg0_12_FFY_RSTAND_2668,
      O => system_controller_inst_intern_reg0(12)
    );
  system_controller_inst_intern_reg0_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_12_FFY_RSTAND_2668
    );
  system_controller_inst_current_input_data_13 : X_FF
    generic map(
      LOC => "SLICE_X72Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_13_DYMUX_578,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_13_CLKINV_579,
      SET => GND,
      RST => system_controller_inst_current_input_data_13_FFY_RSTAND_2669,
      O => system_controller_inst_current_input_data(13)
    );
  system_controller_inst_current_input_data_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_13_FFY_RSTAND_2669
    );
  system_controller_inst_current_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X69Y10",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_23_DYMUX_580,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_23_CLKINV_581,
      SET => GND,
      RST => system_controller_inst_current_input_data_23_FFY_RSTAND_2670,
      O => system_controller_inst_current_input_data(23)
    );
  system_controller_inst_current_input_data_23_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_23_FFY_RSTAND_2670
    );
  system_controller_inst_current_input_data_15 : X_FF
    generic map(
      LOC => "SLICE_X71Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_15_DYMUX_582,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_15_CLKINV_583,
      SET => GND,
      RST => system_controller_inst_current_input_data_15_FFY_RSTAND_2671,
      O => system_controller_inst_current_input_data(15)
    );
  system_controller_inst_current_input_data_15_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_15_FFY_RSTAND_2671
    );
  system_controller_inst_current_input_data_24 : X_FF
    generic map(
      LOC => "SLICE_X70Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_24_DYMUX_584,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_24_CLKINV_585,
      SET => GND,
      RST => system_controller_inst_current_input_data_24_FFY_RSTAND_2672,
      O => system_controller_inst_current_input_data(24)
    );
  system_controller_inst_current_input_data_24_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_24_FFY_RSTAND_2672
    );
  system_controller_inst_current_input_data_16 : X_FF
    generic map(
      LOC => "SLICE_X71Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_16_DYMUX_586,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_16_CLKINV_587,
      SET => GND,
      RST => system_controller_inst_current_input_data_16_FFY_RSTAND_2673,
      O => system_controller_inst_current_input_data(16)
    );
  system_controller_inst_current_input_data_16_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_16_FFY_RSTAND_2673
    );
  system_controller_inst_current_input_data_25 : X_FF
    generic map(
      LOC => "SLICE_X70Y20",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_25_DYMUX_588,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_25_CLKINV_589,
      SET => GND,
      RST => system_controller_inst_current_input_data_25_FFY_RSTAND_2674,
      O => system_controller_inst_current_input_data(25)
    );
  system_controller_inst_current_input_data_25_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_25_FFY_RSTAND_2674
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo1 : X_FF
    generic map(
      LOC => "SLICE_X83Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_DYMUX_834,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_1_CLKINV_835,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo2 : X_FF
    generic map(
      LOC => "SLICE_X82Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_DYMUX_836,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_2_CLKINV_837,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo3 : X_FF
    generic map(
      LOC => "SLICE_X83Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_DYMUX_838,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_3_CLKINV_839,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(3)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_1 : X_SFF
    generic map(
      LOC => "SLICE_X71Y6",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_1_DYMUX_840,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_1_CLKINV_842,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst_1_SRFFMUX_841,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_1_97
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo4 : X_FF
    generic map(
      LOC => "SLICE_X82Y41",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_DYMUX_843,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_4_CLKINV_844,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo5 : X_FF
    generic map(
      LOC => "SLICE_X62Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_DYMUX_845,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_5_CLKINV_846,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo6 : X_FF
    generic map(
      LOC => "SLICE_X82Y40",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_DYMUX_847,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_6_CLKINV_848,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo7 : X_FF
    generic map(
      LOC => "SLICE_X78Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_DYMUX_849,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_7_CLKINV_850,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo9 : X_FF
    generic map(
      LOC => "SLICE_X82Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_DYMUX_851,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_9_CLKINV_852,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(9)
    );
  system_controller_inst_user_input_data_26 : X_FF
    generic map(
      LOC => "SLICE_X70Y17",
      INIT => '0'
    )
    port map (
      I => user_input_data_26_DYMUX_663,
      CE => user_input_data_26_CEINV_665,
      CLK => user_input_data_26_CLKINV_664,
      SET => GND,
      RST => user_input_data_26_FFY_RSTAND_2675,
      O => user_input_data(26)
    );
  user_input_data_26_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_26_FFY_RSTAND_2675
    );
  system_controller_inst_user_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X75Y12",
      INIT => '0'
    )
    port map (
      I => user_input_data_18_DYMUX_666,
      CE => user_input_data_18_CEINV_668,
      CLK => user_input_data_18_CLKINV_667,
      SET => GND,
      RST => user_input_data_18_FFY_RSTAND_2676,
      O => user_input_data(18)
    );
  user_input_data_18_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X75Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_18_FFY_RSTAND_2676
    );
  system_controller_inst_user_input_data_27 : X_FF
    generic map(
      LOC => "SLICE_X71Y18",
      INIT => '0'
    )
    port map (
      I => user_input_data_27_DYMUX_669,
      CE => user_input_data_27_CEINV_671,
      CLK => user_input_data_27_CLKINV_670,
      SET => GND,
      RST => user_input_data_27_FFY_RSTAND_2677,
      O => user_input_data(27)
    );
  user_input_data_27_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_27_FFY_RSTAND_2677
    );
  system_controller_inst_user_input_data_19 : X_FF
    generic map(
      LOC => "SLICE_X72Y18",
      INIT => '0'
    )
    port map (
      I => user_input_data_19_DYMUX_672,
      CE => user_input_data_19_CEINV_674,
      CLK => user_input_data_19_CLKINV_673,
      SET => GND,
      RST => user_input_data_19_FFY_RSTAND_2678,
      O => user_input_data(19)
    );
  user_input_data_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_19_FFY_RSTAND_2678
    );
  system_controller_inst_user_input_data_28 : X_FF
    generic map(
      LOC => "SLICE_X75Y27",
      INIT => '0'
    )
    port map (
      I => user_input_data_28_DYMUX_675,
      CE => user_input_data_28_CEINV_677,
      CLK => user_input_data_28_CLKINV_676,
      SET => GND,
      RST => user_input_data_28_FFY_RSTAND_2679,
      O => user_input_data(28)
    );
  user_input_data_28_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X75Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_28_FFY_RSTAND_2679
    );
  system_controller_inst_user_input_data_30 : X_FF
    generic map(
      LOC => "SLICE_X71Y23",
      INIT => '0'
    )
    port map (
      I => user_input_data_30_DYMUX_633,
      CE => user_input_data_30_CEINV_635,
      CLK => user_input_data_30_CLKINV_634,
      SET => GND,
      RST => user_input_data_30_FFY_RSTAND_2680,
      O => user_input_data(30)
    );
  user_input_data_30_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_30_FFY_RSTAND_2680
    );
  system_controller_inst_user_input_data_22 : X_FF
    generic map(
      LOC => "SLICE_X70Y23",
      INIT => '0'
    )
    port map (
      I => user_input_data_22_DYMUX_636,
      CE => user_input_data_22_CEINV_638,
      CLK => user_input_data_22_CLKINV_637,
      SET => GND,
      RST => user_input_data_22_FFY_RSTAND_2681,
      O => user_input_data(22)
    );
  user_input_data_22_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_22_FFY_RSTAND_2681
    );
  system_controller_inst_user_input_data_14 : X_FF
    generic map(
      LOC => "SLICE_X71Y19",
      INIT => '0'
    )
    port map (
      I => user_input_data_14_DYMUX_639,
      CE => user_input_data_14_CEINV_641,
      CLK => user_input_data_14_CLKINV_640,
      SET => GND,
      RST => user_input_data_14_FFY_RSTAND_2682,
      O => user_input_data(14)
    );
  user_input_data_14_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_14_FFY_RSTAND_2682
    );
  system_controller_inst_user_input_data_31 : X_FF
    generic map(
      LOC => "SLICE_X69Y12",
      INIT => '0'
    )
    port map (
      I => user_input_data_31_DYMUX_642,
      CE => user_input_data_31_CEINV_644,
      CLK => user_input_data_31_CLKINV_643,
      SET => GND,
      RST => user_input_data_31_FFY_RSTAND_2683,
      O => user_input_data(31)
    );
  user_input_data_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X69Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_31_FFY_RSTAND_2683
    );
  system_controller_inst_user_input_data_23 : X_FF
    generic map(
      LOC => "SLICE_X71Y10",
      INIT => '0'
    )
    port map (
      I => user_input_data_23_DYMUX_645,
      CE => user_input_data_23_CEINV_647,
      CLK => user_input_data_23_CLKINV_646,
      SET => GND,
      RST => user_input_data_23_FFY_RSTAND_2684,
      O => user_input_data(23)
    );
  user_input_data_23_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X71Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_data_23_FFY_RSTAND_2684
    );
  system_controller_inst_intern_reg1_30 : X_FF
    generic map(
      LOC => "SLICE_X23Y23",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_30_DYMUX_1101,
      CE => system_controller_inst_intern_reg1_30_CEINV_1103,
      CLK => system_controller_inst_intern_reg1_30_CLKINV_1102,
      SET => GND,
      RST => system_controller_inst_intern_reg1_30_FFY_RSTAND_2685,
      O => system_controller_inst_intern_reg1(30)
    );
  system_controller_inst_intern_reg1_30_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_30_FFY_RSTAND_2685
    );
  system_controller_inst_intern_reg1_22 : X_FF
    generic map(
      LOC => "SLICE_X27Y10",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_22_DYMUX_1104,
      CE => system_controller_inst_intern_reg1_22_CEINV_1106,
      CLK => system_controller_inst_intern_reg1_22_CLKINV_1105,
      SET => GND,
      RST => system_controller_inst_intern_reg1_22_FFY_RSTAND_2686,
      O => system_controller_inst_intern_reg1(22)
    );
  system_controller_inst_intern_reg1_22_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_22_FFY_RSTAND_2686
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y42",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_DYMUX_1107,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_FFY_RSTAND_2687,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en_FFY_RSTAND_2687
    );
  system_controller_inst_intern_reg1_31 : X_FF
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_31_DYMUX_1108,
      CE => system_controller_inst_intern_reg1_31_CEINV_1110,
      CLK => system_controller_inst_intern_reg1_31_CLKINV_1109,
      SET => GND,
      RST => system_controller_inst_intern_reg1_31_FFY_RSTAND_2688,
      O => system_controller_inst_intern_reg1(31)
    );
  system_controller_inst_intern_reg1_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_31_FFY_RSTAND_2688
    );
  system_controller_inst_intern_reg1_23 : X_FF
    generic map(
      LOC => "SLICE_X28Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_23_DYMUX_1111,
      CE => system_controller_inst_intern_reg1_23_CEINV_1113,
      CLK => system_controller_inst_intern_reg1_23_CLKINV_1112,
      SET => GND,
      RST => system_controller_inst_intern_reg1_23_FFY_RSTAND_2689,
      O => system_controller_inst_intern_reg1(23)
    );
  system_controller_inst_intern_reg1_23_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X28Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_23_FFY_RSTAND_2689
    );
  system_controller_inst_current_input_data_7 : X_FF
    generic map(
      LOC => "SLICE_X70Y9",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_7_DYMUX_739,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_7_CLKINV_740,
      SET => GND,
      RST => system_controller_inst_current_input_data_7_FFY_RSTAND_2690,
      O => system_controller_inst_current_input_data(7)
    );
  system_controller_inst_current_input_data_7_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_7_FFY_RSTAND_2690
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X43Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_DYMUX_741,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_CLKINV_743,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2_SRFFMUX_742,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_clkDiv2
    );
  system_controller_inst_current_input_data_8 : X_FF
    generic map(
      LOC => "SLICE_X70Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_8_DYMUX_744,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_8_CLKINV_745,
      SET => GND,
      RST => system_controller_inst_current_input_data_8_FFY_RSTAND_2691,
      O => system_controller_inst_current_input_data(8)
    );
  system_controller_inst_current_input_data_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X70Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_8_FFY_RSTAND_2691
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X12Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_DYMUX_746,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CEINV_749,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_CLKINV_748,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_7_SRFFMUX_747,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_1 : X_LUT4
    generic map(
      INIT => X"DFDF",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_2 : X_LUT4
    generic map(
      INIT => X"1414",
      LOC => "SLICE_X28Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N59,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X28Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_DXMUX_750,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CEINV_753,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_CLKINV_752,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_1_SRFFMUX_751,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00885 : X_LUT4
    generic map(
      INIT => X"5445",
      LOC => "SLICE_X30Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008854 : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X30Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N177,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0088_pack_1
    );
  system_controller_inst_n0056_2_14_SW0 : X_LUT4
    generic map(
      INIT => X"EEEA",
      LOC => "SLICE_X59Y14"
    )
    port map (
      ADR0 => system_controller_inst_N373_0,
      ADR1 => system_controller_inst_N36,
      ADR2 => system_controller_inst_current_state_FFd9_35,
      ADR3 => system_controller_inst_current_state_FFd5_28,
      O => system_controller_inst_N367
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X66Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_DYMUX_707,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_CLKINV_708,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_FFY_RSTAND_2692,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_3_FFY_RSTAND_2692
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit3_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X66Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_DYMUX_709,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CEINV_711,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_CLKINV_710,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_FFY_RSTAND_2693,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_3_FFY_RSTAND_2693
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X10Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_DYMUX_713,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_CLKINV_715,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_REVUSED_712,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_0_SRFFMUX_714,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_20 : X_LUT4
    generic map(
      INIT => X"5F7F",
      LOC => "SLICE_X10Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N807_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N134_pack_1
    );
  system_controller_inst_current_input_data_11 : X_FF
    generic map(
      LOC => "SLICE_X67Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_11_DXMUX_690,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_11_CLKINV_691,
      SET => GND,
      RST => system_controller_inst_current_input_data_11_FFX_RSTAND_2694,
      O => system_controller_inst_current_input_data(11)
    );
  system_controller_inst_current_input_data_11_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X67Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_11_FFX_RSTAND_2694
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_o : X_SFF
    generic map(
      LOC => "SLICE_X63Y11",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_DYMUX_693,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_CLKINV_695,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_SRFFMUX_694,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_o_71
    );
  system_controller_inst_n0056_2_23 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X58Y15"
    )
    port map (
      ADR0 => system_controller_inst_N311_0,
      ADR1 => system_controller_inst_N13,
      ADR2 => system_controller_inst_loop_count(0),
      ADR3 => system_controller_inst_loop_count(1),
      O => system_controller_inst_N197
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66_SW0 : X_LUT4
    generic map(
      INIT => X"F6B6",
      LOC => "SLICE_X26Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_66 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X26Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N821,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X26Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_DXMUX_696,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CEINV_699,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_CLKINV_698,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_3_SRFFMUX_697,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(3)
    );
  system_controller_inst_n0057_7_4_1 : X_LUT4
    generic map(
      INIT => X"DFFF",
      LOC => "SLICE_X56Y4"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(6),
      ADR1 => system_controller_inst_N23,
      ADR2 => system_controller_inst_col_addr(4),
      ADR3 => system_controller_inst_col_addr(5),
      O => system_controller_inst_n0057_7_4_1_700
    );
  system_controller_inst_n0057_2_SW1 : X_LUT4
    generic map(
      INIT => X"D5D5",
      LOC => "SLICE_X59Y6"
    )
    port map (
      ADR0 => system_controller_inst_N15,
      ADR1 => system_controller_inst_col_addr(1),
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => VCC,
      O => system_controller_inst_N233
    );
  system_controller_inst_TP_port_10_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X14Y15"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(20),
      ADR1 => system_controller_inst_intern_reg0(20),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_10_OBUF_703
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_61 : X_LUT4
    generic map(
      INIT => X"F5F4",
      LOC => "SLICE_X8Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0126,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N280,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0 : X_SFF
    generic map(
      LOC => "SLICE_X8Y4",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_DXMUX_717,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_CLKINV_719,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr_0_SRFFMUX_718,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_uPtr(0)
    );
  system_controller_inst_n0057_7_35 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X57Y4"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(7),
      ADR1 => system_controller_inst_N14,
      ADR2 => system_controller_inst_N283_0,
      ADR3 => system_controller_inst_N260,
      O => system_controller_inst_n0057_7_pack_1
    );
  system_controller_inst_col_addr_7 : X_FF
    generic map(
      LOC => "SLICE_X57Y4",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_7_DXMUX_720,
      CE => VCC,
      CLK => system_controller_inst_col_addr_7_CLKINV_721,
      SET => GND,
      RST => system_controller_inst_col_addr_7_FFX_RSTAND_2695,
      O => system_controller_inst_col_addr(7)
    );
  system_controller_inst_col_addr_7_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_7_FFX_RSTAND_2695
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02022 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X35Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N45,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0202
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02102 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X34Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N47,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0210
    );
  system_controller_inst_current_input_data_0 : X_FF
    generic map(
      LOC => "SLICE_X72Y8",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_0_DYMUX_724,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_0_CLKINV_725,
      SET => GND,
      RST => system_controller_inst_current_input_data_0_FFY_RSTAND_2696,
      O => system_controller_inst_current_input_data(0)
    );
  system_controller_inst_current_input_data_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X72Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_data_0_FFY_RSTAND_2696
    );
  system_controller_inst_user_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X62Y6",
      INIT => '0'
    )
    port map (
      I => user_input_address_3_DYMUX_944,
      CE => VCC,
      CLK => user_input_address_3_CLKINV_945,
      SET => GND,
      RST => user_input_address_3_FFY_RSTAND_2697,
      O => user_input_address(3)
    );
  user_input_address_3_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X62Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_3_FFY_RSTAND_2697
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X29Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X29Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_DXMUX_946,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CEINV_949,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_CLKINV_948,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_4_SRFFMUX_947,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X59Y42",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_DYMUX_950,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CEINV_951,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_FFY_RSTAND_2698,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X59Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_12_FFY_RSTAND_2698
    );
  system_controller_inst_user_input_address_8 : X_FF
    generic map(
      LOC => "SLICE_X65Y4",
      INIT => '0'
    )
    port map (
      I => user_input_address_8_DYMUX_952,
      CE => VCC,
      CLK => user_input_address_8_CLKINV_953,
      SET => GND,
      RST => user_input_address_8_FFY_RSTAND_2699,
      O => user_input_address(8)
    );
  user_input_address_8_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X65Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_8_FFY_RSTAND_2699
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X59Y43",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_DYMUX_954,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CEINV_956,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_CLKINV_955,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_FFY_RSTAND_2700,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X59Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_12_FFY_RSTAND_2700
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psEn : X_SFF
    generic map(
      LOC => "SLICE_X30Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_DXMUX_754,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CEINV_757,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_CLKINV_756,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn_SRFFMUX_755,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_1 : X_LUT4
    generic map(
      INIT => X"DFDF",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_2 : X_LUT4
    generic map(
      INIT => X"006C",
      LOC => "SLICE_X28Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N61,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X28Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_DXMUX_758,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CEINV_761,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_CLKINV_760,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_2_SRFFMUX_759,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_1_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X82Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_1 : X_FF
    generic map(
      LOC => "SLICE_X82Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_DXMUX_762,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_DYMUX_763,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_FFY_RSTAND_2701,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en_FFY_RSTAND_2701
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X32Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_2 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X32Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N64,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X32Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_DXMUX_764,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CEINV_767,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_CLKINV_766,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_1_SRFFMUX_765,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_2_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X31Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N66_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90 : X_SFF
    generic map(
      LOC => "SLICE_X61Y14",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst90_1_DYMUX_798,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst90_1_CLKINV_800,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst90_1_SRFFMUX_799,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst90_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_Q : X_LUT4
    generic map(
      INIT => X"ABBB",
      LOC => "SLICE_X70Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N602,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_7_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X70Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_DXMUX_803,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_7_SRFFMUX_804,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(7)
    );
  system_controller_inst_n0057_4_Q : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X57Y8"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(4),
      ADR1 => system_controller_inst_N254_0,
      ADR2 => system_controller_inst_N14,
      ADR3 => system_controller_inst_N341,
      O => system_controller_inst_n0057_4_pack_1
    );
  system_controller_inst_col_addr_4 : X_FF
    generic map(
      LOC => "SLICE_X57Y8",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_4_DXMUX_805,
      CE => VCC,
      CLK => system_controller_inst_col_addr_4_CLKINV_806,
      SET => GND,
      RST => system_controller_inst_col_addr_4_FFX_RSTAND_2702,
      O => system_controller_inst_col_addr(4)
    );
  system_controller_inst_col_addr_4_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_4_FFX_RSTAND_2702
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_9 : X_FF
    generic map(
      LOC => "SLICE_X80Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_DXMUX_780,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_9_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker731 : X_LUT4
    generic map(
      INIT => X"2020",
      LOC => "SLICE_X91Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N73_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5 : X_SFF
    generic map(
      LOC => "SLICE_X91Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_DXMUX_781,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_SRFFMUX_782,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In1 : X_LUT4
    generic map(
      INIT => X"EAEE",
      LOC => "SLICE_X89Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_DXMUX_783,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_SRFFMUX_784,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_79
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_SW1 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X28Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_Q : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X28Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N815,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X28Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_DXMUX_785,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CEINV_788,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_CLKINV_787,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_3_SRFFMUX_786,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y42",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_DYMUX_789,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_FFY_RSTAND_2703,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y42",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en_FFY_RSTAND_2703
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02031 : X_LUT4
    generic map(
      INIT => X"0020",
      LOC => "SLICE_X16Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0203
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013115 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X18Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DYMUX_1832,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CEINV_1835,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CLKINV_1834,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_SRFFMUX_1833,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X18Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N71,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X18Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_DXMUX_1831,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CEINV_1835,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_CLKINV_1834,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_1_SRFFMUX_1833,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1)
    );
  system_controller_inst_intern_reg1_21 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_20_DYMUX_1837,
      CE => system_controller_inst_intern_reg1_20_CEINV_1840,
      CLK => system_controller_inst_intern_reg1_20_CLKINV_1839,
      SET => GND,
      RST => system_controller_inst_intern_reg1_20_SRFFMUX_1838,
      O => system_controller_inst_intern_reg1(21)
    );
  system_controller_inst_intern_reg1_20 : X_FF
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_20_DXMUX_1836,
      CE => system_controller_inst_intern_reg1_20_CEINV_1840,
      CLK => system_controller_inst_intern_reg1_20_CLKINV_1839,
      SET => GND,
      RST => system_controller_inst_intern_reg1_20_SRFFMUX_1838,
      O => system_controller_inst_intern_reg1(20)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X19Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DYMUX_1842,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CEINV_1845,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CLKINV_1844,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_SRFFMUX_1843,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X19Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X19Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_DXMUX_1841,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CEINV_1845,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_CLKINV_1844,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_2_SRFFMUX_1843,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DYMUX_1847,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_1850,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_1849,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_1848,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DYMUX_1783,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_1786,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_1785,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_1784,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X11Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_DXMUX_1782,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CEINV_1786,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_CLKINV_1785,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_6_SRFFMUX_1784,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00902 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X12Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DYMUX_1788,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CEINV_1791,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CLKINV_1790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_SRFFMUX_1789,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01251 : X_LUT4
    generic map(
      INIT => X"0133",
      LOC => "SLICE_X12Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0125
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X12Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_DXMUX_1787,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CEINV_1791,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_CLKINV_1790,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_5_SRFFMUX_1789,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DYMUX_1793,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_1796,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_1795,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_1794,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X13Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_DXMUX_1792,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CEINV_1796,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_CLKINV_1795,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_4_SRFFMUX_1794,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015_SW0 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X13Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X13Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_DYMUX_1797,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CEINV_1800,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_CLKINV_1799,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft_4_SRFFMUX_1798,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d5Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n009015 : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X13Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N316_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N805,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0090
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker221 : X_LUT4
    generic map(
      INIT => X"5757",
      LOC => "SLICE_X14Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N221
    );
  system_controller_inst_intern_reg0_31 : X_FF
    generic map(
      LOC => "SLICE_X33Y26",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_31_DYMUX_1053,
      CE => system_controller_inst_intern_reg0_31_CEINV_1055,
      CLK => system_controller_inst_intern_reg0_31_CLKINV_1054,
      SET => GND,
      RST => system_controller_inst_intern_reg0_31_FFY_RSTAND_2704,
      O => system_controller_inst_intern_reg0(31)
    );
  system_controller_inst_intern_reg0_31_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_31_FFY_RSTAND_2704
    );
  system_controller_inst_intern_reg0_23 : X_FF
    generic map(
      LOC => "SLICE_X38Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_23_DYMUX_1056,
      CE => system_controller_inst_intern_reg0_23_CEINV_1058,
      CLK => system_controller_inst_intern_reg0_23_CLKINV_1057,
      SET => GND,
      RST => system_controller_inst_intern_reg0_23_FFY_RSTAND_2705,
      O => system_controller_inst_intern_reg0(23)
    );
  system_controller_inst_intern_reg0_23_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X38Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_23_FFY_RSTAND_2705
    );
  system_controller_inst_intern_reg0_24 : X_FF
    generic map(
      LOC => "SLICE_X39Y22",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_24_DYMUX_1059,
      CE => system_controller_inst_intern_reg0_24_CEINV_1061,
      CLK => system_controller_inst_intern_reg0_24_CLKINV_1060,
      SET => GND,
      RST => system_controller_inst_intern_reg0_24_FFY_RSTAND_2706,
      O => system_controller_inst_intern_reg0(24)
    );
  system_controller_inst_intern_reg0_24_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X39Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_24_FFY_RSTAND_2706
    );
  system_controller_inst_intern_reg0_16 : X_FF
    generic map(
      LOC => "SLICE_X30Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_16_DYMUX_1062,
      CE => system_controller_inst_intern_reg0_16_CEINV_1064,
      CLK => system_controller_inst_intern_reg0_16_CLKINV_1063,
      SET => GND,
      RST => system_controller_inst_intern_reg0_16_FFY_RSTAND_2707,
      O => system_controller_inst_intern_reg0(16)
    );
  system_controller_inst_intern_reg0_16_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_16_FFY_RSTAND_2707
    );
  system_controller_inst_intern_reg0_25 : X_FF
    generic map(
      LOC => "SLICE_X37Y22",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_25_DYMUX_1065,
      CE => system_controller_inst_intern_reg0_25_CEINV_1067,
      CLK => system_controller_inst_intern_reg0_25_CLKINV_1066,
      SET => GND,
      RST => system_controller_inst_intern_reg0_25_FFY_RSTAND_2708,
      O => system_controller_inst_intern_reg0(25)
    );
  system_controller_inst_intern_reg0_25_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X37Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_25_FFY_RSTAND_2708
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X58Y43",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_DYMUX_1007,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CEINV_1009,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_CLKINV_1008,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_FFY_RSTAND_2709,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X58Y43",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_14_FFY_RSTAND_2709
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit14_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X64Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_DYMUX_1010,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CEINV_1011,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_FFY_RSTAND_2710,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_14_FFY_RSTAND_2710
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_DYMUX_1012,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_FFY_RSTAND_2711,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en_FFY_RSTAND_2711
    );
  system_controller_inst_n0057_3_Q : X_LUT4
    generic map(
      INIT => X"FDA8",
      LOC => "SLICE_X58Y6"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(3),
      ADR1 => system_controller_inst_N220_0,
      ADR2 => system_controller_inst_N14,
      ADR3 => system_controller_inst_N219,
      O => system_controller_inst_n0057_3_pack_1
    );
  system_controller_inst_col_addr_3 : X_FF
    generic map(
      LOC => "SLICE_X58Y6",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_3_DXMUX_1013,
      CE => VCC,
      CLK => system_controller_inst_col_addr_3_CLKINV_1014,
      SET => GND,
      RST => system_controller_inst_col_addr_3_FFX_RSTAND_2712,
      O => system_controller_inst_col_addr(3)
    );
  system_controller_inst_col_addr_3_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_3_FFX_RSTAND_2712
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_SW0 : X_LUT4
    generic map(
      INIT => X"FF5D",
      LOC => "SLICE_X24Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_Q : X_LUT4
    generic map(
      INIT => X"A2AE",
      LOC => "SLICE_X24Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N27,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X24Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_DXMUX_1015,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CEINV_1018,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_CLKINV_1017,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_0_SRFFMUX_1016,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X70Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_DYMUX_853,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_CLKINV_854,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_FFY_RSTAND_2713,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X70Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_8_FFY_RSTAND_2713
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit8_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X70Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_DYMUX_855,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CEINV_857,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_CLKINV_856,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_FFY_RSTAND_2714,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X70Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_8_FFY_RSTAND_2714
    );
  system_controller_inst_Ker27 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X56Y15"
    )
    port map (
      ADR0 => system_controller_inst_Ker27_2_98,
      ADR1 => system_controller_inst_loop_count(2),
      ADR2 => system_controller_inst_loop_count(5),
      ADR3 => system_controller_inst_loop_count(3),
      O => system_controller_inst_N27
    );
  system_controller_inst_n005837 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X56Y10"
    )
    port map (
      ADR0 => system_controller_inst_N84,
      ADR1 => system_controller_inst_N96_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_n0058
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker421 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X29Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X29Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X29Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_DXMUX_859,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CEINV_862,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_CLKINV_861,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_5_SRFFMUX_860,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker431 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X28Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X70Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_DYMUX_880,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CEINV_882,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_CLKINV_881,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_FFY_RSTAND_2715,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X70Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_9_FFY_RSTAND_2715
    );
  system_controller_inst_Ker311 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X57Y15"
    )
    port map (
      ADR0 => system_controller_inst_Ker311_2_104,
      ADR1 => system_controller_inst_loop_count(5),
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => VCC,
      O => system_controller_inst_N311
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X51Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_DYMUX_883,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X46Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_DYMUX_884,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_SRFFMUX_885,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_poclk_105
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X87Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N72_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0238_1_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_1 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X87Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0238_53,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0 : X_SFF
    generic map(
      LOC => "SLICE_X87Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_DXMUX_886,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CEINV_888,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_0_SRFFMUX_887,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X66Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_DYMUX_889,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_CLKINV_890,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_FFY_RSTAND_2716,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_10_FFY_RSTAND_2716
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X87Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DYMUX_2417,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2418,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In17 : X_LUT4
    generic map(
      INIT => X"EAEA",
      LOC => "SLICE_X87Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map75_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10 : X_SFF
    generic map(
      LOC => "SLICE_X87Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_DXMUX_2416,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_SRFFMUX_2418,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_30
    );
  mem_interface_top_inst_ddr2_top0_controller0_burst_length_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DYMUX_2422,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_2423,
      O => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_3_41_G : X_LUT4
    generic map(
      INIT => X"5554",
      LOC => "SLICE_X87Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N621
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X87Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_DXMUX_2419,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_3_SRFFMUX_2423,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued : X_SFF
    generic map(
      LOC => "SLICE_X87Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DYMUX_2425,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_2426,
      O => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_54
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36 : X_LUT4
    generic map(
      INIT => X"0098",
      LOC => "SLICE_X87Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N598_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_map254,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_DXMUX_2424,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_2_SRFFMUX_2426,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_2_36_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X87Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N598
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_DYMUX_2429,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_CLKINV_2432,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_SRFFMUX_2431,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_38
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_reset1_G : X_LUT4
    generic map(
      INIT => X"B8B8",
      LOC => "SLICE_X87Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_15,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_16,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N53
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X28Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_DXMUX_863,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CEINV_866,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_CLKINV_865,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_5_SRFFMUX_864,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5)
    );
  system_controller_inst_Ker71 : X_LUT4
    generic map(
      INIT => X"3337",
      LOC => "SLICE_X56Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(4),
      ADR1 => system_controller_inst_Ker71_1_99,
      ADR2 => system_controller_inst_loop_count(3),
      ADR3 => system_controller_inst_loop_count(2),
      O => system_controller_inst_N71
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst_o : X_SFF
    generic map(
      LOC => "SLICE_X68Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst_o_DYMUX_867,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst_o_CLKINV_869,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst_o_SRFFMUX_868,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst_o_96
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_ireg_FD : X_FF
    generic map(
      LOC => "SLICE_X41Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_DYMUX_870,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg_CLKINV_871,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_iReg
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3 : X_FF
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_DYMUX_872,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_CLKINV_873,
      SET => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_FFY_SET,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_101
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_FFY_SETOR : X_INV
    generic map(
      LOC => "SLICE_X37Y91",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay3_FFY_SET
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4 : X_FF
    generic map(
      LOC => "SLICE_X38Y87",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_DYMUX_874,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_CLKINV_875,
      SET => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_FFY_SET,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_102
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_FFY_SETOR : X_INV
    generic map(
      LOC => "SLICE_X38Y87",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay4_FFY_SET
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5 : X_FF
    generic map(
      LOC => "SLICE_X48Y86",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_DYMUX_876,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_CLKINV_877,
      SET => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_FFY_SET,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_103
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_FFY_SETOR : X_INV
    generic map(
      LOC => "SLICE_X48Y86",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay5_FFY_SET
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit9_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X70Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_DYMUX_878,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_CLKINV_879,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_FFY_RSTAND_2717,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X70Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_9_FFY_RSTAND_2717
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X64Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_DYMUX_891,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CEINV_892,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_FFY_RSTAND_2718,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_10_FFY_RSTAND_2718
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X65Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_DYMUX_893,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CEINV_895,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_CLKINV_894,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_FFY_RSTAND_2719,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X65Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_10_FFY_RSTAND_2719
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X67Y25",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_DYMUX_896,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_CLKINV_898,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0_SRFFMUX_897,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit10_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X65Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_DYMUX_899,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CEINV_900,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_FFY_RSTAND_2720,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X65Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_10_FFY_RSTAND_2720
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_cke : X_FF
    generic map(
      LOC => "SLICE_X78Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_DYMUX_901,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q
    );
  system_controller_inst_current_state_FFd10_In : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X60Y13"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd9_35,
      ADR1 => system_controller_inst_current_state_FFd10_33,
      ADR2 => system_controller_inst_n0043,
      ADR3 => system_controller_inst_N62,
      O => system_controller_inst_current_state_FFd10_In_pack_1
    );
  system_controller_inst_current_state_FFd10 : X_FF
    generic map(
      LOC => "SLICE_X60Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd10_DXMUX_902,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd10_CLKINV_903,
      SET => GND,
      RST => system_controller_inst_current_state_FFd10_FFX_RSTAND_2721,
      O => system_controller_inst_current_state_FFd10_33
    );
  system_controller_inst_current_state_FFd10_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X60Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd10_FFX_RSTAND_2721
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg : X_SFF
    generic map(
      LOC => "SLICE_X36Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_DYMUX_981,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_CLKINV_983,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_SRFFMUX_982,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_o : X_SFF
    generic map(
      LOC => "SLICE_X68Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_DYMUX_984,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_SRFFMUX_985,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_o_107
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y41",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_DYMUX_986,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_FFY_RSTAND_2722,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en_FFY_RSTAND_2722
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_69,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_6_xor11 : X_LUT4
    generic map(
      INIT => X"6C6C",
      LOC => "SLICE_X30Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X30Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_DXMUX_987,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CEINV_990,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_CLKINV_989,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_6_SRFFMUX_988,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_o : X_SFF
    generic map(
      LOC => "SLICE_X62Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_DYMUX_991,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_SRFFMUX_992,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_o_108
    );
  system_controller_inst_n0057_1_Q : X_LUT4
    generic map(
      INIT => X"A2F7",
      LOC => "SLICE_X59Y9"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_N223_0,
      ADR2 => system_controller_inst_N14,
      ADR3 => system_controller_inst_N222,
      O => system_controller_inst_n0057_1_pack_1
    );
  system_controller_inst_col_addr_1 : X_FF
    generic map(
      LOC => "SLICE_X59Y9",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_1_DXMUX_993,
      CE => VCC,
      CLK => system_controller_inst_col_addr_1_CLKINV_994,
      SET => GND,
      RST => system_controller_inst_col_addr_1_FFX_RSTAND_2723,
      O => system_controller_inst_col_addr(1)
    );
  system_controller_inst_col_addr_1_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X59Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_1_FFX_RSTAND_2723
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker351 : X_LUT4
    generic map(
      INIT => X"1414",
      LOC => "SLICE_X26Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk180 : X_SFF
    generic map(
      LOC => "SLICE_X64Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_DYMUX_930,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180_SRFFMUX_931,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk180
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk270 : X_SFF
    generic map(
      LOC => "SLICE_X62Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_DYMUX_932,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270_SRFFMUX_933,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_phClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X47Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_DYMUX_934,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2_SRFFMUX_935,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007083 : X_LUT4
    generic map(
      INIT => X"0537",
      LOC => "SLICE_X27Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N460
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_3 : X_SFF
    generic map(
      LOC => "SLICE_X70Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_DYMUX_936,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_3_SRFFMUX_937,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X73Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_DYMUX_938,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_6_SRFFMUX_939,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01961 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X17Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0196
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_SW0 : X_LUT4
    generic map(
      INIT => X"ABBA",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076 : X_LUT4
    generic map(
      INIT => X"7362",
      LOC => "SLICE_X30Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N405,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0076_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate : X_SFF
    generic map(
      LOC => "SLICE_X30Y2",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_DXMUX_940,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CEINV_943,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_CLKINV_942,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_SRFFMUX_941,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X65Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_DYMUX_921,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CEINV_922,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_FFY_RSTAND_2724,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X65Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_11_FFY_RSTAND_2724
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X66Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_DYMUX_923,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CEINV_925,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_CLKINV_924,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_FFY_RSTAND_2725,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_11_FFY_RSTAND_2725
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X65Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_DYMUX_926,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CEINV_927,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_FFY_RSTAND_2726,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X65Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_11_FFY_RSTAND_2726
    );
  system_controller_inst_next_addr_9_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X58Y9"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(7),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_9_pack_1
    );
  system_controller_inst_current_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X58Y9",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_9_DXMUX_928,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_9_CLKINV_929,
      SET => GND,
      RST => system_controller_inst_current_input_address_9_FFX_RSTAND_2727,
      O => system_controller_inst_current_input_address(9)
    );
  system_controller_inst_current_input_address_9_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_9_FFX_RSTAND_2727
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"8F88",
      LOC => "SLICE_X89Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N1,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_DXMUX_904,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_0_SRFFMUX_905,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_1 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X88Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_DXMUX_906,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_1_SRFFMUX_907,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_DYMUX_908,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_CLKINV_910,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_SRFFMUX_909,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_P1_106
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_en_val : X_SFF
    generic map(
      LOC => "SLICE_X88Y15",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_en_val_DYMUX_911,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_en_val_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_en_val_SRFFMUX_912,
      O => mem_interface_top_inst_ddr2_top0_write_en_val
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst : X_SFF
    generic map(
      LOC => "SLICE_X70Y11",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_sys_rst_1_DYMUX_913,
      CE => VCC,
      CLK => mem_interface_top_inst_sys_rst_1_CLKINV_915,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_sys_rst_1_SRFFMUX_914,
      SRST => GND,
      O => mem_interface_top_inst_sys_rst_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X64Y33",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_DYMUX_916,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_CLKINV_918,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0_SRFFMUX_917,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit11_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X66Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_DYMUX_919,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_CLKINV_920,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_FFY_RSTAND_2728,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X66Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_11_FFY_RSTAND_2728
    );
  system_controller_inst_user_input_address_9 : X_FF
    generic map(
      LOC => "SLICE_X64Y7",
      INIT => '0'
    )
    port map (
      I => user_input_address_9_DYMUX_957,
      CE => VCC,
      CLK => user_input_address_9_CLKINV_958,
      SET => GND,
      RST => user_input_address_9_FFY_RSTAND_2729,
      O => user_input_address(9)
    );
  user_input_address_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X64Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_9_FFY_RSTAND_2729
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X64Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_DYMUX_959,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CEINV_960,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_FFY_RSTAND_2730,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_12_FFY_RSTAND_2730
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst180_1 : X_SFF
    generic map(
      LOC => "SLICE_X69Y6",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_DYMUX_961,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_SRFFMUX_962,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst180_1_94
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst270_1 : X_SFF
    generic map(
      LOC => "SLICE_X63Y14",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_DYMUX_963,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_SRFFMUX_964,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst270_1_95
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018454 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X48Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N28_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N51,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty1 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X48Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N100,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r : X_SFF
    generic map(
      LOC => "SLICE_X48Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_DXMUX_965,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_CLKINV_967,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_SRFFMUX_966,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r_70
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data1 : X_LUT4
    generic map(
      INIT => X"0ACE",
      LOC => "SLICE_X48Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_44,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_not_empty_r1_45,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0018_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_read_valid_data_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DYMUX_1869,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_1872,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_1871,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_1870,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X22Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_DXMUX_1868,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CEINV_1872,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_CLKINV_1871,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_6_SRFFMUX_1870,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In7 : X_LUT4
    generic map(
      INIT => X"2220",
      LOC => "SLICE_X25Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_In_map93
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst : X_SFF
    generic map(
      LOC => "SLICE_X26Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_DYMUX_1873,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_CLKINV_1875,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_SRFFMUX_1874,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007057 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X26Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N417_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N440,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N447
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007028 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N431
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_1 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X26Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X26Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_DXMUX_1876,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CEINV_1879,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_CLKINV_1878,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_7_SRFFMUX_1877,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X27Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DYMUX_1881,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_1884,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_1883,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_1882,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X27Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg : X_FF
    generic map(
      LOC => "SLICE_X48Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_DXMUX_968,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_CLKINV_969,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_reg_51
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cy11 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_3_cyo,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(5),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_1 : X_LUT4
    generic map(
      INIT => X"4848",
      LOC => "SLICE_X28Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N43,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0095_5_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_6_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X28Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_DXMUX_970,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CEINV_973,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_CLKINV_972,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_6_SRFFMUX_971,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X60Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_DYMUX_974,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CEINV_975,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_FFY_RSTAND_2731,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_13_FFY_RSTAND_2731
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X62Y34",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_DYMUX_976,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CEINV_978,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_CLKINV_977,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_FFY_RSTAND_2732,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_13_FFY_RSTAND_2732
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X62Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_DYMUX_979,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CEINV_980,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_FFY_RSTAND_2733,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_13_FFY_RSTAND_2733
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02152 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X35Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0215
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X35Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DYMUX_1997,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2000,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_1999,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_1998,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_1 : X_LUT4
    generic map(
      INIT => X"6C00",
      LOC => "SLICE_X35Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X35Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_DXMUX_1996,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CEINV_2000,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_CLKINV_1999,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_2_SRFFMUX_1998,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_3_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X35Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N491
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X35Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X35Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_DXMUX_1913,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CEINV_1916,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_CLKINV_1915,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_1_SRFFMUX_1914,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_6 : X_SFF
    generic map(
      LOC => "SLICE_X35Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DYMUX_1918,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_1921,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_1920,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_1919,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_1 : X_LUT4
    generic map(
      INIT => X"6A00",
      LOC => "SLICE_X35Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0096_3_cyo,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X35Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_DXMUX_1917,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CEINV_1921,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_CLKINV_1920,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_5_SRFFMUX_1919,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_phSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X36Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_DYMUX_1922,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1_CLKINV_1923,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00601 : X_LUT4
    generic map(
      INIT => X"BABA",
      LOC => "SLICE_X36Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0060
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02131 : X_LUT4
    generic map(
      INIT => X"00E0",
      LOC => "SLICE_X34Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0213
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02171 : X_LUT4
    generic map(
      INIT => X"FFAB",
      LOC => "SLICE_X34Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle : X_SFF
    generic map(
      LOC => "SLICE_X34Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_DYMUX_1979,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CEINV_1982,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_CLKINV_1981,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_SRFFMUX_1980,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02172 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X34Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N51,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0217
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker381 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X34Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle : X_SFF
    generic map(
      LOC => "SLICE_X34Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_DYMUX_1983,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CEINV_1986,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_CLKINV_1985,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_SRFFMUX_1984,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker91 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X34Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N38,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N91
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_4 : X_SFF
    generic map(
      LOC => "SLICE_X34Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DYMUX_1988,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_1991,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_1990,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_1989,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_1 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X34Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0080_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X34Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_DXMUX_1987,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CEINV_1991,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_CLKINV_1990,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh_0_SRFFMUX_1989,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02151 : X_LUT4
    generic map(
      INIT => X"FFAB",
      LOC => "SLICE_X35Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait4Cycle_87,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N49_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle : X_SFF
    generic map(
      LOC => "SLICE_X35Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_DYMUX_1992,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CEINV_1995,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_CLKINV_1994,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_SRFFMUX_1993,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitTwoCycle_22
    );
  system_controller_inst_intern_reg0_27 : X_FF
    generic map(
      LOC => "SLICE_X32Y27",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_27_DYMUX_1083,
      CE => system_controller_inst_intern_reg0_27_CEINV_1085,
      CLK => system_controller_inst_intern_reg0_27_CLKINV_1084,
      SET => GND,
      RST => system_controller_inst_intern_reg0_27_FFY_RSTAND_2734,
      O => system_controller_inst_intern_reg0(27)
    );
  system_controller_inst_intern_reg0_27_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_27_FFY_RSTAND_2734
    );
  system_controller_inst_intern_reg0_19 : X_FF
    generic map(
      LOC => "SLICE_X31Y20",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_19_DYMUX_1086,
      CE => system_controller_inst_intern_reg0_19_CEINV_1088,
      CLK => system_controller_inst_intern_reg0_19_CLKINV_1087,
      SET => GND,
      RST => system_controller_inst_intern_reg0_19_FFY_RSTAND_2735,
      O => system_controller_inst_intern_reg0(19)
    );
  system_controller_inst_intern_reg0_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_19_FFY_RSTAND_2735
    );
  system_controller_inst_intern_reg1_12 : X_FF
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_12_DYMUX_1089,
      CE => system_controller_inst_intern_reg1_12_CEINV_1091,
      CLK => system_controller_inst_intern_reg1_12_CLKINV_1090,
      SET => GND,
      RST => system_controller_inst_intern_reg1_12_FFY_RSTAND_2736,
      O => system_controller_inst_intern_reg1(12)
    );
  system_controller_inst_intern_reg1_12_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_12_FFY_RSTAND_2736
    );
  system_controller_inst_intern_reg0_28 : X_FF
    generic map(
      LOC => "SLICE_X32Y26",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_28_DYMUX_1092,
      CE => system_controller_inst_intern_reg0_28_CEINV_1094,
      CLK => system_controller_inst_intern_reg0_28_CLKINV_1093,
      SET => GND,
      RST => system_controller_inst_intern_reg0_28_FFY_RSTAND_2737,
      O => system_controller_inst_intern_reg0(28)
    );
  system_controller_inst_intern_reg0_28_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X32Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_28_FFY_RSTAND_2737
    );
  system_controller_inst_intern_reg1_13 : X_FF
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_13_DYMUX_1095,
      CE => system_controller_inst_intern_reg1_13_CEINV_1097,
      CLK => system_controller_inst_intern_reg1_13_CLKINV_1096,
      SET => GND,
      RST => system_controller_inst_intern_reg1_13_FFY_RSTAND_2738,
      O => system_controller_inst_intern_reg1(13)
    );
  system_controller_inst_intern_reg1_13_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_13_FFY_RSTAND_2738
    );
  system_controller_inst_intern_reg0_29 : X_FF
    generic map(
      LOC => "SLICE_X33Y27",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_29_DYMUX_1098,
      CE => system_controller_inst_intern_reg0_29_CEINV_1100,
      CLK => system_controller_inst_intern_reg0_29_CLKINV_1099,
      SET => GND,
      RST => system_controller_inst_intern_reg0_29_FFY_RSTAND_2739,
      O => system_controller_inst_intern_reg0(29)
    );
  system_controller_inst_intern_reg0_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_29_FFY_RSTAND_2739
    );
  system_controller_inst_intern_reg0_17 : X_FF
    generic map(
      LOC => "SLICE_X30Y20",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_17_DYMUX_1068,
      CE => system_controller_inst_intern_reg0_17_CEINV_1070,
      CLK => system_controller_inst_intern_reg0_17_CLKINV_1069,
      SET => GND,
      RST => system_controller_inst_intern_reg0_17_FFY_RSTAND_2740,
      O => system_controller_inst_intern_reg0(17)
    );
  system_controller_inst_intern_reg0_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X30Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_17_FFY_RSTAND_2740
    );
  system_controller_inst_intern_reg1_10 : X_FF
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_10_DYMUX_1071,
      CE => system_controller_inst_intern_reg1_10_CEINV_1073,
      CLK => system_controller_inst_intern_reg1_10_CLKINV_1072,
      SET => GND,
      RST => system_controller_inst_intern_reg1_10_FFY_RSTAND_2741,
      O => system_controller_inst_intern_reg1(10)
    );
  system_controller_inst_intern_reg1_10_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_10_FFY_RSTAND_2741
    );
  system_controller_inst_intern_reg0_26 : X_FF
    generic map(
      LOC => "SLICE_X33Y24",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_26_DYMUX_1074,
      CE => system_controller_inst_intern_reg0_26_CEINV_1076,
      CLK => system_controller_inst_intern_reg0_26_CLKINV_1075,
      SET => GND,
      RST => system_controller_inst_intern_reg0_26_FFY_RSTAND_2742,
      O => system_controller_inst_intern_reg0(26)
    );
  system_controller_inst_intern_reg0_26_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X33Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_26_FFY_RSTAND_2742
    );
  system_controller_inst_intern_reg0_18 : X_FF
    generic map(
      LOC => "SLICE_X31Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_18_DYMUX_1077,
      CE => system_controller_inst_intern_reg0_18_CEINV_1079,
      CLK => system_controller_inst_intern_reg0_18_CLKINV_1078,
      SET => GND,
      RST => system_controller_inst_intern_reg0_18_FFY_RSTAND_2743,
      O => system_controller_inst_intern_reg0(18)
    );
  system_controller_inst_intern_reg0_18_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X31Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg0_18_FFY_RSTAND_2743
    );
  system_controller_inst_intern_reg1_11 : X_FF
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_11_DYMUX_1080,
      CE => system_controller_inst_intern_reg1_11_CEINV_1082,
      CLK => system_controller_inst_intern_reg1_11_CLKINV_1081,
      SET => GND,
      RST => system_controller_inst_intern_reg1_11_FFY_RSTAND_2744,
      O => system_controller_inst_intern_reg1(11)
    );
  system_controller_inst_intern_reg1_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y15",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_11_FFY_RSTAND_2744
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X70Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DXMUX_2241,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_2243,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X70Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DYMUX_2245,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_2246,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X70Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_DXMUX_2244,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_4_SRFFMUX_2246,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(4)
    );
  system_controller_inst_current_input_data_9 : X_FF
    generic map(
      LOC => "SLICE_X70Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_18_DYMUX_2248,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_18_CLKINV_2250,
      SET => GND,
      RST => system_controller_inst_current_input_data_18_SRFFMUX_2249,
      O => system_controller_inst_current_input_data(9)
    );
  system_controller_inst_current_input_data_18 : X_FF
    generic map(
      LOC => "SLICE_X70Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_18_DXMUX_2247,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_18_CLKINV_2250,
      SET => GND,
      RST => system_controller_inst_current_input_data_18_SRFFMUX_2249,
      O => system_controller_inst_current_input_data(18)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X71Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DYMUX_2252,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2253,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"1001",
      LOC => "SLICE_X71Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N155_0,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X71Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_DXMUX_2251,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_4_SRFFMUX_2253,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(4)
    );
  system_controller_inst_user_command_register_1 : X_FF
    generic map(
      LOC => "SLICE_X72Y0",
      INIT => '0'
    )
    port map (
      I => user_command_register_2_DYMUX_2255,
      CE => VCC,
      CLK => user_command_register_2_CLKINV_2257,
      SET => GND,
      RST => user_command_register_2_SRFFMUX_2256,
      O => user_command_register(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker12 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X72Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker12_2_115,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N12
    );
  system_controller_inst_current_reg1_8 : X_FF
    generic map(
      LOC => "SLICE_X75Y0",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_8_DXMUX_2283,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_8_CLKINV_2286,
      SET => GND,
      RST => system_controller_inst_current_reg1_8_SRFFMUX_2285,
      O => system_controller_inst_current_reg1_8_Q
    );
  system_controller_inst_user_config_register2_2 : X_FF
    generic map(
      LOC => "SLICE_X75Y1",
      INIT => '0'
    )
    port map (
      I => user_config_register2_8_DYMUX_2288,
      CE => VCC,
      CLK => user_config_register2_8_CLKINV_2290,
      SET => GND,
      RST => user_config_register2_8_SRFFMUX_2289,
      O => user_config_register2_7_Q
    );
  system_controller_inst_user_config_register2_1 : X_FF
    generic map(
      LOC => "SLICE_X75Y1",
      INIT => '0'
    )
    port map (
      I => user_config_register2_8_DXMUX_2287,
      CE => VCC,
      CLK => user_config_register2_8_CLKINV_2290,
      SET => GND,
      RST => user_config_register2_8_SRFFMUX_2289,
      O => user_config_register2_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_In_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X76Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_30,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N590
    );
  system_controller_inst_current_reg1_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y0",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_11_DYMUX_2291,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_11_CLKINV_2292,
      SET => GND,
      RST => system_controller_inst_current_reg1_11_FFY_RSTAND_2745,
      O => system_controller_inst_current_reg1_11_Q
    );
  system_controller_inst_current_reg1_11_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X76Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_reg1_11_FFY_RSTAND_2745
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In139 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X76Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_5 : X_SFF
    generic map(
      LOC => "SLICE_X76Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DYMUX_2294,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_2295,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4 : X_SFF
    generic map(
      LOC => "SLICE_X76Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_DXMUX_2293,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_4_SRFFMUX_2295,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_9 : X_SFF
    generic map(
      LOC => "SLICE_X77Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DYMUX_2297,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_2298,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_9_Q
    );
  system_controller_inst_user_command_register_0 : X_FF
    generic map(
      LOC => "SLICE_X72Y0",
      INIT => '0'
    )
    port map (
      I => user_command_register_2_DXMUX_2254,
      CE => VCC,
      CLK => user_command_register_2_CLKINV_2257,
      SET => GND,
      RST => user_command_register_2_SRFFMUX_2256,
      O => user_command_register(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X72Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DYMUX_2259,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_2260,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"00D5",
      LOC => "SLICE_X72Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N36_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N49,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X72Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_DXMUX_2258,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_0_SRFFMUX_2260,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DYMUX_2262,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2263,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_8 : X_SFF
    generic map(
      LOC => "SLICE_X72Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_DXMUX_2261,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_8_SRFFMUX_2263,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9 : X_SFF
    generic map(
      LOC => "SLICE_X73Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DYMUX_2265,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_2267,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_9_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n032211 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X73Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N36
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X73Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_DXMUX_2264,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_7_SRFFMUX_2267,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end : X_SFF
    generic map(
      LOC => "SLICE_X73Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DYMUX_2269,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_2270,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_91
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_1 : X_LUT4
    generic map(
      INIT => X"EBEB",
      LOC => "SLICE_X73Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N241,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10 : X_SFF
    generic map(
      LOC => "SLICE_X86Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DYMUX_2385,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_2387,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker721 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X86Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N72
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X86Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_DXMUX_2384,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_SRFFMUX_2387,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd2_65
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1 : X_SFF
    generic map(
      LOC => "SLICE_X86Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DYMUX_2389,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2390,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait1_55
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02921 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X86Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_31,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CONFLICT : X_SFF
    generic map(
      LOC => "SLICE_X86Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_DXMUX_2388,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_SRFFMUX_2390,
      O => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_32
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02412 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X86Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0241
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X86Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_DYMUX_2393,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_CLKINV_2395,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_SRFFMUX_2394,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset2_clk0_15
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker69_G : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X86Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N619
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_enable_i1 : X_LUT4
    generic map(
      INIT => X"5333",
      LOC => "SLICE_X86Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_38,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_39,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable_b_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1 : X_FF
    generic map(
      LOC => "SLICE_X86Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_DXMUX_2396,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_CLKINV_2398,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y8"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIG_MUX_2402,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_2404,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_15_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X73Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_DXMUX_2268,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_3_SRFFMUX_2270,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3)
    );
  system_controller_inst_user_config_register1_8 : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      INIT => '0'
    )
    port map (
      I => user_config_register1_12_DYMUX_2272,
      CE => VCC,
      CLK => user_config_register1_12_CLKINV_2274,
      SET => GND,
      RST => user_config_register1_12_SRFFMUX_2273,
      O => user_config_register1_4_Q
    );
  system_controller_inst_user_config_register1_0 : X_FF
    generic map(
      LOC => "SLICE_X74Y0",
      INIT => '0'
    )
    port map (
      I => user_config_register1_12_DXMUX_2271,
      CE => VCC,
      CLK => user_config_register1_12_CLKINV_2274,
      SET => GND,
      RST => user_config_register1_12_SRFFMUX_2273,
      O => user_config_register1_12_Q
    );
  system_controller_inst_current_reg2_1 : X_FF
    generic map(
      LOC => "SLICE_X74Y1",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_0_DYMUX_2276,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_0_CLKINV_2278,
      SET => GND,
      RST => system_controller_inst_current_reg1_0_SRFFMUX_2277,
      O => system_controller_inst_current_reg2_1_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_4_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X74Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N155
    );
  system_controller_inst_current_reg1_0 : X_FF
    generic map(
      LOC => "SLICE_X74Y1",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_0_DXMUX_2275,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_0_CLKINV_2278,
      SET => GND,
      RST => system_controller_inst_current_reg1_0_SRFFMUX_2277,
      O => system_controller_inst_current_reg1_0_Q
    );
  system_controller_inst_current_reg1_7 : X_FF
    generic map(
      LOC => "SLICE_X74Y3",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_2_DYMUX_2280,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_2_CLKINV_2282,
      SET => GND,
      RST => system_controller_inst_current_reg2_2_SRFFMUX_2281,
      O => system_controller_inst_current_reg1_7_Q
    );
  system_controller_inst_current_reg2_2 : X_FF
    generic map(
      LOC => "SLICE_X74Y3",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg2_2_DXMUX_2279,
      CE => VCC,
      CLK => system_controller_inst_current_reg2_2_CLKINV_2282,
      SET => GND,
      RST => system_controller_inst_current_reg2_2_SRFFMUX_2281,
      O => system_controller_inst_current_reg2_2_Q
    );
  system_controller_inst_current_reg2_7 : X_FF
    generic map(
      LOC => "SLICE_X75Y0",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg1_8_DYMUX_2284,
      CE => VCC,
      CLK => system_controller_inst_current_reg1_8_CLKINV_2286,
      SET => GND,
      RST => system_controller_inst_current_reg1_8_SRFFMUX_2285,
      O => system_controller_inst_current_reg2_7_Q
    );
  system_controller_inst_intern_reg1_24 : X_FF
    generic map(
      LOC => "SLICE_X29Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_24_DYMUX_1114,
      CE => system_controller_inst_intern_reg1_24_CEINV_1116,
      CLK => system_controller_inst_intern_reg1_24_CLKINV_1115,
      SET => GND,
      RST => system_controller_inst_intern_reg1_24_FFY_RSTAND_2746,
      O => system_controller_inst_intern_reg1(24)
    );
  system_controller_inst_intern_reg1_24_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X29Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_24_FFY_RSTAND_2746
    );
  system_controller_inst_intern_reg1_16 : X_FF
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_16_DYMUX_1117,
      CE => system_controller_inst_intern_reg1_16_CEINV_1119,
      CLK => system_controller_inst_intern_reg1_16_CLKINV_1118,
      SET => GND,
      RST => system_controller_inst_intern_reg1_16_FFY_RSTAND_2747,
      O => system_controller_inst_intern_reg1(16)
    );
  system_controller_inst_intern_reg1_16_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X21Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_16_FFY_RSTAND_2747
    );
  system_controller_inst_intern_reg1_25 : X_FF
    generic map(
      LOC => "SLICE_X27Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_25_DYMUX_1120,
      CE => system_controller_inst_intern_reg1_25_CEINV_1122,
      CLK => system_controller_inst_intern_reg1_25_CLKINV_1121,
      SET => GND,
      RST => system_controller_inst_intern_reg1_25_FFY_RSTAND_2748,
      O => system_controller_inst_intern_reg1(25)
    );
  system_controller_inst_intern_reg1_25_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X27Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_25_FFY_RSTAND_2748
    );
  system_controller_inst_intern_reg1_17 : X_FF
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_17_DYMUX_1123,
      CE => system_controller_inst_intern_reg1_17_CEINV_1125,
      CLK => system_controller_inst_intern_reg1_17_CLKINV_1124,
      SET => GND,
      RST => system_controller_inst_intern_reg1_17_FFY_RSTAND_2749,
      O => system_controller_inst_intern_reg1(17)
    );
  system_controller_inst_intern_reg1_17_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_17_FFY_RSTAND_2749
    );
  system_controller_inst_intern_reg1_26 : X_FF
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_26_DYMUX_1126,
      CE => system_controller_inst_intern_reg1_26_CEINV_1128,
      CLK => system_controller_inst_intern_reg1_26_CLKINV_1127,
      SET => GND,
      RST => system_controller_inst_intern_reg1_26_FFY_RSTAND_2750,
      O => system_controller_inst_intern_reg1(26)
    );
  system_controller_inst_intern_reg1_26_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_26_FFY_RSTAND_2750
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12 : X_SFF
    generic map(
      LOC => "SLICE_X67Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DXMUX_1476,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1491,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1490,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1489,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(12)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_15 : X_SFF
    generic map(
      LOC => "SLICE_X67Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DYMUX_1497,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1502,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1501,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1500,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(15)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14 : X_SFF
    generic map(
      LOC => "SLICE_X67Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_14_DXMUX_1492,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_14_CEINV_1502,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_14_CLKINV_1501,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_14_SRFFMUX_1500,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(14)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X25Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DYMUX_1507,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1513,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1512,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_0_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N16_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X25Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_DXMUX_1503,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_CLKINV_1513,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_0_SRFFMUX_1512,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X25Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DYMUX_1518,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1529,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1528,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_2_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N18
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2 : X_SFF
    generic map(
      LOC => "SLICE_X9Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_DXMUX_1214,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_CLKINV_1216,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr_2_SRFFMUX_1215,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_lPtr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_46 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X82Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0342_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map343_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map352,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_8 : X_FF
    generic map(
      LOC => "SLICE_X82Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_DXMUX_1217,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X83Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_DYMUX_1218,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_FFY_RSTAND_2751,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X83Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en_FFY_RSTAND_2751
    );
  mem_interface_top_inst_ddr2_top0_controller0_controller_16bit_00_n0254_0_lut : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X52Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N5
    );
  system_controller_inst_intern_reg1_18 : X_FF
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_18_DYMUX_1129,
      CE => system_controller_inst_intern_reg1_18_CEINV_1131,
      CLK => system_controller_inst_intern_reg1_18_CLKINV_1130,
      SET => GND,
      RST => system_controller_inst_intern_reg1_18_FFY_RSTAND_2752,
      O => system_controller_inst_intern_reg1(18)
    );
  system_controller_inst_intern_reg1_18_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X20Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_18_FFY_RSTAND_2752
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X60Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_DYMUX_1132,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_CLKINV_1134,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90_SRFFMUX_1133,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90
    );
  system_controller_inst_intern_reg1_27 : X_FF
    generic map(
      LOC => "SLICE_X22Y20",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_27_DYMUX_1135,
      CE => system_controller_inst_intern_reg1_27_CEINV_1137,
      CLK => system_controller_inst_intern_reg1_27_CLKINV_1136,
      SET => GND,
      RST => system_controller_inst_intern_reg1_27_FFY_RSTAND_2753,
      O => system_controller_inst_intern_reg1(27)
    );
  system_controller_inst_intern_reg1_27_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y20",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_27_FFY_RSTAND_2753
    );
  system_controller_inst_intern_reg1_19 : X_FF
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_19_DYMUX_1138,
      CE => system_controller_inst_intern_reg1_19_CEINV_1140,
      CLK => system_controller_inst_intern_reg1_19_CLKINV_1139,
      SET => GND,
      RST => system_controller_inst_intern_reg1_19_FFY_RSTAND_2754,
      O => system_controller_inst_intern_reg1(19)
    );
  system_controller_inst_intern_reg1_19_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X18Y18",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_19_FFY_RSTAND_2754
    );
  system_controller_inst_intern_reg1_28 : X_FF
    generic map(
      LOC => "SLICE_X23Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_28_DYMUX_1141,
      CE => system_controller_inst_intern_reg1_28_CEINV_1143,
      CLK => system_controller_inst_intern_reg1_28_CLKINV_1142,
      SET => GND,
      RST => system_controller_inst_intern_reg1_28_FFY_RSTAND_2755,
      O => system_controller_inst_intern_reg1(28)
    );
  system_controller_inst_intern_reg1_28_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X23Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_28_FFY_RSTAND_2755
    );
  system_controller_inst_intern_reg1_29 : X_FF
    generic map(
      LOC => "SLICE_X22Y22",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_29_DYMUX_1144,
      CE => system_controller_inst_intern_reg1_29_CEINV_1146,
      CLK => system_controller_inst_intern_reg1_29_CLKINV_1145,
      SET => GND,
      RST => system_controller_inst_intern_reg1_29_FFY_RSTAND_2756,
      O => system_controller_inst_intern_reg1(29)
    );
  system_controller_inst_intern_reg1_29_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X22Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_intern_reg1_29_FFY_RSTAND_2756
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT_cntrl : X_SFF
    generic map(
      LOC => "SLICE_X64Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_DYMUX_1159,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl_SRFFMUX_1160,
      O => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X60Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_DYMUX_1161,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CEINV_1163,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_CLKINV_1162,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_FFY_RSTAND_2757,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X60Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_15_FFY_RSTAND_2757
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit3 : X_FF
    generic map(
      LOC => "SLICE_X64Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_DYMUX_1164,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CEINV_1165,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_FFY_RSTAND_2758,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X64Y37",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_3_15_FFY_RSTAND_2758
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X63Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_DYMUX_1166,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_FFY_RSTAND_2759,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X63Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en_FFY_RSTAND_2759
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_DYMUX_1167,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CEINV_1170,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_CLKINV_1169,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_0_SRFFMUX_1168,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0)
    );
  system_controller_inst_user_config_register2_0 : X_FF
    generic map(
      LOC => "SLICE_X68Y1",
      INIT => '0'
    )
    port map (
      I => user_config_register2_9_DYMUX_1171,
      CE => VCC,
      CLK => user_config_register2_9_CLKINV_1172,
      SET => GND,
      RST => user_config_register2_9_FFY_RSTAND_2760,
      O => user_config_register2_9_Q
    );
  user_config_register2_9_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X68Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register2_9_FFY_RSTAND_2760
    );
  system_controller_inst_current_state_FFd5_In : X_LUT4
    generic map(
      INIT => X"CEEE",
      LOC => "SLICE_X58Y11"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_N1011_0,
      ADR2 => system_controller_inst_N27_0,
      ADR3 => system_controller_inst_n0043,
      O => system_controller_inst_current_state_FFd5_In_pack_1
    );
  system_controller_inst_current_state_FFd5 : X_FF
    generic map(
      LOC => "SLICE_X58Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd5_DXMUX_1147,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd5_CLKINV_1148,
      SET => GND,
      RST => system_controller_inst_current_state_FFd5_FFX_RSTAND_2761,
      O => system_controller_inst_current_state_FFd5_28
    );
  system_controller_inst_current_state_FFd5_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y11",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_state_FFd5_FFX_RSTAND_2761
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_SW0 : X_LUT4
    generic map(
      INIT => X"AAC4",
      LOC => "SLICE_X23Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_Q : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X23Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N29,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X23Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_DXMUX_1149,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CEINV_1152,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_CLKINV_1151,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_1_SRFFMUX_1150,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col1 : X_FF
    generic map(
      LOC => "SLICE_X74Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_DYMUX_1153,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_CLKINV_1154,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2762,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X74Y22",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_dqs_div_rst,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col1_1_FFY_RSTAND_2762
    );
  system_controller_inst_user_config_register1_11 : X_FF
    generic map(
      LOC => "SLICE_X76Y3",
      INIT => '0'
    )
    port map (
      I => user_config_register1_1_DYMUX_1155,
      CE => VCC,
      CLK => user_config_register1_1_CLKINV_1156,
      SET => GND,
      RST => user_config_register1_1_FFY_RSTAND_2763,
      O => user_config_register1_1_Q
    );
  user_config_register1_1_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X76Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register1_1_FFY_RSTAND_2763
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit1 : X_FF
    generic map(
      LOC => "SLICE_X61Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_DYMUX_1157,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CEINV_1158,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_FFY_RSTAND_2764,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X61Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_1_15_FFY_RSTAND_2764
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_Q : X_LUT4
    generic map(
      INIT => X"00A4",
      LOC => "SLICE_X90Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N239,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X90Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_DXMUX_1173,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_4_SRFFMUX_1174,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4)
    );
  system_controller_inst_user_config_register1_7 : X_FF
    generic map(
      LOC => "SLICE_X75Y2",
      INIT => '0'
    )
    port map (
      I => user_config_register1_5_DYMUX_1175,
      CE => VCC,
      CLK => user_config_register1_5_CLKINV_1176,
      SET => GND,
      RST => user_config_register1_5_FFY_RSTAND_2765,
      O => user_config_register1_5_Q
    );
  user_config_register1_5_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X75Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register1_5_FFY_RSTAND_2765
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_SW1 : X_LUT4
    generic map(
      INIT => X"AEA6",
      LOC => "SLICE_X24Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_Q : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X24Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd4_18,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N819,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0058_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X24Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_DXMUX_1177,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CEINV_1180,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_CLKINV_1179,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap_2_SRFFMUX_1178,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_selTap(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_18 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X83Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_2_map88,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_2 : X_FF
    generic map(
      LOC => "SLICE_X83Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_DXMUX_1181,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2)
    );
  system_controller_inst_user_config_register2_7 : X_FF
    generic map(
      LOC => "SLICE_X77Y1",
      INIT => '0'
    )
    port map (
      I => user_config_register2_2_DYMUX_1182,
      CE => VCC,
      CLK => user_config_register2_2_CLKINV_1183,
      SET => GND,
      RST => user_config_register2_2_FFY_RSTAND_2766,
      O => user_config_register2_2_Q
    );
  user_config_register2_2_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X77Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_config_register2_2_FFY_RSTAND_2766
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10 : X_SFF
    generic map(
      LOC => "SLICE_X84Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_DYMUX_1184,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set_10_SRFFMUX_1185,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X28Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_DXMUX_1196,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CEINV_1199,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_CLKINV_1198,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_3_SRFFMUX_1197,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211 : X_LUT4
    generic map(
      INIT => X"8A8A",
      LOC => "SLICE_X32Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1200
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X49Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_DYMUX_1201,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CEINV_1204,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_CLKINV_1203,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr_0_SRFFMUX_1202,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X42Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_DYMUX_1205,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_CLKINV_1207,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2_SRFFMUX_1206,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cy11 : X_LUT4
    generic map(
      INIT => X"8000",
      LOC => "SLICE_X29Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_1 : X_LUT4
    generic map(
      INIT => X"2828",
      LOC => "SLICE_X29Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_3_cyo,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X29Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_DXMUX_1208,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CEINV_1211,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_CLKINV_1210,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_4_SRFFMUX_1209,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4)
    );
  system_controller_inst_n0056_0_42 : X_LUT4
    generic map(
      INIT => X"DDD8",
      LOC => "SLICE_X58Y13"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_N101,
      ADR2 => system_controller_inst_N18_0,
      ADR3 => system_controller_inst_N163,
      O => system_controller_inst_n0056_0_pack_1
    );
  system_controller_inst_loop_count_0 : X_FF
    generic map(
      LOC => "SLICE_X58Y13",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_0_DXMUX_1212,
      CE => VCC,
      CLK => system_controller_inst_loop_count_0_CLKINV_1213,
      SET => GND,
      RST => system_controller_inst_loop_count_0_FFX_RSTAND_2767,
      O => system_controller_inst_loop_count(0)
    );
  system_controller_inst_loop_count_0_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X58Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_0_FFX_RSTAND_2767
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_1 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X9Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2 : X_SFF
    generic map(
      LOC => "SLICE_X67Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DXMUX_1341,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1356,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1355,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1354,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(2)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_5 : X_SFF
    generic map(
      LOC => "SLICE_X67Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DYMUX_1360,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1372,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1371,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1370,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(5)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4 : X_SFF
    generic map(
      LOC => "SLICE_X67Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_4_DXMUX_1357,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_4_CEINV_1372,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_4_CLKINV_1371,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_4_SRFFMUX_1370,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(4)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_7 : X_SFF
    generic map(
      LOC => "SLICE_X67Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DYMUX_1376,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1388,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1387,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1386,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(7)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6 : X_SFF
    generic map(
      LOC => "SLICE_X67Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_6_DXMUX_1373,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_6_CEINV_1388,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_6_CLKINV_1387,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_6_SRFFMUX_1386,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_9 : X_SFF
    generic map(
      LOC => "SLICE_X67Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DYMUX_1447,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1459,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1458,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1457,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(9)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X59Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_DYMUX_1186,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst0_r : X_FF
    generic map(
      LOC => "SLICE_X80Y11",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_DYMUX_1187,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_CLKINV_1188,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst0_r_64
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103164 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X32Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708_0,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N735_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N792,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y36",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_DYMUX_1189,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_FFY_RSTAND_2768,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en_FFY_RSTAND_2768
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1_clk90 : X_FF
    generic map(
      LOC => "SLICE_X52Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_DYMUX_1190,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90_CLKINV_1191,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90
    );
  system_controller_inst_n0057_6_Q : X_LUT4
    generic map(
      INIT => X"FAD8",
      LOC => "SLICE_X56Y7"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(6),
      ADR1 => system_controller_inst_N14,
      ADR2 => system_controller_inst_N229_0,
      ADR3 => system_controller_inst_N230,
      O => system_controller_inst_n0057_6_pack_1
    );
  system_controller_inst_col_addr_6 : X_FF
    generic map(
      LOC => "SLICE_X56Y7",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_col_addr_6_DXMUX_1192,
      CE => VCC,
      CLK => system_controller_inst_col_addr_6_CLKINV_1193,
      SET => GND,
      RST => system_controller_inst_col_addr_6_FFX_RSTAND_2769,
      O => system_controller_inst_col_addr(6)
    );
  system_controller_inst_col_addr_6_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y7",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_col_addr_6_FFX_RSTAND_2769
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_Q : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X91Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N179,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X91Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_DXMUX_1194,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_5_SRFFMUX_1195,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_SW1 : X_LUT4
    generic map(
      INIT => X"9555",
      LOC => "SLICE_X28Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_Q : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X28Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N817,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIG_MUX_1425,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1426,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1427,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_DIF_MUX_1424,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_CLKINV_1426,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_SRINV_1427,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIG_MUX_1429,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1430,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1431,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_DIF_MUX_1428,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_CLKINV_1430,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_4_SRINV_1431,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X54Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIG_MUX_1433,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1434,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1435,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X54Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_DIF_MUX_1432,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_CLKINV_1434,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_SRINV_1435,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIG_MUX_1437,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1438,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1439,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_DIF_MUX_1436,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_CLKINV_1438,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_0_SRINV_1439,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X54Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIG_MUX_1441,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1442,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1443,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X24Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DYMUX_1281,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1287,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1286,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_0_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N8
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X24Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_DXMUX_1276,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_CLKINV_1287,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_0_SRFFMUX_1286,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_3 : X_SFF
    generic map(
      LOC => "SLICE_X24Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DYMUX_1292,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1302,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_2_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N10
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X24Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_DXMUX_1288,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_CLKINV_1303,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_2_SRFFMUX_1302,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X24Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DYMUX_1308,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1319,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1318,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_4_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N12
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X24Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_DXMUX_1304,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_CLKINV_1319,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_4_SRFFMUX_1318,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X24Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DYMUX_1325,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1328,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1327,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0068_6_lut : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X24Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N14
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X24Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_DXMUX_1320,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_CLKINV_1328,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft_6_SRFFMUX_1327,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_1 : X_SFF
    generic map(
      LOC => "SLICE_X67Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DYMUX_1333,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1340,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1339,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1338,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(1)
    );
  mem_interface_top_inst_infrastructure_top0_infrastructure_top_Result_0_lut : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X67Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(0),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Result_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0 : X_SFF
    generic map(
      LOC => "SLICE_X67Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_0_DXMUX_1329,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_0_CEINV_1340,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_0_CLKINV_1339,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_0_SRFFMUX_1338,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(0)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_3 : X_SFF
    generic map(
      LOC => "SLICE_X67Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_2_DYMUX_1344,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_2_CEINV_1356,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_2_CLKINV_1355,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_2_SRFFMUX_1354,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(3)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8 : X_SFF
    generic map(
      LOC => "SLICE_X67Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_8_DXMUX_1444,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_8_CEINV_1459,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_8_CLKINV_1458,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_8_SRFFMUX_1457,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(8)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_11 : X_SFF
    generic map(
      LOC => "SLICE_X67Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DYMUX_1463,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1475,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1474,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1473,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(11)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10 : X_SFF
    generic map(
      LOC => "SLICE_X67Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_10_DXMUX_1460,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_10_CEINV_1475,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_10_CLKINV_1474,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_10_SRFFMUX_1473,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(10)
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_13 : X_SFF
    generic map(
      LOC => "SLICE_X67Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_Counter200_12_DYMUX_1479,
      CE => mem_interface_top_inst_infrastructure_top0_Counter200_12_CEINV_1491,
      CLK => mem_interface_top_inst_infrastructure_top0_Counter200_12_CLKINV_1490,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_Counter200_12_SRFFMUX_1489,
      O => mem_interface_top_inst_infrastructure_top0_Counter200(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X54Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_DIF_MUX_1440,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_CLKINV_1442,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_SRINV_1443,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIG_MUX_1547,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1548,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1549,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X55Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_DIF_MUX_1546,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_CLKINV_1548,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_SRINV_1549,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIG_MUX_1551,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1552,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1553,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_DIF_MUX_1550,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_CLKINV_1552,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_SRINV_1553,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIG_MUX_1555,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1556,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1557,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_DIF_MUX_1554,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_CLKINV_1556,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_5_SRINV_1557,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIG_MUX_1559,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1560,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1561,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_DIF_MUX_1558,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_CLKINV_1560,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_SRINV_1561,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIG_MUX_1563,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1564,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1565,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X25Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_DXMUX_1514,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_CLKINV_1529,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_2_SRFFMUX_1528,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X25Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DYMUX_1534,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1545,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1544,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_4_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N20
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X25Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_DXMUX_1530,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_CLKINV_1545,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_4_SRFFMUX_1544,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DYMUX_1394,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1397,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1396,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0089_6_lut : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X25Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N22
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6 : X_SFF
    generic map(
      LOC => "SLICE_X25Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_DXMUX_1389,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_CLKINV_1397,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft_6_SRFFMUX_1396,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X26Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_DYMUX_1400,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CEINV_1405,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_CLKINV_1404,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_SRFFMUX_1403,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_In1 : X_LUT4
    generic map(
      INIT => X"DD80",
      LOC => "SLICE_X26Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N168
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIG_MUX_1409,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1410,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1411,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_DIF_MUX_1408,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_CLKINV_1410,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_SRINV_1411,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIG_MUX_1413,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1414,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1415,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit1_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_DIF_MUX_1412,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_CLKINV_1414,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_3_SRINV_1415,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X52Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIG_MUX_1417,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1418,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1419,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X52Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_DIF_MUX_1416,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_CLKINV_1418,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_SRINV_1419,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X53Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIG_MUX_1421,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1422,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1423,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X53Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_DIF_MUX_1420,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_CLKINV_1422,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_3_SRINV_1423,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y27"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_DIF_MUX_1562,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_CLKINV_1564,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_1_SRINV_1565,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIG_MUX_1567,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1568,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1569,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_DIF_MUX_1566,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_CLKINV_1568,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_SRINV_1569,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIG_MUX_1571,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1572,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1573,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y42"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_DIF_MUX_1570,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_CLKINV_1572,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_0_SRINV_1573,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIG_MUX_1575,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1576,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1577,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_DIF_MUX_1574,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_CLKINV_1576,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_SRINV_1577,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIG_MUX_1579,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1580,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1581,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y43"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_DIF_MUX_1578,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_CLKINV_1580,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_SRINV_1581,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIG_MUX_1583,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1584,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1585,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_DIF_MUX_1582,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_CLKINV_1584,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_SRINV_1585,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIG_MUX_1587,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1588,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1589,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y44"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_DIF_MUX_1586,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_CLKINV_1588,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_2_SRINV_1589,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y45"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIG_MUX_1591,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1592,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1593,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y45"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_DIF_MUX_1590,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_CLKINV_1592,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_SRINV_1593,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y45"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIG_MUX_1595,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1596,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1597,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit2_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y45"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_DIF_MUX_1594,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_CLKINV_1596,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_3_SRINV_1597,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIG_MUX_1599,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1600,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1601,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_DIF_MUX_1598,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_CLKINV_1600,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_SRINV_1601,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD248",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_10_OUTPUT_OFF_O1INV_2771,
      D1 => ddr2_dq_10_OUTPUT_OFF_O2INV_2770,
      CE => VCC,
      C0 => ddr2_dq_10_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_10_OUTPUT_OTCLK2INV_1694,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_dq_q
    );
  ddr2_dq_10_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(10),
      O => ddr2_dq_10_OUTPUT_OFF_O2INV_2770
    );
  ddr2_dq_10_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(10),
      O => ddr2_dq_10_OUTPUT_OFF_O1INV_2771
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_9 : X_SFF
    generic map(
      LOC => "SLICE_X53Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DYMUX_2064,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2065,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(8),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_8_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8 : X_SFF
    generic map(
      LOC => "SLICE_X53Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_DXMUX_2063,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_8_SRFFMUX_2065,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X53Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DYMUX_2067,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2070,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2069,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2068,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X53Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_DXMUX_2066,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CEINV_2070,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_CLKINV_2069,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_1_SRFFMUX_2068,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X53Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X53Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DYMUX_2072,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_2075,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_2074,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_2073,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_13_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_DXMUX_2071,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CEINV_2075,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_CLKINV_2074,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr_0_SRFFMUX_2073,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0)
    );
  system_controller_inst_current_state_FFd5_In_SW0 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X54Y10"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd4_59,
      ADR1 => led_o_0_OBUF_14,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N1011
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_19 : X_SFF
    generic map(
      LOC => "SLICE_X54Y24",
      INIT => '0'
    )
    port map (
      I => user_output_data_20_DYMUX_2077,
      CE => user_output_data_20_CEINV_2080,
      CLK => user_output_data_20_CLKINV_2079,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_20_SRFFMUX_2078,
      O => user_output_data(19)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X54Y24"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_20_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIG_MUX_1603,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1604,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1605,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_DIF_MUX_1602,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_CLKINV_1604,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_SRINV_1605,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIG_MUX_1607,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1608,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1609,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_DIF_MUX_1606,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_CLKINV_1608,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_SRINV_1609,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIG_MUX_1611,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1612,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1613,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_DIF_MUX_1610,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_CLKINV_1612,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_3_SRINV_1613,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIG_MUX_1615,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1616,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1617,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X50Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_DIF_MUX_1614,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_CLKINV_1616,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_SRINV_1617,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIG_MUX_1619,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1620,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1621,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIG_MUX_1679,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1680,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1681,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X62Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_DIF_MUX_1678,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_CLKINV_1680,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_SRINV_1681,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X63Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIG_MUX_1683,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1684,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1685,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X63Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_DIF_MUX_1682,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_CLKINV_1684,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_3_SRINV_1685,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit3_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X51Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_13_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_DIF_MUX_1618,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_CLKINV_1620,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_4_SRINV_1621,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y28"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIG_MUX_1623,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1624,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1625,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y28"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_DIF_MUX_1622,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_CLKINV_1624,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_SRINV_1625,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y28"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIG_MUX_1627,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1628,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1629,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y28"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_DIF_MUX_1626,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_CLKINV_1628,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_0_SRINV_1629,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y29"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIG_MUX_1631,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1632,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1633,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y29"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_DIF_MUX_1630,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_CLKINV_1632,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_SRINV_1633,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y29"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIG_MUX_1635,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1636,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1637,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y29"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_DIF_MUX_1634,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_CLKINV_1636,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_1_SRINV_1637,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y24"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIG_MUX_1639,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1640,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1641,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIG_MUX_1659,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1660,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1661,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_DIF_MUX_1658,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_CLKINV_1660,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_0_SRINV_1661,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIG_MUX_1663,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1664,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1665,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_DIF_MUX_1662,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_CLKINV_1664,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_SRINV_1665,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B6_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIG_MUX_1667,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1668,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1669,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B1_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y40"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_DIF_MUX_1666,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_CLKINV_1668,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_SRINV_1669,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIG_MUX_1671,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1672,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1673,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_DIF_MUX_1670,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_CLKINV_1672,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_SRINV_1673,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIG_MUX_1675,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1676,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1677,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X61Y41"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_DIF_MUX_1674,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_CLKINV_1676,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_2_SRINV_1677,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X58Y24"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_DIF_MUX_1638,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_CLKINV_1640,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_SRINV_1641,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B5_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y24"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIG_MUX_1643,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1644,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1645,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B2_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X59Y24"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_DIF_MUX_1642,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_CLKINV_1644,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_2_SRINV_1645,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIG_MUX_1647,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1648,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1649,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X56Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_DIF_MUX_1646,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_CLKINV_1648,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_SRINV_1649,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B4_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X57Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIG_MUX_1651,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1652,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1653,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs0_fbit0_B3_DP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X57Y26"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_rd_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_DIF_MUX_1650,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_CLKINV_1652,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_3_SRINV_1653,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B7_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIG_MUX_1655,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1656,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1657,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_G_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP : X_RAMD16
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X60Y38"
    )
    port map (
      RADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      RADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      RADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      RADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      WADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      WADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      WADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      WADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_DIF_MUX_1654,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_CLKINV_1656,
      WE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_SRINV_1657,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ram_8d_dqs1_fbit0_B0_SP_F_RAMOUT
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD230",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_11_OUTPUT_OFF_O1INV_2773,
      D1 => ddr2_dq_11_OUTPUT_OFF_O2INV_2772,
      CE => VCC,
      C0 => ddr2_dq_11_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_11_OUTPUT_OTCLK2INV_1695,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_dq_q
    );
  ddr2_dq_11_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(11),
      O => ddr2_dq_11_OUTPUT_OFF_O2INV_2772
    );
  ddr2_dq_11_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(11),
      O => ddr2_dq_11_OUTPUT_OFF_O1INV_2773
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD276",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_0_OUTPUT_OFF_O1INV_2775,
      D1 => ddr2_dq_0_OUTPUT_OFF_O2INV_2774,
      CE => VCC,
      C0 => ddr2_dq_0_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_0_OUTPUT_OTCLK2INV_1686,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_dq_q
    );
  ddr2_dq_0_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(0),
      O => ddr2_dq_0_OUTPUT_OFF_O2INV_2774
    );
  ddr2_dq_0_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(0),
      O => ddr2_dq_0_OUTPUT_OFF_O1INV_2775
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD221",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_1_OUTPUT_OFF_O1INV_2777,
      D1 => ddr2_dq_1_OUTPUT_OFF_O2INV_2776,
      CE => VCC,
      C0 => ddr2_dq_1_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_1_OUTPUT_OTCLK2INV_1688,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_dq_q
    );
  ddr2_dq_1_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(1),
      O => ddr2_dq_1_OUTPUT_OFF_O2INV_2776
    );
  ddr2_dq_1_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(1),
      O => ddr2_dq_1_OUTPUT_OFF_O1INV_2777
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD296",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_7_OUTPUT_OFF_O1INV_2779,
      D1 => ddr2_dq_7_OUTPUT_OFF_O2INV_2778,
      CE => VCC,
      C0 => ddr2_dq_7_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_7_OUTPUT_OTCLK2INV_1701,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_dq_q
    );
  ddr2_dq_7_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(7),
      O => ddr2_dq_7_OUTPUT_OFF_O2INV_2778
    );
  ddr2_dq_7_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(7),
      O => ddr2_dq_7_OUTPUT_OFF_O1INV_2779
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD271",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_15_OUTPUT_OFF_O1INV_2781,
      D1 => ddr2_dq_15_OUTPUT_OFF_O2INV_2780,
      CE => VCC,
      C0 => ddr2_dq_15_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_15_OUTPUT_OTCLK2INV_1702,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_dq_q
    );
  ddr2_dq_15_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(15),
      O => ddr2_dq_15_OUTPUT_OFF_O2INV_2780
    );
  ddr2_dq_15_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(15),
      O => ddr2_dq_15_OUTPUT_OFF_O1INV_2781
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD269",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_8_OUTPUT_OFF_O1INV_2783,
      D1 => ddr2_dq_8_OUTPUT_OFF_O2INV_2782,
      CE => VCC,
      C0 => ddr2_dq_8_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_8_OUTPUT_OTCLK2INV_1703,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_dq_q
    );
  ddr2_dq_8_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(8),
      O => ddr2_dq_8_OUTPUT_OFF_O2INV_2782
    );
  ddr2_dq_8_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(8),
      O => ddr2_dq_8_OUTPUT_OFF_O1INV_2783
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD199",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_4_OUTPUT_OFF_O1INV_2785,
      D1 => ddr2_dq_4_OUTPUT_OFF_O2INV_2784,
      CE => VCC,
      C0 => ddr2_dq_4_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_4_OUTPUT_OTCLK2INV_1697,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_dq_q
    );
  ddr2_dq_4_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(4),
      O => ddr2_dq_4_OUTPUT_OFF_O2INV_2784
    );
  ddr2_dq_4_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(4),
      O => ddr2_dq_4_OUTPUT_OFF_O1INV_2785
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD321",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_5_OUTPUT_OFF_O1INV_2787,
      D1 => ddr2_dq_5_OUTPUT_OFF_O2INV_2786,
      CE => VCC,
      C0 => ddr2_dq_5_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_5_OUTPUT_OTCLK2INV_1698,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_dq_q
    );
  ddr2_dq_5_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(5),
      O => ddr2_dq_5_OUTPUT_OFF_O2INV_2786
    );
  ddr2_dq_5_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(5),
      O => ddr2_dq_5_OUTPUT_OFF_O1INV_2787
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD218",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_14_OUTPUT_OFF_O1INV_2789,
      D1 => ddr2_dq_14_OUTPUT_OFF_O2INV_2788,
      CE => VCC,
      C0 => ddr2_dq_14_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_14_OUTPUT_OTCLK2INV_1699,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_dq_q
    );
  ddr2_dq_14_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(14),
      O => ddr2_dq_14_OUTPUT_OFF_O2INV_2788
    );
  ddr2_dq_14_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(14),
      O => ddr2_dq_14_OUTPUT_OFF_O1INV_2789
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD200",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_6_OUTPUT_OFF_O1INV_2791,
      D1 => ddr2_dq_6_OUTPUT_OFF_O2INV_2790,
      CE => VCC,
      C0 => ddr2_dq_6_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_6_OUTPUT_OTCLK2INV_1700,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_dq_q
    );
  ddr2_dq_6_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(6),
      O => ddr2_dq_6_OUTPUT_OFF_O2INV_2790
    );
  ddr2_dq_6_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(6),
      O => ddr2_dq_6_OUTPUT_OFF_O1INV_2791
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD212",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_12_OUTPUT_OFF_O1INV_2793,
      D1 => ddr2_dq_12_OUTPUT_OFF_O2INV_2792,
      CE => VCC,
      C0 => ddr2_dq_12_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_12_OUTPUT_OTCLK2INV_1689,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_dq_q
    );
  ddr2_dq_12_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(12),
      O => ddr2_dq_12_OUTPUT_OFF_O2INV_2792
    );
  ddr2_dq_12_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(12),
      O => ddr2_dq_12_OUTPUT_OFF_O1INV_2793
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD274",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_2_OUTPUT_OFF_O1INV_2795,
      D1 => ddr2_dq_2_OUTPUT_OFF_O2INV_2794,
      CE => VCC,
      C0 => ddr2_dq_2_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_2_OUTPUT_OTCLK2INV_1690,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_dq_q
    );
  ddr2_dq_2_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(2),
      O => ddr2_dq_2_OUTPUT_OFF_O2INV_2794
    );
  ddr2_dq_2_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(2),
      O => ddr2_dq_2_OUTPUT_OFF_O1INV_2795
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD239",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_3_OUTPUT_OFF_O1INV_2797,
      D1 => ddr2_dq_3_OUTPUT_OFF_O2INV_2796,
      CE => VCC,
      C0 => ddr2_dq_3_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_3_OUTPUT_OTCLK2INV_1692,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_dq_q
    );
  ddr2_dq_3_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(3),
      O => ddr2_dq_3_OUTPUT_OFF_O2INV_2796
    );
  ddr2_dq_3_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(3),
      O => ddr2_dq_3_OUTPUT_OFF_O1INV_2797
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT : X_FDDRCPE
    generic map(
      LOC => "PAD272",
      INIT => '0'
    )
    port map (
      D0 => ddr2_dq_13_OUTPUT_OFF_O1INV_2799,
      D1 => ddr2_dq_13_OUTPUT_OFF_O2INV_2798,
      CE => VCC,
      C0 => ddr2_dq_13_OUTPUT_OTCLK1INVNOT,
      C1 => ddr2_dq_13_OUTPUT_OTCLK2INV_1693,
      CLR => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_CLR_UNCONNECTED,
      PRE => NLW_mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DDR_OUT_PRE_UNCONNECTED,
      Q => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_dq_q
    );
  ddr2_dq_13_OUTPUT_OFF_O2INV : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling(13),
      O => ddr2_dq_13_OUTPUT_OFF_O2INV_2798
    );
  ddr2_dq_13_OUTPUT_OFF_O1INV : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising(13),
      O => ddr2_dq_13_OUTPUT_OFF_O1INV_2799
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X51Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DYMUX_2037,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_2040,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_2039,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_2038,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X51Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X51Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_DXMUX_2036,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CEINV_2040,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_CLKINV_2039,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_1_SRFFMUX_2038,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk90 : X_FF
    generic map(
      LOC => "SLICE_X51Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DYMUX_2042,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_CLKINV_2043,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk90 : X_FF
    generic map(
      LOC => "SLICE_X51Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_DXMUX_2041,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90_CLKINV_2043,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X51Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DYMUX_2045,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_2048,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_2047,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_2046,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X51Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X51Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_DXMUX_2044,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CEINV_2048,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_CLKINV_2047,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_2_SRFFMUX_2046,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X52Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DYMUX_2050,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_SRFFMUX_2051,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X52Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X52Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_DXMUX_2049,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_2_SRFFMUX_2051,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X53Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DYMUX_2053,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2054,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_2 : X_SFF
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DYMUX_1709,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_1711,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_1710,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV1 : X_LUT4
    generic map(
      INIT => X"1555",
      LOC => "SLICE_X2Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_fpga_rst_2,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122578_1_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N517,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Sclr_INV
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0 : X_SFF
    generic map(
      LOC => "SLICE_X2Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_DXMUX_1708,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_CLKINV_1711,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_0_SRFFMUX_1710,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_4 : X_SFF
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DYMUX_1713,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_CLKINV_1715,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_SRFFMUX_1714,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_1 : X_LUT4
    generic map(
      INIT => X"E6E6",
      LOC => "SLICE_X2Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_midPt(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0059_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3 : X_SFF
    generic map(
      LOC => "SLICE_X2Y5",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_DXMUX_1712,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_CLKINV_1715,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_3_SRFFMUX_1714,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_4 : X_SFF
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DYMUX_1717,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_1720,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_1719,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0122562 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X3Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N549
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3 : X_SFF
    generic map(
      LOC => "SLICE_X3Y4",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_DXMUX_1716,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_CLKINV_1720,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_3_SRFFMUX_1719,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DXMUX_1735,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_1740,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_1739,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_1738,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DYMUX_1742,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_1745,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_1744,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_1743,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker2111 : X_LUT4
    generic map(
      INIT => X"5757",
      LOC => "SLICE_X9Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N211
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X9Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_DXMUX_1741,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CEINV_1745,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_CLKINV_1744,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_4_SRFFMUX_1743,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DYMUX_1747,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_1750,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_1749,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_1748,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X9Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_DXMUX_1746,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CEINV_1750,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_CLKINV_1749,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_6_SRFFMUX_1748,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_21 : X_LUT4
    generic map(
      INIT => X"0133",
      LOC => "SLICE_X10Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N277
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DYMUX_1753,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_1756,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_1755,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_1754,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X10Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(7),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0091113_1_1752
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X10Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_DXMUX_1751,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CEINV_1756,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_CLKINV_1755,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft_1_SRFFMUX_1754,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DYMUX_1758,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_1761,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_1760,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_1759,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2 : X_SFF
    generic map(
      LOC => "SLICE_X10Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_DXMUX_1757,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CEINV_1761,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_CLKINV_1760,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft_2_SRFFMUX_1759,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d1Shft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs_2 : X_SFF
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DYMUX_1722,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_1724,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_1723,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_inTapForDqs(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1 : X_SFF
    generic map(
      LOC => "SLICE_X3Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_DXMUX_1721,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_CLKINV_1724,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap_1_SRFFMUX_1723,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_newTap(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_3 : X_SFF
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DYMUX_1726,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_1729,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_1728,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_1727,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X8Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_n0000_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X8Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_DXMUX_1725,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CEINV_1729,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_CLKINV_1728,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt_1_SRFFMUX_1727,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_selCnt(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n013215 : X_LUT4
    generic map(
      INIT => X"FFEA",
      LOC => "SLICE_X8Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(2),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N58
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DYMUX_1731,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_1734,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_1733,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_1732,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_0_2 : X_LUT4
    generic map(
      INIT => X"0133",
      LOC => "SLICE_X8Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(4),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N258
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X8Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_DXMUX_1730,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CEINV_1734,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_CLKINV_1733,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_0_SRFFMUX_1732,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X8Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0132113_1_1737
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X8Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_DYMUX_1736,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CEINV_1740,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_CLKINV_1739,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft_2_SRFFMUX_1738,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d3Shft(3)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0092_0_28 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X8Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d4Shft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N138
    );
  system_controller_inst_test_count_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_1_DXMUX_1812,
      CE => VCC,
      CLK => system_controller_inst_test_count_1_CLKINV_1815,
      SET => GND,
      RST => system_controller_inst_test_count_1_SRFFMUX_1814,
      O => system_controller_inst_test_count(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X15Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0131113_1_1818
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_7 : X_SFF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DYMUX_1817,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_1821,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_1820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_1819,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01951 : X_LUT4
    generic map(
      INIT => X"0200",
      LOC => "SLICE_X15Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N131_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0195
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6 : X_SFF
    generic map(
      LOC => "SLICE_X15Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_DXMUX_1816,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CEINV_1821,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_CLKINV_1820,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_6_SRFFMUX_1819,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(6)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_5 : X_SFF
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DYMUX_1823,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_1826,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_1825,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_1824,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0084_1_SW2 : X_LUT4
    generic map(
      INIT => X"FAF8",
      LOC => "SLICE_X15Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(6),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(5),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(7),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N813
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X15Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_DXMUX_1822,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CEINV_1826,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_CLKINV_1825,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_0_SRFFMUX_1824,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(0)
    );
  system_controller_inst_system_controller_Result_2_xor11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X15Y17"
    )
    port map (
      ADR0 => system_controller_inst_test_count(2),
      ADR1 => system_controller_inst_test_count(0),
      ADR2 => system_controller_inst_test_count(1),
      ADR3 => VCC,
      O => system_controller_inst_Result_2_pack_1
    );
  system_controller_inst_test_count_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_2_DXMUX_1827,
      CE => VCC,
      CLK => system_controller_inst_test_count_2_CLKINV_1829,
      SET => GND,
      RST => system_controller_inst_test_count_2_FFX_RSTAND_2800,
      O => system_controller_inst_test_count(2)
    );
  system_controller_inst_test_count_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X15Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_test_count_2_FFX_RSTAND_2800
    );
  system_controller_inst_TP_port_9_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X15Y18"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(19),
      ADR1 => system_controller_inst_intern_reg0(19),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_9_OBUF_1830
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2 : X_SFF
    generic map(
      LOC => "SLICE_X27Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_DXMUX_1880,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CEINV_1884,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_CLKINV_1883,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_2_SRFFMUX_1882,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n007016 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X27Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd1_19,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N423
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_1 : X_LUT4
    generic map(
      INIT => X"60A0",
      LOC => "SLICE_X27Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N421,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_n0097_5_cyo,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_7_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7 : X_SFF
    generic map(
      LOC => "SLICE_X27Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_DXMUX_1885,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CEINV_1888,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_CLKINV_1887,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_7_SRFFMUX_1886,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_5 : X_SFF
    generic map(
      LOC => "SLICE_X27Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DYMUX_1890,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_1893,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_1892,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_1891,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(5)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X27Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4 : X_SFF
    generic map(
      LOC => "SLICE_X27Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_DXMUX_1889,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CEINV_1893,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_CLKINV_1892,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_4_SRFFMUX_1891,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(4)
    );
  system_controller_inst_intern_reg0_15 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_11_DYMUX_1895,
      CE => system_controller_inst_intern_reg0_11_CEINV_1898,
      CLK => system_controller_inst_intern_reg0_11_CLKINV_1897,
      SET => GND,
      RST => system_controller_inst_intern_reg0_11_SRFFMUX_1896,
      O => system_controller_inst_intern_reg0(15)
    );
  system_controller_inst_intern_reg0_11 : X_FF
    generic map(
      LOC => "SLICE_X28Y24",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_11_DXMUX_1894,
      CE => system_controller_inst_intern_reg0_11_CEINV_1898,
      CLK => system_controller_inst_intern_reg0_11_CLKINV_1897,
      SET => GND,
      RST => system_controller_inst_intern_reg0_11_SRFFMUX_1896,
      O => system_controller_inst_intern_reg0(11)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113146 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N673
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_1 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X31Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0074_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X31Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_DXMUX_1899,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CEINV_1902,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_CLKINV_1901,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft_0_SRFFMUX_1900,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DYMUX_1802,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CEINV_1805,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CLKINV_1804,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_SRFFMUX_1803,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(4)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02161 : X_LUT4
    generic map(
      INIT => X"2000",
      LOC => "SLICE_X14Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N411,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N161_0,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd3_24,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_state_FFd2_20,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0216
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3 : X_SFF
    generic map(
      LOC => "SLICE_X14Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_DXMUX_1801,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CEINV_1805,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_CLKINV_1804,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft_3_SRFFMUX_1803,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d0Shft(3)
    );
  system_controller_inst_test_count_0 : X_FF
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_0_DYMUX_1806,
      CE => VCC,
      CLK => system_controller_inst_test_count_0_CLKINV_1807,
      SET => GND,
      RST => system_controller_inst_test_count_0_FFY_RSTAND_2801,
      O => system_controller_inst_test_count(0)
    );
  system_controller_inst_test_count_0_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X14Y16",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_test_count_0_FFY_RSTAND_2801
    );
  system_controller_inst_Ker1 : X_LUT4
    generic map(
      INIT => X"7FFF",
      LOC => "SLICE_X14Y16"
    )
    port map (
      ADR0 => system_controller_inst_Ker1_2_113,
      ADR1 => system_controller_inst_test_count(0),
      ADR2 => system_controller_inst_test_count(2),
      ADR3 => system_controller_inst_test_count(1),
      O => system_controller_inst_N11
    );
  system_controller_inst_test_count_6 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_5_DYMUX_1809,
      CE => VCC,
      CLK => system_controller_inst_test_count_5_CLKINV_1811,
      SET => GND,
      RST => system_controller_inst_test_count_5_SRFFMUX_1810,
      O => system_controller_inst_test_count(6)
    );
  system_controller_inst_system_controller_Result_5_xor1 : X_LUT4
    generic map(
      INIT => X"EA40",
      LOC => "SLICE_X14Y17"
    )
    port map (
      ADR0 => system_controller_inst_test_count(5),
      ADR1 => system_controller_inst_test_count(4),
      ADR2 => system_controller_inst_N38_0,
      ADR3 => system_controller_inst_N29,
      O => system_controller_inst_Result_5_pack_1
    );
  system_controller_inst_test_count_5 : X_FF
    generic map(
      LOC => "SLICE_X14Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_5_DXMUX_1808,
      CE => VCC,
      CLK => system_controller_inst_test_count_5_CLKINV_1811,
      SET => GND,
      RST => system_controller_inst_test_count_5_SRFFMUX_1810,
      O => system_controller_inst_test_count(5)
    );
  system_controller_inst_test_count_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y18",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_test_count_1_DYMUX_1813,
      CE => VCC,
      CLK => system_controller_inst_test_count_1_CLKINV_1815,
      SET => GND,
      RST => system_controller_inst_test_count_1_SRFFMUX_1814,
      O => system_controller_inst_test_count(3)
    );
  system_controller_inst_system_controller_Result_1_xor11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X14Y18"
    )
    port map (
      ADR0 => system_controller_inst_test_count(0),
      ADR1 => system_controller_inst_test_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_Result_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X19Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(4),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_4_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4 : X_SFF
    generic map(
      LOC => "SLICE_X19Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_DXMUX_1846,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CEINV_1850,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_CLKINV_1849,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_4_SRFFMUX_1848,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(4)
    );
  system_controller_inst_TP_port_1_1 : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X19Y15"
    )
    port map (
      ADR0 => system_controller_inst_intern_reg1(11),
      ADR1 => system_controller_inst_intern_reg0(11),
      ADR2 => system_controller_inst_N111_0,
      ADR3 => system_controller_inst_N35,
      O => pc_data_o_1_OBUF_1851
    );
  system_controller_inst_intern_reg1_15 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_14_DYMUX_1854,
      CE => system_controller_inst_intern_reg1_14_CEINV_1857,
      CLK => system_controller_inst_intern_reg1_14_CLKINV_1856,
      SET => GND,
      RST => system_controller_inst_intern_reg1_14_SRFFMUX_1855,
      O => system_controller_inst_intern_reg1(15)
    );
  system_controller_inst_intern_reg1_14 : X_FF
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg1_14_DXMUX_1853,
      CE => system_controller_inst_intern_reg1_14_CEINV_1857,
      CLK => system_controller_inst_intern_reg1_14_CLKINV_1856,
      SET => GND,
      RST => system_controller_inst_intern_reg1_14_SRFFMUX_1855,
      O => system_controller_inst_intern_reg1(14)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_1 : X_SFF
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DYMUX_1859,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_1862,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_1861,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_1860,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0073_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X22Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_DXMUX_1858,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CEINV_1862,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_CLKINV_1861,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft_0_SRFFMUX_1860,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_suShft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_1 : X_SFF
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DYMUX_1864,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1867,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1866,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1865,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_1 : X_LUT4
    generic map(
      INIT => X"CEC4",
      LOC => "SLICE_X22Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_ozShft(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_zoShft(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0057_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0 : X_SFF
    generic map(
      LOC => "SLICE_X22Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_DXMUX_1863,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CEINV_1867,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_CLKINV_1866,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft_0_SRFFMUX_1865,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_d2Shft(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(4),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_0 : X_SFF
    generic map(
      LOC => "SLICE_X31Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DYMUX_1904,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_1907,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_1906,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_1905,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_5_xor11 : X_LUT4
    generic map(
      INIT => X"6AAA",
      LOC => "SLICE_X31Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_4_cy1_2_69,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_5_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5 : X_SFF
    generic map(
      LOC => "SLICE_X31Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_DXMUX_1903,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CEINV_1907,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_CLKINV_1906,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_5_SRFFMUX_1905,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(5)
    );
  system_controller_inst_intern_reg0_21 : X_FF
    generic map(
      LOC => "SLICE_X31Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_20_DYMUX_1909,
      CE => system_controller_inst_intern_reg0_20_CEINV_1912,
      CLK => system_controller_inst_intern_reg0_20_CLKINV_1911,
      SET => GND,
      RST => system_controller_inst_intern_reg0_20_SRFFMUX_1910,
      O => system_controller_inst_intern_reg0(21)
    );
  system_controller_inst_intern_reg0_20 : X_FF
    generic map(
      LOC => "SLICE_X31Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_intern_reg0_20_DXMUX_1908,
      CE => system_controller_inst_intern_reg0_20_CEINV_1912,
      CLK => system_controller_inst_intern_reg0_20_CLKINV_1911,
      SET => GND,
      RST => system_controller_inst_intern_reg0_20_SRFFMUX_1910,
      O => system_controller_inst_intern_reg0(20)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Ker401 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X32Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle : X_SFF
    generic map(
      LOC => "SLICE_X32Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_DYMUX_1954,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CEINV_1957,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_CLKINV_1956,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_SRFFMUX_1955,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait5Cycle_23
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02071 : X_LUT4
    generic map(
      INIT => X"2F22",
      LOC => "SLICE_X32Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0207
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n011332 : X_LUT4
    generic map(
      INIT => X"6FF6",
      LOC => "SLICE_X32Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_negPhShft(3),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N589
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_3 : X_SFF
    generic map(
      LOC => "SLICE_X33Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DYMUX_1959,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_1962,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_1961,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_1960,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(3)
    );
  system_controller_inst_Ker0_SW0 : X_LUT4
    generic map(
      INIT => X"FFAB",
      LOC => "SLICE_X58Y12"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd5_28,
      ADR3 => system_controller_inst_loop_count(0),
      O => system_controller_inst_N369
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_26 : X_SFF
    generic map(
      LOC => "SLICE_X58Y41",
      INIT => '0'
    )
    port map (
      I => user_output_data_25_DYMUX_2129,
      CE => user_output_data_25_CEINV_2132,
      CLK => user_output_data_25_CLKINV_2131,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_25_SRFFMUX_2130,
      O => user_output_data(26)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X58Y41"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_1_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_1_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_25_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_25 : X_SFF
    generic map(
      LOC => "SLICE_X58Y41",
      INIT => '0'
    )
    port map (
      I => user_output_data_25_DXMUX_2128,
      CE => user_output_data_25_CEINV_2132,
      CLK => user_output_data_25_CLKINV_2131,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_25_SRFFMUX_2130,
      O => user_output_data(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X58Y44",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DYMUX_2134,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_2137,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_2136,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_2135,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X58Y44"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X58Y44",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_DXMUX_2133,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CEINV_2137,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_CLKINV_2136,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_2_SRFFMUX_2135,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone1_clk270 : X_FF
    generic map(
      LOC => "SLICE_X58Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_DYMUX_2138,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done1_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone2 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X58Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done2_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(2)
    );
  system_controller_inst_current_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X59Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DYMUX_2140,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_2142,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_2141,
      O => system_controller_inst_current_input_address(4)
    );
  system_controller_inst_next_addr_3_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X59Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(1),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_3_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_1_xor11 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X33Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1 : X_SFF
    generic map(
      LOC => "SLICE_X33Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_DXMUX_1958,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CEINV_1962,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_CLKINV_1961,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_1_SRFFMUX_1960,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n008825 : X_LUT4
    generic map(
      INIT => X"5445",
      LOC => "SLICE_X33Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0051,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_psEn,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_phSamp1,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_prevSamp_3,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_cal_ctl_Result_2_xor11 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X33Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(0),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_Result_2_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2 : X_SFF
    generic map(
      LOC => "SLICE_X33Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_DXMUX_1963,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CEINV_1966,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_CLKINV_1965,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh_2_SRFFMUX_1964,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decNegSh(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n010332 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X33Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(3),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(2),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(2),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(3),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N708
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00831 : X_LUT4
    generic map(
      INIT => X"5501",
      LOC => "SLICE_X33Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0083_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle : X_SFF
    generic map(
      LOC => "SLICE_X33Y2",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_DXMUX_1967,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CEINV_1970,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_CLKINV_1969,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_SRFFMUX_1968,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_waitOneCycle_29
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n02141 : X_LUT4
    generic map(
      INIT => X"F222",
      LOC => "SLICE_X33Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N101,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N40,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0214
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n00721 : X_LUT4
    generic map(
      INIT => X"5501",
      LOC => "SLICE_X33Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N32,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N311,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N35_0,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0072_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm : X_SFF
    generic map(
      LOC => "SLICE_X33Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_DXMUX_1971,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CEINV_1974,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_CLKINV_1973,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_SRFFMUX_1972,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103113 : X_LUT4
    generic map(
      INIT => X"7DBE",
      LOC => "SLICE_X33Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(7),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_decPosSh(6),
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(6),
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(7),
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N765
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_1 : X_LUT4
    generic map(
      INIT => X"4000",
      LOC => "SLICE_X33Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0),
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_psDoneReg_17,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_psInc,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0085_0_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0 : X_SFF
    generic map(
      LOC => "SLICE_X33Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_DXMUX_1975,
      CE => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CEINV_1978,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_CLKINV_1977,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft_0_SRFFMUX_1976,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_posPhShft(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X50Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DXMUX_1949,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_1953,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_1952,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_1951,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0019426 : X_LUT4
    generic map(
      INIT => X"9009",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_rd_addr(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_N77
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DYMUX_2002,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_2005,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_2004,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_2003,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X50Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_03_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_DXMUX_2001,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CEINV_2005,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_CLKINV_2004,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr_3_SRFFMUX_2003,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_03_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3_clk270 : X_FF
    generic map(
      LOC => "SLICE_X50Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DYMUX_2007,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2_clk270 : X_FF
    generic map(
      LOC => "SLICE_X50Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_DXMUX_2006,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone1 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done1_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X50Y30"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y30",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_DXMUX_2008,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CEINV_2011,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_CLKINV_2010,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_3_SRFFMUX_2009,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone3 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X50Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done3_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DYMUX_2013,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2016,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2015,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2014,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X50Y31"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X50Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_DXMUX_2012,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CEINV_2016,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_CLKINV_2015,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr_2_SRFFMUX_2014,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_01_wr_addr(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_hxSampReg0_dreg_FD : X_FF
    generic map(
      LOC => "SLICE_X36Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_DYMUX_1924,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1_CLKINV_1925,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_hxSamp1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n01942 : X_LUT4
    generic map(
      INIT => X"0010",
      LOC => "SLICE_X36Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N41,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_wait3Cycle_88,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0194
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0208_G : X_LUT4
    generic map(
      INIT => X"AAA2",
      LOC => "SLICE_X36Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0103_0,
      ADR3 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0113,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_N833
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay2 : X_FF
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DYMUX_1931,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_CLKINV_1933,
      SET => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_SRFFMUX_1932,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay2_100
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1 : X_FF
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_DXMUX_1930,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_CLKINV_1933,
      SET => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_SRFFMUX_1932,
      RST => GND,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_rst_delay1_114
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X37Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_rstate_21,
      ADR1 => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_resetDcm_1,
      ADR2 => mem_interface_top_inst_infrastructure_top0_cal_top0_dcmlocked,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_ctl0_n0211_1_1934
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_1 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1_pack_1
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk : X_SFF
    generic map(
      LOC => "SLICE_X44Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_DYMUX_1935,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_CLKINV_1937,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_SRFFMUX_1936,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_cal_clkd2_poclk_89
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_1 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X44Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_1,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0d2inv
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_BUF2_2 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2_0,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y45"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X50Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DYMUX_2018,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_2021,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_2020,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_2019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y45",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_DXMUX_2017,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CEINV_2021,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_CLKINV_2020,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr_0_SRFFMUX_2019,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DYMUX_2023,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CEINV_2026,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CLKINV_2025,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_SRFFMUX_2024,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X50Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_DXMUX_2022,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CEINV_2026,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_CLKINV_2025,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_1_SRFFMUX_2024,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X50Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X50Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DYMUX_2028,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2031,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2030,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2029,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_11_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X50Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_DXMUX_2027,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CEINV_2031,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_CLKINV_2030,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr_0_SRFFMUX_2029,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_11_rd_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone2 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done2_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X51Y28"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X51Y28",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_DXMUX_2032,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CEINV_2035,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_CLKINV_2034,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_2_SRFFMUX_2033,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(2)
    );
  mem_interface_top_inst_infrastructure_top0_cal_top0_cal_suPhClkd2_oclk : X_SFF
    generic map(
      LOC => "SLICE_X45Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_DYMUX_1938,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2_SRFFMUX_1939,
      O => mem_interface_top_inst_infrastructure_top0_cal_top0_suPhClkDiv2
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV2_2 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X45Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd2buf_2,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90d2inv
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_rd_data_valid_2 : X_SFF
    generic map(
      LOC => "SLICE_X48Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DYMUX_1941,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1943,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1942,
      O => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_2
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1 : X_SFF
    generic map(
      LOC => "SLICE_X48Y31",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_DXMUX_1940,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_CLKINV_1943,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_SRFFMUX_1942,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_01_not_empty_r1_44
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n00461 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X48Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_read_valid_data_1,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_n0046
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_14 : X_SFF
    generic map(
      LOC => "SLICE_X49Y40",
      INIT => '0'
    )
    port map (
      I => user_output_data_10_DYMUX_1945,
      CE => user_output_data_10_CEINV_1948,
      CLK => user_output_data_10_CLKINV_1947,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_10_SRFFMUX_1946,
      O => user_output_data(14)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X49Y40"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_11_data_out_2_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_13_data_out_2_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_10 : X_SFF
    generic map(
      LOC => "SLICE_X49Y40",
      INIT => '0'
    )
    port map (
      I => user_output_data_10_DXMUX_1944,
      CE => user_output_data_10_CEINV_1948,
      CLK => user_output_data_10_CLKINV_1947,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_10_SRFFMUX_1946,
      O => user_output_data(10)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X50Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_DYMUX_1950,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CEINV_1953,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_CLKINV_1952,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr_1_SRFFMUX_1951,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X50Y26"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_02_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_02_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(10),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10 : X_SFF
    generic map(
      LOC => "SLICE_X53Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_DXMUX_2052,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_10_SRFFMUX_2054,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(4),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4 : X_SFF
    generic map(
      LOC => "SLICE_X53Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_DXMUX_2055,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_4_SRFFMUX_2056,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_7 : X_SFF
    generic map(
      LOC => "SLICE_X53Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DYMUX_2058,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_2059,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_1 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X53Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0254(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X53Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_DXMUX_2057,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_1_SRFFMUX_2059,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X53Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DYMUX_2061,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2062,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_1 : X_LUT4
    generic map(
      INIT => X"0808",
      LOC => "SLICE_X53Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0254(5),
      ADR1 => init_val,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_value,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_CNT_val_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X53Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_DXMUX_2060,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT_5_SRFFMUX_2062,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker3611 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X53Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker36_map330
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_20 : X_SFF
    generic map(
      LOC => "SLICE_X54Y24",
      INIT => '0'
    )
    port map (
      I => user_output_data_20_DXMUX_2076,
      CE => user_output_data_20_CEINV_2080,
      CLK => user_output_data_20_CLKINV_2079,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_20_SRFFMUX_2078,
      O => user_output_data(20)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_16 : X_SFF
    generic map(
      LOC => "SLICE_X55Y29",
      INIT => '0'
    )
    port map (
      I => user_output_data_22_DYMUX_2082,
      CE => user_output_data_22_CEINV_2085,
      CLK => user_output_data_22_CLKINV_2084,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_22_SRFFMUX_2083,
      O => user_output_data(16)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X55Y29"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_00_data_out_6_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_02_data_out_6_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_22_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_22 : X_SFF
    generic map(
      LOC => "SLICE_X55Y29",
      INIT => '0'
    )
    port map (
      I => user_output_data_22_DXMUX_2081,
      CE => user_output_data_22_CEINV_2085,
      CLK => user_output_data_22_CLKINV_2084,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_22_SRFFMUX_2083,
      O => user_output_data(22)
    );
  system_controller_inst_current_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X56Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DYMUX_2087,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_2089,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_2088,
      O => system_controller_inst_current_input_address(6)
    );
  system_controller_inst_next_addr_5_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X56Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(3),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_5_pack_1
    );
  system_controller_inst_current_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X56Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_5_DXMUX_2086,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_5_CLKINV_2089,
      SET => GND,
      RST => system_controller_inst_current_input_address_5_SRFFMUX_2088,
      O => system_controller_inst_current_input_address(5)
    );
  system_controller_inst_n0057_7_29_1 : X_LUT4
    generic map(
      INIT => X"FFBF",
      LOC => "SLICE_X56Y6"
    )
    port map (
      ADR0 => system_controller_inst_N30,
      ADR1 => system_controller_inst_col_addr(5),
      ADR2 => system_controller_inst_col_addr(6),
      ADR3 => system_controller_inst_col_addr(7),
      O => system_controller_inst_n0057_7_29_1_2090
    );
  system_controller_inst_next_reg3_1_SW0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X56Y8"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd8_61,
      ADR1 => system_controller_inst_current_state_FFd3_58,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N32
    );
  system_controller_inst_current_state_FFd7 : X_FF
    generic map(
      LOC => "SLICE_X56Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd3_DYMUX_2092,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd3_CLKINV_2094,
      SET => GND,
      RST => system_controller_inst_current_state_FFd3_SRFFMUX_2093,
      O => system_controller_inst_current_state_FFd7_60
    );
  system_controller_inst_current_state_FFd3_In : X_LUT4
    generic map(
      INIT => X"CCD8",
      LOC => "SLICE_X56Y11"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_N45_0,
      ADR2 => system_controller_inst_N44_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_current_state_FFd3_In_pack_1
    );
  system_controller_inst_current_state_FFd3 : X_FF
    generic map(
      LOC => "SLICE_X56Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd3_DXMUX_2091,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd3_CLKINV_2094,
      SET => GND,
      RST => system_controller_inst_current_state_FFd3_SRFFMUX_2093,
      O => system_controller_inst_current_state_FFd3_58
    );
  system_controller_inst_current_state_FFd8 : X_FF
    generic map(
      LOC => "SLICE_X56Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd2_DYMUX_2096,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd2_CLKINV_2098,
      SET => GND,
      RST => system_controller_inst_current_state_FFd2_SRFFMUX_2097,
      O => system_controller_inst_current_state_FFd8_61
    );
  system_controller_inst_current_state_FFd2_In : X_LUT4
    generic map(
      INIT => X"CCDC",
      LOC => "SLICE_X56Y12"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(1),
      ADR1 => system_controller_inst_current_state_FFd1_56,
      ADR2 => system_controller_inst_N34_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_current_state_FFd2_In_pack_1
    );
  system_controller_inst_current_state_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X56Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd2_DXMUX_2095,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd2_CLKINV_2098,
      SET => system_controller_inst_current_state_FFd2_SRFFMUX_2097,
      RST => GND,
      O => system_controller_inst_current_state_FFd2_57
    );
  system_controller_inst_loop_count_4 : X_FF
    generic map(
      LOC => "SLICE_X56Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_3_DYMUX_2100,
      CE => VCC,
      CLK => system_controller_inst_loop_count_3_CLKINV_2102,
      SET => GND,
      RST => system_controller_inst_loop_count_3_SRFFMUX_2101,
      O => system_controller_inst_loop_count(4)
    );
  system_controller_inst_n0056_3_1 : X_LUT4
    generic map(
      INIT => X"B9A0",
      LOC => "SLICE_X56Y16"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(3),
      ADR1 => system_controller_inst_N8,
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_n0056_3_pack_1
    );
  system_controller_inst_loop_count_3 : X_FF
    generic map(
      LOC => "SLICE_X56Y16",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_3_DXMUX_2099,
      CE => VCC,
      CLK => system_controller_inst_loop_count_3_CLKINV_2102,
      SET => GND,
      RST => system_controller_inst_loop_count_3_SRFFMUX_2101,
      O => system_controller_inst_loop_count(3)
    );
  system_controller_inst_n0056_6_1 : X_LUT4
    generic map(
      INIT => X"B9A0",
      LOC => "SLICE_X56Y17"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(6),
      ADR1 => system_controller_inst_N10,
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_n0056_6_pack_1
    );
  system_controller_inst_loop_count_6 : X_FF
    generic map(
      LOC => "SLICE_X56Y17",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_6_DXMUX_2103,
      CE => VCC,
      CLK => system_controller_inst_loop_count_6_CLKINV_2105,
      SET => GND,
      RST => system_controller_inst_loop_count_6_FFX_RSTAND_2802,
      O => system_controller_inst_loop_count(6)
    );
  system_controller_inst_loop_count_6_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X56Y17",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_loop_count_6_FFX_RSTAND_2802
    );
  system_controller_inst_current_state_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X60Y12",
      INIT => '1'
    )
    port map (
      I => system_controller_inst_current_state_FFd6_DYMUX_2153,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd6_CLKINV_2155,
      SET => GND,
      RST => system_controller_inst_current_state_FFd6_SRFFMUX_2154,
      O => system_controller_inst_current_state_FFd1_56
    );
  system_controller_inst_current_state_FFd6_In : X_LUT4
    generic map(
      INIT => X"ECA0",
      LOC => "SLICE_X60Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd6_34,
      ADR2 => system_controller_inst_n0043,
      ADR3 => system_controller_inst_N60,
      O => system_controller_inst_current_state_FFd6_In_pack_1
    );
  system_controller_inst_current_state_FFd6 : X_FF
    generic map(
      LOC => "SLICE_X60Y12",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_state_FFd6_DXMUX_2152,
      CE => VCC,
      CLK => system_controller_inst_current_state_FFd6_CLKINV_2155,
      SET => GND,
      RST => system_controller_inst_current_state_FFd6_SRFFMUX_2154,
      O => system_controller_inst_current_state_FFd6_34
    );
  mem_interface_top_inst_infrastructure_top0_sys_rst90_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y15",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_DYMUX_2156,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_CLKINV_2158,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_SRFFMUX_2157,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_sys_rst90_1_72
    );
  system_controller_inst_Ker391 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X60Y15"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(2),
      ADR1 => system_controller_inst_N311_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N39
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_27 : X_SFF
    generic map(
      LOC => "SLICE_X60Y39",
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DYMUX_2160,
      CE => user_output_data_31_CEINV_2163,
      CLK => user_output_data_31_CLKINV_2162,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2161,
      O => user_output_data(27)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X60Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_7_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_7_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_31_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_31 : X_SFF
    generic map(
      LOC => "SLICE_X60Y39",
      INIT => '0'
    )
    port map (
      I => user_output_data_31_DXMUX_2159,
      CE => user_output_data_31_CEINV_2163,
      CLK => user_output_data_31_CLKINV_2162,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_31_SRFFMUX_2161,
      O => user_output_data(31)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X60Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DYMUX_2165,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2168,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2167,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2166,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X60Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_1_pack_1
    );
  system_controller_inst_current_state_FFd2_In_SW0 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X57Y12"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_current_state_FFd2_57,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_N34
    );
  system_controller_inst_next_reg3_2_SW0 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X57Y13"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd4_59,
      ADR3 => system_controller_inst_current_state_FFd8_61,
      O => system_controller_inst_N361
    );
  system_controller_inst_loop_count_7 : X_FF
    generic map(
      LOC => "SLICE_X57Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_5_DYMUX_2118,
      CE => VCC,
      CLK => system_controller_inst_loop_count_5_CLKINV_2120,
      SET => GND,
      RST => system_controller_inst_loop_count_5_SRFFMUX_2119,
      O => system_controller_inst_loop_count(7)
    );
  system_controller_inst_n0056_5_Q : X_LUT4
    generic map(
      INIT => X"E6A0",
      LOC => "SLICE_X57Y14"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(5),
      ADR1 => system_controller_inst_N3411_0,
      ADR2 => system_controller_inst_N121_0,
      ADR3 => system_controller_inst_N18_0,
      O => system_controller_inst_n0056_5_pack_1
    );
  system_controller_inst_loop_count_5 : X_FF
    generic map(
      LOC => "SLICE_X57Y14",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_loop_count_5_DXMUX_2117,
      CE => VCC,
      CLK => system_controller_inst_loop_count_5_CLKINV_2120,
      SET => GND,
      RST => system_controller_inst_loop_count_5_SRFFMUX_2119,
      O => system_controller_inst_loop_count(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X57Y44"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X57Y44",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DYMUX_2122,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2125,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2124,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2123,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_rd_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X57Y44",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_DXMUX_2121,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CEINV_2125,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_CLKINV_2124,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr_0_SRFFMUX_2123,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_rd_addr(0)
    );
  system_controller_inst_Ker372 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X58Y7"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(2),
      ADR1 => system_controller_inst_col_addr(1),
      ADR2 => system_controller_inst_col_addr(0),
      ADR3 => VCC,
      O => system_controller_inst_N37
    );
  system_controller_inst_N1418 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X58Y8"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_current_state_FFd9_35,
      ADR2 => system_controller_inst_current_state_FFd4_59,
      ADR3 => VCC,
      O => system_controller_inst_N14_map533
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X56Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DYMUX_2107,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2110,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2109,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2108,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X56Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X56Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_DXMUX_2106,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CEINV_2110,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_CLKINV_2109,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_1_SRFFMUX_2108,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(1)
    );
  system_controller_inst_next_addr_2_1 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X57Y5"
    )
    port map (
      ADR0 => system_controller_inst_col_addr(0),
      ADR1 => system_controller_inst_N0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_next_addr_2_pack_1
    );
  system_controller_inst_current_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X57Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_2_DXMUX_2111,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_2_CLKINV_2112,
      SET => GND,
      RST => system_controller_inst_current_input_address_2_FFX_RSTAND_2803,
      O => system_controller_inst_current_input_address(2)
    );
  system_controller_inst_current_input_address_2_FFX_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X57Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => system_controller_inst_current_input_address_2_FFX_RSTAND_2803
    );
  system_controller_inst_Ker40_SW0 : X_LUT4
    generic map(
      INIT => X"F8C8",
      LOC => "SLICE_X57Y10"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd6_34,
      ADR1 => led_o_0_OBUF_14,
      ADR2 => system_controller_inst_current_state_FFd10_33,
      ADR3 => led_o_1_OBUF_52,
      O => system_controller_inst_N112
    );
  system_controller_inst_current_state_FFd9 : X_FF
    generic map(
      LOC => "SLICE_X57Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_0_DYMUX_2114,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_0_CLKINV_2116,
      SET => GND,
      RST => system_controller_inst_current_reg3_0_SRFFMUX_2115,
      O => system_controller_inst_current_state_FFd9_35
    );
  system_controller_inst_next_reg3_2_Q : X_LUT4
    generic map(
      INIT => X"BBBA",
      LOC => "SLICE_X57Y11"
    )
    port map (
      ADR0 => system_controller_inst_N361_0,
      ADR1 => system_controller_inst_N27_0,
      ADR2 => system_controller_inst_current_state_FFd10_33,
      ADR3 => system_controller_inst_current_state_FFd6_34,
      O => system_controller_inst_next_reg3_2_pack_1
    );
  system_controller_inst_current_reg3_0 : X_FF
    generic map(
      LOC => "SLICE_X57Y11",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_reg3_0_DXMUX_2113,
      CE => VCC,
      CLK => system_controller_inst_current_reg3_0_CLKINV_2116,
      SET => GND,
      RST => system_controller_inst_current_reg3_0_SRFFMUX_2115,
      O => system_controller_inst_current_reg3(0)
    );
  system_controller_inst_current_input_data_3 : X_FF
    generic map(
      LOC => "SLICE_X68Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_1_DYMUX_2229,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_1_CLKINV_2231,
      SET => GND,
      RST => system_controller_inst_current_input_data_1_SRFFMUX_2230,
      O => system_controller_inst_current_input_data(3)
    );
  system_controller_inst_current_input_data_1 : X_FF
    generic map(
      LOC => "SLICE_X68Y19",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_data_1_DXMUX_2228,
      CE => VCC,
      CLK => system_controller_inst_current_input_data_1_CLKINV_2231,
      SET => GND,
      RST => system_controller_inst_current_input_data_1_SRFFMUX_2230,
      O => system_controller_inst_current_input_data(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X68Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DYMUX_2233,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_2235,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_2234,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X68Y29",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_DXMUX_2232,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_CLKINV_2235,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_4_SRFFMUX_2234,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit6_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X69Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DYMUX_2237,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_2240,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_2239,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_2238,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit4_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X69Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_DXMUX_2236,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CEINV_2240,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_CLKINV_2239,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_4_SRFFMUX_2238,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd7 : X_SFF
    generic map(
      LOC => "SLICE_X70Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_DYMUX_2242,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_6_SRFFMUX_2243,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd7_112
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_1 : X_LUT4
    generic map(
      INIT => X"FF21",
      LOC => "SLICE_X70Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0322,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N12_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_6_pack_1
    );
  system_controller_inst_current_input_address_3 : X_FF
    generic map(
      LOC => "SLICE_X59Y5",
      INIT => '0'
    )
    port map (
      I => system_controller_inst_current_input_address_3_DXMUX_2139,
      CE => VCC,
      CLK => system_controller_inst_current_input_address_3_CLKINV_2142,
      SET => GND,
      RST => system_controller_inst_current_input_address_3_SRFFMUX_2141,
      O => system_controller_inst_current_input_address(3)
    );
  system_controller_inst_Ker417 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X59Y10"
    )
    port map (
      ADR0 => system_controller_inst_loop_count(0),
      ADR1 => system_controller_inst_loop_count(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => system_controller_inst_Ker4_map511
    );
  system_controller_inst_N1452 : X_LUT4
    generic map(
      INIT => X"A8AA",
      LOC => "SLICE_X59Y12"
    )
    port map (
      ADR0 => system_controller_inst_current_state_FFd5_28,
      ADR1 => system_controller_inst_N14_map539,
      ADR2 => system_controller_inst_N14_map538_0,
      ADR3 => system_controller_inst_N311_0,
      O => system_controller_inst_N14_map543
    );
  system_controller_inst_n0056_2_14_SW0_SW0 : X_LUT4
    generic map(
      INIT => X"DC50",
      LOC => "SLICE_X59Y13"
    )
    port map (
      ADR0 => system_controller_inst_N13,
      ADR1 => system_controller_inst_N112_0,
      ADR2 => system_controller_inst_N321_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_N373
    );
  system_controller_inst_Ker121 : X_LUT4
    generic map(
      INIT => X"FEFA",
      LOC => "SLICE_X59Y16"
    )
    port map (
      ADR0 => system_controller_inst_N13,
      ADR1 => system_controller_inst_N112_0,
      ADR2 => system_controller_inst_N321_0,
      ADR3 => system_controller_inst_N27_0,
      O => system_controller_inst_N121
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_00_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X59Y27",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_DYMUX_2143,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CEINV_2146,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_CLKINV_2145,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr_0_SRFFMUX_2144,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_00_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_xdone0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X59Y27"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done0_transfer_done0_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_0_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X59Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DYMUX_2148,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2151,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2149,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_Madd_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"6A6A",
      LOC => "SLICE_X59Y38"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_rd_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X59Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_DXMUX_2147,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CEINV_2151,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_CLKINV_2150,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr_2_SRFFMUX_2149,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_rd_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X60Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_DXMUX_2164,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CEINV_2168,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_CLKINV_2167,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_1_SRFFMUX_2166,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X60Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X60Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DYMUX_2170,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2173,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2172,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2171,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_10_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X60Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_DXMUX_2169,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CEINV_2173,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_CLKINV_2172,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr_0_SRFFMUX_2171,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_10_wr_addr(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit15_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X61Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DYMUX_2175,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CLKINV_2177,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_SRFFMUX_2176,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit13_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X61Y37",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_DXMUX_2174,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_CLKINV_2177,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_13_SRFFMUX_2176,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_29 : X_SFF
    generic map(
      LOC => "SLICE_X61Y39",
      INIT => '0'
    )
    port map (
      I => user_output_data_28_DYMUX_2179,
      CE => user_output_data_28_CEINV_2182,
      CLK => user_output_data_28_CLKINV_2181,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_28_SRFFMUX_2180,
      O => user_output_data(29)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_1 : X_LUT4
    generic map(
      INIT => X"E4E4",
      LOC => "SLICE_X61Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_next_state,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_10_data_out_4_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fifo_12_data_out_4_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_n0004_28_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_user_output_data_28 : X_SFF
    generic map(
      LOC => "SLICE_X61Y39",
      INIT => '0'
    )
    port map (
      I => user_output_data_28_DXMUX_2178,
      CE => user_output_data_28_CEINV_2182,
      CLK => user_output_data_28_CLKINV_2181,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => user_output_data_28_SRFFMUX_2180,
      O => user_output_data(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_2 : X_SFF
    generic map(
      LOC => "SLICE_X61Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DYMUX_2184,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2187,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2186,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"00A9",
      LOC => "SLICE_X77Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N25,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X77Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_DXMUX_2296,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_2_SRFFMUX_2298,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_9 : X_SFF
    generic map(
      LOC => "SLICE_X77Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DYMUX_2300,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2301,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(9)
    );
  mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6 : X_SFF
    generic map(
      LOC => "SLICE_X77Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_DXMUX_2299,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg_6_SRFFMUX_2301,
      O => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X78Y1"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DIG_MUX_2304,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_7_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2305,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_7 : X_FF
    generic map(
      LOC => "SLICE_X78Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_7_DYMUX_2303,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_7_CLKINV_2305,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker25_2 : X_LUT4
    generic map(
      INIT => X"FBFB",
      LOC => "SLICE_X78Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_Ker25_2_2302
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_7 : X_SFF
    generic map(
      LOC => "SLICE_X79Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DYMUX_2307,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_2308,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_7_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_2 : X_LUT4
    generic map(
      INIT => X"E00E",
      LOC => "SLICE_X79Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N48,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X79Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_DXMUX_2306,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT_1_SRFFMUX_2308,
      O => mem_interface_top_inst_ddr2_top0_controller0_DLL_RST_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02431 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X79Y1"
    )
    port map (
      ADR0 => auto_ref_req,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_90,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_pulse_end_91,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0243
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8 : X_SFF
    generic map(
      LOC => "SLICE_X79Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DYMUX_2310,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_2311,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7 : X_SFF
    generic map(
      LOC => "SLICE_X79Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_DXMUX_2309,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_SRFFMUX_2311,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_7_Q
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X61Y46"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_1 : X_SFF
    generic map(
      LOC => "SLICE_X61Y46",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_DXMUX_2183,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CEINV_2187,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_CLKINV_2186,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_1_SRFFMUX_2185,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X61Y47"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(2),
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_3 : X_SFF
    generic map(
      LOC => "SLICE_X61Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DYMUX_2189,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2192,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2191,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2190,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_fifo_12_wr_addr_0 : X_SFF
    generic map(
      LOC => "SLICE_X61Y47",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_DXMUX_2188,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CEINV_2192,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_CLKINV_2191,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr_0_SRFFMUX_2190,
      O => mem_interface_top_inst_ddr2_top0_data_path0_fifo_12_wr_addr(0)
    );
  system_controller_inst_user_input_address_7 : X_FF
    generic map(
      LOC => "SLICE_X62Y3",
      INIT => '0'
    )
    port map (
      I => user_input_address_2_DYMUX_2194,
      CE => VCC,
      CLK => user_input_address_2_CLKINV_2196,
      SET => GND,
      RST => user_input_address_2_SRFFMUX_2195,
      O => user_input_address(7)
    );
  system_controller_inst_user_input_address_2 : X_FF
    generic map(
      LOC => "SLICE_X62Y3",
      INIT => '0'
    )
    port map (
      I => user_input_address_2_DXMUX_2193,
      CE => VCC,
      CLK => user_input_address_2_CLKINV_2196,
      SET => GND,
      RST => user_input_address_2_SRFFMUX_2195,
      O => user_input_address(2)
    );
  system_controller_inst_user_input_address_5 : X_FF
    generic map(
      LOC => "SLICE_X62Y5",
      INIT => '0'
    )
    port map (
      I => user_input_address_4_DYMUX_2198,
      CE => VCC,
      CLK => user_input_address_4_CLKINV_2200,
      SET => GND,
      RST => user_input_address_4_SRFFMUX_2199,
      O => user_input_address(5)
    );
  system_controller_inst_user_input_address_4 : X_FF
    generic map(
      LOC => "SLICE_X62Y5",
      INIT => '0'
    )
    port map (
      I => user_input_address_4_DXMUX_2197,
      CE => VCC,
      CLK => user_input_address_4_CLKINV_2200,
      SET => GND,
      RST => user_input_address_4_SRFFMUX_2199,
      O => user_input_address(4)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit12_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X62Y39",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_DYMUX_2201,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_CLKINV_2202,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_FFY_RSTAND_2804,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(12)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_reset270_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_12_FFY_RSTAND_2804
    );
  mem_interface_top_inst_infrastructure_top0_n00211 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X66Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_wait_200us,
      ADR1 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR2 => mreset_i_IBUF_0,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0021
    );
  mem_interface_top_inst_infrastructure_top0_wait_200us_i : X_SFF
    generic map(
      LOC => "SLICE_X66Y4",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_wait_200us_DYMUX_2212,
      CE => mem_interface_top_inst_wait_200us_CEINV_2215,
      CLK => mem_interface_top_inst_wait_200us_CLKINV_2214,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_wait_200us_SRFFMUX_2213,
      SRST => GND,
      O => mem_interface_top_inst_wait_200us
    );
  mem_interface_top_inst_infrastructure_top0_wait_clk90 : X_SFF
    generic map(
      LOC => "SLICE_X66Y6",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_infrastructure_top0_wait_clk90_DYMUX_2216,
      CE => VCC,
      CLK => mem_interface_top_inst_infrastructure_top0_wait_clk90_CLKINV_2218,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_infrastructure_top0_wait_clk90_SRFFMUX_2217,
      SRST => GND,
      O => mem_interface_top_inst_infrastructure_top0_wait_clk90_77
    );
  mem_interface_top_inst_infrastructure_top0_n00221 : X_LUT4
    generic map(
      INIT => X"4CCC",
      LOC => "SLICE_X66Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR1 => mem_interface_top_inst_wait_200us,
      ADR2 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR3 => mem_interface_top_inst_infrastructure_top0_Counter200(15),
      O => mem_interface_top_inst_infrastructure_top0_n0022
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit7_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X66Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DYMUX_2220,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CLKINV_2222,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_SRFFMUX_2221,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(7)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit0 : X_FF
    generic map(
      LOC => "SLICE_X66Y23",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_DXMUX_2219,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CEINVNOT,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_CLKINV_2222,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0_2_SRFFMUX_2221,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_0(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit2_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X67Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DYMUX_2224,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_2227,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_2226,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_2225,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read0_ddr2_dqbit0_fbit2 : X_FF
    generic map(
      LOC => "SLICE_X67Y22",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_DXMUX_2223,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CEINV_2227,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_CLKINV_2226,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2_0_SRFFMUX_2225,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read0_fbit_2(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_xdone0 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X62Y39"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk90,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk270,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_transfer_done_1(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect : X_SFF
    generic map(
      LOC => "SLICE_X64Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DYMUX_2204,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_2205,
      O => mem_interface_top_inst_ddr2_top0_controller0_AUTO_REF_detect_90
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2 : X_SFF
    generic map(
      LOC => "SLICE_X64Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_DXMUX_2203,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_SRFFMUX_2205,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_ODT2_93
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck01 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X65Y32"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      ADR1 => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_transfer_done0_clk0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_transfer_done1_sync_rst_xdone0_ck0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_read_controller0_ddr2_dqs_div1_col0 : X_FF
    generic map(
      LOC => "SLICE_X65Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_DYMUX_2206,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2805,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND : X_BUF
    generic map(
      LOC => "SLICE_X65Y32",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_reset_r,
      O => mem_interface_top_inst_ddr2_top0_data_path0_dqs_div_col0_1_FFY_RSTAND_2805
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_7 : X_SFF
    generic map(
      LOC => "SLICE_X66Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DYMUX_2208,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_2209,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(7)
    );
  mem_interface_top_inst_ddr2_top0_controller0_address_reg_2 : X_SFF
    generic map(
      LOC => "SLICE_X66Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_DXMUX_2207,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_address_reg_2_SRFFMUX_2209,
      O => mem_interface_top_inst_ddr2_top0_controller0_address_reg(2)
    );
  mem_interface_top_inst_infrastructure_top0_n00131 : X_LUT4
    generic map(
      INIT => X"7777",
      LOC => "SLICE_X66Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_dcm_lock,
      ADR1 => mreset_i_IBUF_0,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_n0013
    );
  system_controller_inst_user_input_address_6 : X_FF
    generic map(
      LOC => "SLICE_X66Y3",
      INIT => '0'
    )
    port map (
      I => user_input_address_6_DYMUX_2210,
      CE => VCC,
      CLK => user_input_address_6_CLKINV_2211,
      SET => GND,
      RST => user_input_address_6_FFY_RSTAND_2806,
      O => user_input_address(6)
    );
  user_input_address_6_FFY_RSTAND : X_INV
    generic map(
      LOC => "SLICE_X66Y3",
      PATHPULSE => 396 ps
    )
    port map (
      I => mreset_i_IBUF_0,
      O => user_input_address_6_FFY_RSTAND_2806
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12 : X_SFF
    generic map(
      LOC => "SLICE_X80Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DYMUX_2313,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_2314,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_12_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03421 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X80Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0342
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4 : X_SFF
    generic map(
      LOC => "SLICE_X80Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_DXMUX_2312,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_SRFFMUX_2314,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_4_Q
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DIG_MUX_2317,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2318,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_25 : X_FF
    generic map(
      LOC => "SLICE_X80Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DYMUX_2316,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2318,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(25)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo11 : X_FF
    generic map(
      LOC => "SLICE_X80Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_DXMUX_2315,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_CLKINV_2318,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(11)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X80Y34"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DIG_MUX_2321,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_2322,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_28 : X_FF
    generic map(
      LOC => "SLICE_X80Y34",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DYMUX_2320,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_2322,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3(28)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo12 : X_FF
    generic map(
      LOC => "SLICE_X80Y34",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_DXMUX_2319,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_CLKINV_2322,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(12)
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2 : X_SFF
    generic map(
      LOC => "SLICE_X81Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DYMUX_2324,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_2325,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg2_2_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5 : X_SFF
    generic map(
      LOC => "SLICE_X81Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_DXMUX_2323,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_SRFFMUX_2325,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_5_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_14_SW0 : X_LUT4
    generic map(
      INIT => X"BBDF",
      LOC => "SLICE_X82Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N608_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_14 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X82Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N608,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_8_map350
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait : X_SFF
    generic map(
      LOC => "SLICE_X82Y0",
      INIT => '0'
    )
    port map (
      I => auto_ref_req_DXMUX_2326,
      CE => auto_ref_req_CEINV_2329,
      CLK => auto_ref_req_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => auto_ref_req_REVUSED_2327,
      SRST => auto_ref_req_SRFFMUX_2328,
      O => auto_ref_req
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_SW0 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X82Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(4),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      O => mem_interface_top_inst_ddr2_top0_controller0_N71
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028338 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X82Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N578
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo8 : X_FF
    generic map(
      LOC => "SLICE_X82Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DYMUX_2331,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_2332,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(8)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mo15 : X_FF
    generic map(
      LOC => "SLICE_X82Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_DXMUX_2330,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_15_CLKINV_2332,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4(15)
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_8 : X_SFF
    generic map(
      LOC => "SLICE_X83Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DYMUX_2334,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2335,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker011 : X_LUT4
    generic map(
      INIT => X"1446",
      LOC => "SLICE_X83Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N01
    );
  mem_interface_top_inst_ddr2_top0_controller0_EMR_2 : X_SFF
    generic map(
      LOC => "SLICE_X83Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_DXMUX_2333,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_SRFFMUX_2335,
      O => mem_interface_top_inst_ddr2_top0_controller0_EMR_2_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02971 : X_LUT4
    generic map(
      INIT => X"2222",
      LOC => "SLICE_X83Y2"
    )
    port map (
      ADR0 => user_command_register(1),
      ADR1 => user_command_register(2),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_initialize_memory
    );
  mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1 : X_SFF
    generic map(
      LOC => "SLICE_X83Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_DYMUX_2336,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_SRFFMUX_2337,
      O => mem_interface_top_inst_ddr2_top0_controller0_config_reg1_1_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_SW0 : X_LUT4
    generic map(
      INIT => X"C8AA",
      LOC => "SLICE_X83Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0282_82,
      O => mem_interface_top_inst_ddr2_top0_controller0_N424
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_5_Q : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X83Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N691_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_5_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_5 : X_FF
    generic map(
      LOC => "SLICE_X83Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_DXMUX_2338,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_5_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X83Y5"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DIG_MUX_2340,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_2341,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_0 : X_FF
    generic map(
      LOC => "SLICE_X83Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_0_DYMUX_2339,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_0_CLKINV_2341,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02351 : X_LUT4
    generic map(
      INIT => X"EEEE",
      LOC => "SLICE_X83Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_54,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0235
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X84Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DYMUX_2343,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2344,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"BABA",
      LOC => "SLICE_X84Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X84Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_DXMUX_2342,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT_0_SRFFMUX_2344,
      O => mem_interface_top_inst_ddr2_top0_controller0_ODT_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON : X_SFF
    generic map(
      LOC => "SLICE_X84Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DYMUX_2346,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_2347,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_1 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X84Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_value_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X84Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_DXMUX_2345,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_2_SRFFMUX_2347,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X84Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DYMUX_2349,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_2350,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd4_13
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02891 : X_LUT4
    generic map(
      INIT => X"0800",
      LOC => "SLICE_X84Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR1 => user_command_register(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_12,
      ADR3 => user_command_register(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_value_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE : X_SFF
    generic map(
      LOC => "SLICE_X84Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_DXMUX_2348,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_SRFFMUX_2350,
      O => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_50
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_6_1 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X84Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_COLUMN_ADDRESS_reg(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_6 : X_FF
    generic map(
      LOC => "SLICE_X84Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_DXMUX_2351,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n01811 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X84Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0181_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7 : X_SFF
    generic map(
      LOC => "SLICE_X84Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_DYMUX_2353,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_SRFFMUX_2354,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker01 : X_LUT4
    generic map(
      INIT => X"7F7F",
      LOC => "SLICE_X84Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N0
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y6"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIG_MUX_2358,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2359,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_2 : X_FF
    generic map(
      LOC => "SLICE_X84Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DYMUX_2357,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X84Y6"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DIF_MUX_2356,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_0_SRINV_2359,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_0 : X_FF
    generic map(
      LOC => "SLICE_X84Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_0_DXMUX_2355,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2 : X_LUT4
    generic map(
      INIT => X"FBFB",
      LOC => "SLICE_X85Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0238_SW0_2_2360
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_4_Q : X_LUT4
    generic map(
      INIT => X"EAAA",
      LOC => "SLICE_X85Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N71_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0337,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      O => mem_interface_top_inst_ddr2_top0_ddr_address_cntrl_4_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DYMUX_2374,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2375,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105_SW0 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X85Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_N592
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0 : X_SFF
    generic map(
      LOC => "SLICE_X85Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_DXMUX_2373,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_cas_latency_0_SRFFMUX_2375,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_latency(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_ba_1 : X_FF
    generic map(
      LOC => "SLICE_X85Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DYMUX_2377,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_Out241 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X85Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd5_47,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_48,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      O => mem_interface_top_inst_ddr2_top0_ddr_web_cntrl_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_web : X_FF
    generic map(
      LOC => "SLICE_X85Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_DXMUX_2376,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X86Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DYMUX_2379,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_2380,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(0)
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_2 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X86Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk90dcm,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_2
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X86Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_DXMUX_2378,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_SRFFMUX_2380,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd3_66
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd4 : X_SFF
    generic map(
      LOC => "SLICE_X86Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DYMUX_2382,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_2383,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd4_67
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In : X_LUT4
    generic map(
      INIT => X"ECCC",
      LOC => "SLICE_X86Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N6_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N56,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8 : X_SFF
    generic map(
      LOC => "SLICE_X86Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_DXMUX_2381,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_SRFFMUX_2383,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_addr_4 : X_FF
    generic map(
      LOC => "SLICE_X85Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_DXMUX_2361,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg_4_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4)
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DYMUX_2364,
      CE => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2366,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2365,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd1_62
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02911 : X_LUT4
    generic map(
      INIT => X"8080",
      LOC => "SLICE_X85Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_accept_cmd_in,
      ADR1 => user_command_register(1),
      ADR2 => user_command_register(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd1 : X_SFF
    generic map(
      LOC => "SLICE_X85Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_DXMUX_2363,
      CE => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CEINV_2366,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_SRFFMUX_2365,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd1_12
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd2 : X_SFF
    generic map(
      LOC => "SLICE_X85Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DYMUX_2368,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2369,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd2_109
    );
  mem_interface_top_inst_ddr2_top0_controller0_ddr_address1_10_SW1 : X_LUT4
    generic map(
      INIT => X"A0C0",
      LOC => "SLICE_X85Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_10_Q,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_set(10),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_n0342_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0282_82,
      O => mem_interface_top_inst_ddr2_top0_controller0_N425
    );
  mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8 : X_SFF
    generic map(
      LOC => "SLICE_X85Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_DXMUX_2367,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_SRFFMUX_2369,
      O => mem_interface_top_inst_ddr2_top0_controller0_LMR_DLL_rst_8_Q
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2 : X_SFF
    generic map(
      LOC => "SLICE_X85Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DYMUX_2371,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_2372,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_wait2_116
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02835 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X85Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_79,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46,
      O => mem_interface_top_inst_ddr2_top0_controller0_N555
    );
  mem_interface_top_inst_ddr2_top0_controller0_auto_ref : X_SFF
    generic map(
      LOC => "SLICE_X85Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_DXMUX_2370,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_SRFFMUX_2372,
      O => mem_interface_top_inst_ddr2_top0_controller0_auto_ref_7
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250_SW0 : X_LUT4
    generic map(
      INIT => X"1111",
      LOC => "SLICE_X89Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N317_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_DYMUX_2523,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_SRFFMUX_2524,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_1_73
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0250 : X_LUT4
    generic map(
      INIT => X"F7F5",
      LOC => "SLICE_X89Y6"
    )
    port map (
      ADR0 => burst_done,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N317,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0250_2522
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02421 : X_LUT4
    generic map(
      INIT => X"FFFD",
      LOC => "SLICE_X89Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_N10_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_DYMUX_2525,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CEINV_2527,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_SRFFMUX_2526,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02422 : X_LUT4
    generic map(
      INIT => X"0101",
      LOC => "SLICE_X89Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N10,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0242
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03781 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X89Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0238_53,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0378
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DYMUX_2529,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2531,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2530,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"A9A9",
      LOC => "SLICE_X89Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_DXMUX_2528,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CEINV_2531,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_2_SRFFMUX_2530,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DYMUX_2533,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2535,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2534,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"6666",
      LOC => "SLICE_X89Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_iob_out : X_FF
    generic map(
      LOC => "SLICE_X87Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_DYMUX_2433,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n00001 : X_LUT4
    generic map(
      INIT => X"EEFA",
      LOC => "SLICE_X87Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_39,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable2_38,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N586,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_0_n0000
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DYMUX_2435,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2437,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2436,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_1 : X_LUT4
    generic map(
      INIT => X"EBEB",
      LOC => "SLICE_X87Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_n0238_53,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_n0001_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_DXMUX_2434,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CEINV_2437,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount_1_SRFFMUX_2436,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker591 : X_LUT4
    generic map(
      INIT => X"BBBB",
      LOC => "SLICE_X88Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N59_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0381_SW0 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X88Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_N339
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY : X_SFF
    generic map(
      LOC => "SLICE_X88Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_DXMUX_2438,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CEINV_2441,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_REVUSED_2439,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_SRFFMUX_2440,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02471 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X88Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      O => mem_interface_top_inst_ddr2_top0_controller0_N15_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_DYMUX_2442,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CEINV_2444,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_0_SRFFMUX_2443,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02472 : X_LUT4
    generic map(
      INIT => X"FFEF",
      LOC => "SLICE_X88Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N15,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0247
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_15 : X_FF
    generic map(
      LOC => "SLICE_X86Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DYMUX_2401,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(15)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y8"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DIF_MUX_2400,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_2_SRINV_2404,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_2 : X_FF
    generic map(
      LOC => "SLICE_X86Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_2_DXMUX_2399,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_2_CLKINV_2403,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y9"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIG_MUX_2408,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_2410,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_13_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_13 : X_FF
    generic map(
      LOC => "SLICE_X86Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DYMUX_2407,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(13)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X86Y9"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DIF_MUX_2406,
      CE => mem_interface_top_inst_ddr2_top0_write_data_falling_8_SRINV_2410,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_8 : X_FF
    generic map(
      LOC => "SLICE_X86Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_falling_8_DXMUX_2405,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_falling_8_CLKINV_2409,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X87Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DYMUX_2412,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2413,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"00C2",
      LOC => "SLICE_X87Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0200,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_DXMUX_2411,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT_1_SRFFMUX_2413,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDR_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X87Y1",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_DYMUX_2414,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT_1_SRFFMUX_2415,
      O => mem_interface_top_inst_ddr2_top0_controller0_RRD_COUNT(1)
    );
  mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_INV1_1 : X_LUT4
    generic map(
      INIT => X"5555",
      LOC => "SLICE_X87Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_clk_dcm0_clk0dcm,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_clk_dcm0_DCD0_clkd1inv_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DYMUX_2458,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_2460,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_2459,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_enable1_39
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0245 : X_LUT4
    generic map(
      INIT => X"F7F5",
      LOC => "SLICE_X88Y7"
    )
    port map (
      ADR0 => burst_done,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N319,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0245_2457
    );
  mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_DXMUX_2456,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_CLKINV_2460,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_SRFFMUX_2459,
      O => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset1_clk0_16
    );
  mem_interface_top_inst_ddr2_top0_controller0_n03851 : X_LUT4
    generic map(
      INIT => X"FEFE",
      LOC => "SLICE_X88Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0385
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X88Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_DYMUX_2500,
      CE => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CEINV_2502,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_REVUSED_2499,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_1_SRFFMUX_2501,
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In73 : X_LUT4
    generic map(
      INIT => X"0400",
      LOC => "SLICE_X88Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map568
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X88Y10"
    )
    port map (
      A0 => GLOBAL_LOGIC1,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DIG_MUX_2504,
      CE => mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_rising_8 : X_FF
    generic map(
      LOC => "SLICE_X88Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_data_rising_8_DYMUX_2503,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_data_rising_8_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising(8)
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02481 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X88Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0248
    );
  mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_n00001 : X_LUT4
    generic map(
      INIT => X"CCDC",
      LOC => "SLICE_X88Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rst180_r_5,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_cascount(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_dqs_div_rdburstcount_0_n0000
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_Madd_n0000_Mxor_Result_3_Result1 : X_LUT4
    generic map(
      INIT => X"6CCC",
      LOC => "SLICE_X88Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_n0000_3_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_cmd3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DYMUX_2446,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_2447,
      O => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_85
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In215 : X_LUT4
    generic map(
      INIT => X"EEEC",
      LOC => "SLICE_X88Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map624_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map666,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14 : X_SFF
    generic map(
      LOC => "SLICE_X88Y3",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_DXMUX_2445,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_SRFFMUX_2447,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In19 : X_LUT4
    generic map(
      INIT => X"FF89",
      LOC => "SLICE_X88Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_DYMUX_2448,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_SRFFMUX_2449,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_80
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In57 : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X88Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map632,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map642
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X88Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DYMUX_2451,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_2452,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_In1 : X_LUT4
    generic map(
      INIT => X"AA08",
      LOC => "SLICE_X88Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N501_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N01_0,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N59,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N69,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0213_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12 : X_SFF
    generic map(
      LOC => "SLICE_X88Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_DXMUX_2450,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_SRFFMUX_2452,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_0 : X_SFF
    generic map(
      LOC => "SLICE_X88Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DYMUX_2454,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_2455,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_In1 : X_LUT4
    generic map(
      INIT => X"AEAA",
      LOC => "SLICE_X88Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N63,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_n0217_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6 : X_SFF
    generic map(
      LOC => "SLICE_X88Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_DXMUX_2453,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_SRFFMUX_2455,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd6_46
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X88Y11",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_DXMUX_2505,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CEINV_2507,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_3_SRFFMUX_2506,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_U1_N : X_FF
    generic map(
      LOC => "SLICE_X89Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_DYMUX_2508,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N_CLKINV_2509,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02442 : X_LUT4
    generic map(
      INIT => X"4040",
      LOC => "SLICE_X89Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N13,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0244
    );
  mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DYMUX_2511,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_2512,
      O => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_1 : X_LUT4
    generic map(
      INIT => X"0404",
      LOC => "SLICE_X89Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N26,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_cas_count_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X89Y2",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_DXMUX_2510,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT_0_SRFFMUX_2512,
      O => mem_interface_top_inst_ddr2_top0_controller0_CAS_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X89Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DYMUX_2516,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_2517,
      O => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_81
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_value_1_G : X_LUT4
    generic map(
      INIT => X"F888",
      LOC => "SLICE_X89Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      O => mem_interface_top_inst_ddr2_top0_controller0_N615
    );
  mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_DXMUX_2513,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT_1_SRFFMUX_2517,
      O => mem_interface_top_inst_ddr2_top0_controller0_MRD_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In105 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X89Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N592_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In145 : X_LUT4
    generic map(
      INIT => X"7020",
      LOC => "SLICE_X89Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map663_0,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map655,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map664
    );
  mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r : X_SFF
    generic map(
      LOC => "SLICE_X89Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_DXMUX_2518,
      CE => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CEINV_2521,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_REVUSED_2519,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_SRFFMUX_2520,
      O => mem_interface_top_inst_ddr2_top0_controller0_rst_dqs_div_r_84
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74 : X_LUT4
    generic map(
      INIT => X"202A",
      LOC => "SLICE_X89Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In74_1_117,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_n0181,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map645
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2 : X_SFF
    generic map(
      LOC => "SLICE_X90Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DYMUX_2471,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2472,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_2_74
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_Q : X_LUT4
    generic map(
      INIT => X"CAC0",
      LOC => "SLICE_X90Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_burst_length(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_DQS_reset_out,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N731,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y7",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_DXMUX_2470,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt_1_SRFFMUX_2472,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_casb : X_FF
    generic map(
      LOC => "SLICE_X90Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DYMUX_2474,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker641 : X_LUT4
    generic map(
      INIT => X"0001",
      LOC => "SLICE_X90Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_25,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd12_27,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_9,
      O => mem_interface_top_inst_ddr2_top0_ddr_rasb_cntrl_pack_1
    );
  mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_iob_rasb : X_FF
    generic map(
      LOC => "SLICE_X90Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_DXMUX_2473,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q_CLKINVNOT,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2 : X_LUT4
    generic map(
      INIT => X"DFDF",
      LOC => "SLICE_X90Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_write_cmd3_85,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RCDW_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd8_86,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd7_In_2_2475
    );
  mem_interface_top_inst_ddr2_top0_controller0_n028313 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X90Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_49,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_11,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd2_10,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd9_26,
      O => mem_interface_top_inst_ddr2_top0_controller0_N563
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_5 : X_SFF
    generic map(
      LOC => "SLICE_X90Y11",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DYMUX_2478,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2480,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2479,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_1_xor11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X90Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y11",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_DXMUX_2477,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CEINV_2480,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_1_SRFFMUX_2479,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DYMUX_2482,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_SRFFMUX_2483,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X89Y10",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_DXMUX_2532,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CEINV_2535,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT_1_SRFFMUX_2534,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker501 : X_LUT4
    generic map(
      INIT => X"8888",
      LOC => "SLICE_X89Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N501
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker651 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X90Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N0_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_32,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40,
      O => mem_interface_top_inst_ddr2_top0_controller0_N65_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg : X_SFF
    generic map(
      LOC => "SLICE_X90Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_DYMUX_2461,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_SRFFMUX_2462,
      O => mem_interface_top_inst_ddr2_top0_controller0_AR_Done_reg_63
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In186 : X_LUT4
    generic map(
      INIT => X"4444",
      LOC => "SLICE_X90Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ACTIVE_50,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N65,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map668
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In37_SW0 : X_LUT4
    generic map(
      INIT => X"EFEF",
      LOC => "SLICE_X90Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_N596_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In37 : X_LUT4
    generic map(
      INIT => X"0002",
      LOC => "SLICE_X90Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map562_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N596,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd13_In_map563
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg : X_SFF
    generic map(
      LOC => "SLICE_X90Y4",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_DXMUX_2463,
      CE => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CEINV_2466,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_REVUSED_2464,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_SRFFMUX_2465,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_reg_6
    );
  mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X90Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DYMUX_2468,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_2469,
      O => mem_interface_top_inst_ddr2_top0_controller0_RP_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_1 : X_LUT4
    generic map(
      INIT => X"FF98",
      LOC => "SLICE_X90Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X90Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_DXMUX_2467,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_1_SRFFMUX_2469,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1_N : X_FF
    generic map(
      LOC => "SLICE_X91Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DYMUX_2537,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_CLKINV_2538,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In10 : X_LUT4
    generic map(
      INIT => X"2220",
      LOC => "SLICE_X91Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_GO_TO_ODT_ON_40,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_CONFLICT_32,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd10_In_map79
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_U1 : X_FF
    generic map(
      LOC => "SLICE_X91Y3",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_DXMUX_2536,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_CLKINV_2538,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02851 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X91Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(4),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(5),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      O => mem_interface_top_inst_ddr2_top0_controller0_N19_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict : X_SFF
    generic map(
      LOC => "SLICE_X91Y5",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_DYMUX_2539,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_SRFFMUX_2540,
      O => mem_interface_top_inst_ddr2_top0_controller0_BA_address_conflict_31
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02852 : X_LUT4
    generic map(
      INIT => X"AAA8",
      LOC => "SLICE_X91Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_MEMORY_4,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N19,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_en
    );
  mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3 : X_SFF
    generic map(
      LOC => "SLICE_X91Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DYMUX_2542,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2543,
      O => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_3_76
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In2 : X_LUT4
    generic map(
      INIT => X"FFA8",
      LOC => "SLICE_X91Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd1_79,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_1_80,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_rdburst_end_2_81,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_N29,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_In_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3 : X_SFF
    generic map(
      LOC => "SLICE_X91Y6",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_DXMUX_2541,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_SRFFMUX_2543,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd3_11
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_2_Result1 : X_LUT4
    generic map(
      INIT => X"A9A9",
      LOC => "SLICE_X91Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X91Y8",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_DYMUX_2545,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CEINV_2547,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_REVUSED_2544,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_2_SRFFMUX_2546,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd11_In_SW1 : X_LUT4
    generic map(
      INIT => X"DFFF",
      LOC => "SLICE_X91Y8"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_8,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_N346
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X90Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_DXMUX_2481,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en_SRFFMUX_2483,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIG_MUX_2487,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2489,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DYMUX_2486,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DIF_MUX_2485,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_0_SRINV_2489,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_0_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_0 : X_FF
    generic map(
      LOC => "SLICE_X90Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_0_DXMUX_2484,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_0_CLKINV_2488,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(0)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DYMUX_2492,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(1)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X90Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC0,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DIF_MUX_2491,
      CE => mem_interface_top_inst_ddr2_top0_data_mask_f_1_SRINV_2495,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_mask_1_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mask_1 : X_FF
    generic map(
      LOC => "SLICE_X90Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_mask_f_1_DXMUX_2490,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_mask_f_1_CLKINV_2494,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_mask_f(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_read_cmd5 : X_SFF
    generic map(
      LOC => "SLICE_X91Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DYMUX_2497,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_2498,
      O => mem_interface_top_inst_ddr2_top0_controller0_read_cmd5_68
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_1 : X_LUT4
    generic map(
      INIT => X"FF54",
      LOC => "SLICE_X91Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(1),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_N171,
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_Auto_Ref_issued_p,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_value_0_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X91Y0",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_DXMUX_2496,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT_0_SRFFMUX_2498,
      O => mem_interface_top_inst_ddr2_top0_controller0_RFC_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In46 : X_LUT4
    generic map(
      INIT => X"F666",
      LOC => "SLICE_X91Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(1),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_COUNT(3),
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd14_In_map640
    );
  mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4 : X_SFF
    generic map(
      LOC => "SLICE_X91Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable_DYMUX_2549,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_2550,
      O => mem_interface_top_inst_ddr2_top0_controller0_current_state_FFd4_49
    );
  mem_interface_top_inst_ddr2_top0_controller0_n02871 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X91Y9"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_N35,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N7,
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(0),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_wrburst_end_cnt(1),
      O => mem_interface_top_inst_ddr2_top0_controller0_Write_enable_out_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_write_enable : X_SFF
    generic map(
      LOC => "SLICE_X91Y9",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_write_enable_DXMUX_2548,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_write_enable_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_write_enable_SRFFMUX_2550,
      O => mem_interface_top_inst_ddr2_top0_write_enable
    );
  mem_interface_top_inst_ddr2_top0_controller0_Ker19 : X_LUT4
    generic map(
      INIT => X"FFFE",
      LOC => "SLICE_X91Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_Ker19_2_0,
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      O => mem_interface_top_inst_ddr2_top0_controller0_N191_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_0 : X_SFF
    generic map(
      LOC => "SLICE_X91Y10",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DYMUX_2552,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2554,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2553,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_6_xor11 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X91Y10"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_N191,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_6_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6 : X_SFF
    generic map(
      LOC => "SLICE_X91Y10",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_DXMUX_2551,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CEINV_2554,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_6_SRFFMUX_2553,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(6)
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_Msub_n0000_Mxor_Result_1_Result1 : X_LUT4
    generic map(
      INIT => X"9999",
      LOC => "SLICE_X91Y11"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(0),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1),
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_n0000_1_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1 : X_SFF
    generic map(
      LOC => "SLICE_X91Y11",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_DXMUX_2555,
      CE => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CEINV_2557,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT_1_SRFFMUX_2556,
      O => mem_interface_top_inst_ddr2_top0_controller0_WR_COUNT(1)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_3 : X_SFF
    generic map(
      LOC => "SLICE_X91Y12",
      INIT => '1'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DYMUX_2559,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2561,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2560,
      SRST => GND,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(3)
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_LPM_COUNTER_4_n0000_2_xor11 : X_LUT4
    generic map(
      INIT => X"A9A9",
      LOC => "SLICE_X91Y12"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2),
      ADR1 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(0),
      ADR2 => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(1),
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_n0000_2_pack_1
    );
  mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2 : X_SFF
    generic map(
      LOC => "SLICE_X91Y12",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_DXMUX_2558,
      CE => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CEINV_2561,
      CLK => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_CLKINVNOT,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT_2_SRFFMUX_2560,
      O => mem_interface_top_inst_ddr2_top0_controller0_INIT_PRE_COUNT(2)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DYMUX_2563,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_SRFFMUX_2564,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y14",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_DXMUX_2562,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en_SRFFMUX_2564,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y26"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DIG_MUX_2567,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2568,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_2 : X_FF
    generic map(
      LOC => "SLICE_X91Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DYMUX_2566,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2568,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(2)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas0 : X_FF
    generic map(
      LOC => "SLICE_X91Y26",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_DXMUX_2565,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_CLKINV_2568,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(0)
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DYMUX_2570,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_SRFFMUX_2571,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_DQ_T : X_FF
    generic map(
      LOC => "SLICE_X91Y32",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_DXMUX_2569,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_CLKINVNOT,
      SET => GND,
      RST => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en_SRFFMUX_2571,
      O => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E : X_SRLC16E
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X91Y38"
    )
    port map (
      A0 => GLOBAL_LOGIC0,
      A1 => GLOBAL_LOGIC1,
      A2 => GLOBAL_LOGIC0,
      A3 => GLOBAL_LOGIC0,
      D => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DIG_MUX_2574,
      CE => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2575,
      Q => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_pack_1,
      Q15 => NLW_mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_Q15_UNCONNECTED
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3_3 : X_FF
    generic map(
      LOC => "SLICE_X91Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DYMUX_2573,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2575,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m3(3)
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_mas1 : X_FF
    generic map(
      LOC => "SLICE_X91Y38",
      INIT => '0'
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_DXMUX_2572,
      CE => VCC,
      CLK => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_CLKINV_2575,
      SET => GND,
      RST => GND,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4(1)
    );
  GLOBAL_LOGIC0_GND : X_ZERO
    port map (
      O => GLOBAL_LOGIC0
    );
  GLOBAL_LOGIC1_VCC : X_ONE
    port map (
      O => GLOBAL_LOGIC1
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_data_mask_r_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X90Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_mask_r_1_WSG
    );
  led_o_0_OBUF_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"0000",
      LOC => "SLICE_X82Y2"
    )
    port map (
      ADR0 => VCC,
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => led_o_0_OBUF_G
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y46",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X84Y45",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_7_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X74Y2",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_7_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y48",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y0",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y47",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X77Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_1_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X76Y27",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_1_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X77Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_2_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X77Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_3_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_4_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X77Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_4_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_5_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X63Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_5_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_6_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X76Y33",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_6_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_7_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X76Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_7_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_8_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y12",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_8_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_9_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X75Y25",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_9_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_10_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_10_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_11_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y31",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y41",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_14_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X87Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_14_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_10_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X84Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_10_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_11_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X85Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X86Y40",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_13_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X84Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_13_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_14_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X84Y36",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_14_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_15_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X85Y8",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_15_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_10_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X77Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_10_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_11_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X76Y23",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_20_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y39",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_20_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_12_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X74Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_21_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X62Y4",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_21_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_13_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y13",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_13_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_30_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y29",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_30_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_22_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X78Y35",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_22_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_14_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X74Y28",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_14_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_31_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_31_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_23_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X74Y6",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_23_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_15_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X81Y14",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_15_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_24_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X81Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_24_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_16_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_16_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_17_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y30",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_17_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_26_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X78Y19",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_26_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_18_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_18_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_27_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X78Y24",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_27_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_19_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y21",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_19_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_29_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X79Y9",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data3_29_WSG
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_1_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_2_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_4_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_6_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_F
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_8_G
    );
  mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X52Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_ddr2_top0_controller0_AUTOREF_COUNT(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_ddr2_top0_controller0_n0254_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_0_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y0"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(1),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_0_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(2),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_2_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y1"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(3),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_2_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(4),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_4_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y2"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(5),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_4_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(6),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_6_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y3"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(7),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_6_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(8),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_8_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y4"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(9),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_8_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(10),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_10_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y5"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(11),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_10_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(12),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_F
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_12_G_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y6"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(13),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_12_G
    );
  mem_interface_top_inst_infrastructure_top0_Counter200_14_F_X_LUT4 : X_LUT4
    generic map(
      INIT => X"AAAA",
      LOC => "SLICE_X67Y7"
    )
    port map (
      ADR0 => mem_interface_top_inst_infrastructure_top0_Counter200(14),
      ADR1 => VCC,
      ADR2 => VCC,
      ADR3 => VCC,
      O => mem_interface_top_inst_infrastructure_top0_Counter200_14_F
    );
  led_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_0_OBUF_14,
      O => led_o_0_O
    );
  led_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD419",
      PATHPULSE => 396 ps
    )
    port map (
      I => led_o_1_OBUF_52,
      O => led_o_1_O
    );
  led_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD420",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => led_o_2_O
    );
  ddr2_dq_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD276",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob0_ddr_en,
      O => ddr2_dq_0_T
    );
  ddr2_dqs_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD280",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1,
      O => ddr2_dqs_0_T
    );
  ddr2_address_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD307",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(10),
      O => ddr2_address_10_O
    );
  ddr2_dq_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD221",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob1_ddr_en,
      O => ddr2_dq_1_T
    );
  ddr2_address_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD314",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_11_O
    );
  ddr2_address_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD310",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_12_O
    );
  ddr2_dq_12_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD212",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob12_ddr_en,
      O => ddr2_dq_12_T
    );
  ddr2_dq_2_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD274",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob2_ddr_en,
      O => ddr2_dq_2_T
    );
  ddr2_dqs_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD260",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1,
      O => ddr2_dqs_1_T
    );
  ddr2_dq_3_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD239",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob3_ddr_en,
      O => ddr2_dq_3_T
    );
  ddr2_dq_13_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD272",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob13_ddr_en,
      O => ddr2_dq_13_T
    );
  ddr2_address_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD283",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_address_0_O
    );
  ddr2_address_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD318",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(1),
      O => ddr2_address_1_O
    );
  ddr2_address_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD319",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(2),
      O => ddr2_address_2_O
    );
  ddr2_address_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD235",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(3),
      O => ddr2_address_3_O
    );
  ddr2_address_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD294",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(4),
      O => ddr2_address_4_O
    );
  ddr2_address_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD326",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(5),
      O => ddr2_address_5_O
    );
  ddr2_address_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD303",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(6),
      O => ddr2_address_6_O
    );
  ddr2_address_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD312",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(7),
      O => ddr2_address_7_O
    );
  ddr2_address_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD287",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(8),
      O => ddr2_address_8_O
    );
  ddr2_address_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD331",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_address_reg(9),
      O => ddr2_address_9_O
    );
  ddr2_cke_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD292",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_cke_q,
      O => ddr2_cke_O
    );
  ddr2_csb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD249",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC0,
      O => ddr2_csb_O
    );
  ddr2_ODT0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD320",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_ddr_ODT_cntrl,
      O => ddr2_ODT0_O
    );
  ddr2_web_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD245",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_web_q,
      O => ddr2_web_O
    );
  ddr2_dq_10_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD248",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob10_ddr_en,
      O => ddr2_dq_10_T
    );
  ddr2_dq_11_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD230",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob11_ddr_en,
      O => ddr2_dq_11_T
    );
  pc_data_o_12_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD377",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_12_OBUF_791,
      O => pc_data_o_12_O
    );
  pc_data_o_20_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD425",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_20_OBUF_790,
      O => pc_data_o_20_O
    );
  pc_data_o_13_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD373",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_13_OBUF_793,
      O => pc_data_o_13_O
    );
  pc_data_o_21_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_21_OBUF_792,
      O => pc_data_o_21_O
    );
  pc_data_o_14_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD379",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_14_OBUF_794,
      O => pc_data_o_14_O
    );
  pc_data_o_15_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_15_OBUF_795,
      O => pc_data_o_15_O
    );
  pc_data_o_16_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_16_OBUF_796,
      O => pc_data_o_16_O
    );
  pc_data_o_17_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_17_OBUF_797,
      O => pc_data_o_17_O
    );
  pc_data_o_18_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_18_OBUF_801,
      O => pc_data_o_18_O
    );
  pc_data_o_19_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_19_OBUF_802,
      O => pc_data_o_19_O
    );
  ddr2_dq_9_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD231",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob9_ddr_en,
      O => ddr2_dq_9_T
    );
  pc_data_o_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD384",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_0_OBUF_692,
      O => pc_data_o_0_O
    );
  pc_data_o_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_1_OBUF_1851,
      O => pc_data_o_1_O
    );
  pc_data_o_2_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_2_OBUF_701,
      O => pc_data_o_2_O
    );
  pc_data_o_3_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_3_OBUF_702,
      O => pc_data_o_3_O
    );
  pc_data_o_4_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_4_OBUF_704,
      O => pc_data_o_4_O
    );
  pc_data_o_5_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_5_OBUF_706,
      O => pc_data_o_5_O
    );
  pc_data_o_6_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_6_OBUF_716,
      O => pc_data_o_6_O
    );
  pc_data_o_7_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_7_OBUF_722,
      O => pc_data_o_7_O
    );
  pc_data_o_8_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_8_OBUF_723,
      O => pc_data_o_8_O
    );
  pc_data_o_9_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_9_OBUF_1830,
      O => pc_data_o_9_O
    );
  ddr2_dq_4_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD199",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob4_ddr_en,
      O => ddr2_dq_4_T
    );
  rst_dqs_div_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD301",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_rst_dqs_div_int,
      O => rst_dqs_div_O
    );
  ddr2_dq_5_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD321",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob5_ddr_en,
      O => ddr2_dq_5_T
    );
  ddr2_dq_14_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD218",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob14_ddr_en,
      O => ddr2_dq_14_T
    );
  ddr2_dq_6_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD200",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob6_ddr_en,
      O => ddr2_dq_6_T
    );
  ddr2_dq_7_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD296",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob7_ddr_en,
      O => ddr2_dq_7_T
    );
  ddr2_casb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD236",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_casb_q,
      O => ddr2_casb_O
    );
  ddr2_dq_15_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD271",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob15_ddr_en,
      O => ddr2_dq_15_T
    );
  ddr2_dq_8_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD269",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dq_iob8_ddr_en,
      O => ddr2_dq_8_T
    );
  pc_data_o_10_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_10_OBUF_703,
      O => pc_data_o_10_O
    );
  pc_data_o_11_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 396 ps
    )
    port map (
      I => pc_data_o_11_OBUF_1852,
      O => pc_data_o_11_O
    );
  ddr2_rasb_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD273",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_rasb_q,
      O => ddr2_rasb_O
    );
  ddr2_ba_0_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD286",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(0),
      O => ddr2_ba_0_O
    );
  ddr2_ba_1_OUTPUT_OFF_OMUX : X_BUF
    generic map(
      LOC => "PAD257",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_controller_iobs0_ddr_ba_reg(1),
      O => ddr2_ba_1_O
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_7_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X78Y1",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_7_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_25_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_11_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data3_28_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X80Y34",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data4_12_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_0_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X83Y5",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_falling_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_rising_8_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X88Y10",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_write_data_rising_8_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_2_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y26",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_0_WSG
    );
  mem_interface_top_inst_ddr2_top0_data_path0_data_write0_Mshreg_write_data_m3_3_SRL16E_CE_WSGAND : X_BUF
    generic map(
      LOC => "SLICE_X91Y38",
      PATHPULSE => 396 ps
    )
    port map (
      I => GLOBAL_LOGIC1,
      O => mem_interface_top_inst_ddr2_top0_data_path0_data_write0_write_data_m4_1_WSG
    );
  ddr2_dqs_n_1_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD259",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob1_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_1_T
    );
  ddr2_dqs_n_0_OUTPUT_TFF_TMUX : X_BUF
    generic map(
      LOC => "PAD279",
      PATHPULSE => 396 ps
    )
    port map (
      I => mem_interface_top_inst_ddr2_top0_iobs0_data_path_iobs0_ddr_dqs_iob0_ddr_dqs_enable1_N,
      O => ddr2_dqs_n_0_T
    );
  NlwBlock_HD_Gen_Module_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_HD_Gen_Module_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

