###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:05:09 2019
#  Design:            mpadd256_full
#  Command:           report_ccopt_skew_groups -file skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------
clk_input/sys_con       1              770                    0
------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner            Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con        -        0.146     0.148     0.147        0.001       ignored                  -         0.002              -
typ_rc_wc:setup.late     clk_input/sys_con    none         0.147     0.150     0.149        0.001       explicit             0.050         0.003    100% {0.147, 0.150}
typ_rc_bc:hold.early     clk_input/sys_con        -        0.057     0.059     0.058        0.000       ignored                  -         0.002              -
typ_rc_bc:hold.late      clk_input/sys_con        -        0.058     0.060     0.059        0.000       ignored                  -         0.002              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------
Timing Corner            Skew Group           Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------
typ_rc_wc:setup.early    clk_input/sys_con    0.146       1       0.148       2
-    min sum_reg[156]/CK
-    max sum_reg[98]/CK
typ_rc_wc:setup.late     clk_input/sys_con    0.147       3       0.150       4
-    min sum_reg[46]/CK
-    max sum_reg[162]/CK
typ_rc_bc:hold.early     clk_input/sys_con    0.057       5       0.059       6
-    min sum_reg[46]/CK
-    max sum_reg[162]/CK
typ_rc_bc:hold.late      clk_input/sys_con    0.058       7       0.060       8
-    min sum_reg[46]/CK
-    max sum_reg[250]/CK
----------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, min clock_path:
===============================================================

PathID    : 1
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : sum_reg[156]/CK
Delay     : 0.146

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.033  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.033  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.065   0.065   0.035  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.065   0.035  -      (53.005,58.975)   41.035   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.080   0.145   0.059  0.044  (52.580,59.315)    0.765     92    
sum_reg[156]/CK
-     SDFFQX1    rise   0.001   0.146   0.059  -      (47.305,86.210)   32.170   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.early, max clock_path:
===============================================================

PathID    : 2
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a_reg[50]/CK
Delay     : 0.148

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.033  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.033  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.065   0.065   0.035  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00020/A
-     CLKBUFX12  rise   0.000   0.065   0.035  -      (20.805,58.975)    8.835   -       
CTS_ccl_a_buf_00020/Y
-     CLKBUFX12  rise   0.082   0.147   0.062  0.047  (20.380,59.315)    0.765    100    
a_reg[50]/CK
-     SDFFQX1    rise   0.002   0.148   0.062  -      (45.705,50.590)   34.050   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, min clock_path:
==============================================================

PathID    : 3
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : sum_reg[46]/CK
Delay     : 0.147

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.034  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.034  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.035  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.066   0.035  -      (53.005,58.975)   41.035   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.080   0.146   0.060  0.044  (52.580,59.315)    0.765     92    
sum_reg[46]/CK
-     SDFFQX1    rise   0.001   0.147   0.060  -      (48.305,57.430)    6.160   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_wc:setup.late, max clock_path:
==============================================================

PathID    : 4
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a_reg[108]/CK
Delay     : 0.150

------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.034  0.002  (0.000,57.475)    -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.034  -      (14.405,57.305)    14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.066   0.066   0.035  0.020  (13.980,56.965)     0.765      8    
CTS_ccl_a_buf_00010/A
-     CLKBUFX12  rise   0.000   0.066   0.035  -      (19.405,64.145)    12.605   -       
CTS_ccl_a_buf_00010/Y
-     CLKBUFX12  rise   0.081   0.147   0.064  0.046  (18.980,63.805)     0.765     97    
a_reg[108]/CK
-     SDFFQX1    rise   0.003   0.150   0.064  -      (44.105,105.310)   66.630   -       
------------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : sum_reg[46]/CK
Delay     : 0.057

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.015  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.025   0.015  -      (53.005,58.975)   41.035   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.031   0.056   0.029  0.048  (52.580,59.315)    0.765     92    
sum_reg[46]/CK
-     SDFFQX1    rise   0.001   0.057   0.029  -      (48.305,57.430)    6.160   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : a_reg[235]/CK
Delay     : 0.059

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.015  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00012/A
-     CLKBUFX12  rise   0.001   0.025   0.015  -      (80.805,48.715)   75.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX12  rise   0.031   0.056   0.030  0.050  (80.380,49.055)    0.765     98    
a_reg[235]/CK
-     SDFFQX1    rise   0.002   0.059   0.031  -      (76.705,9.550)    43.180   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : sum_reg[46]/CK
Delay     : 0.058

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.016  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00024/A
-     CLKBUFX12  rise   0.001   0.025   0.016  -      (53.005,58.975)   41.035   -       
CTS_ccl_a_buf_00024/Y
-     CLKBUFX12  rise   0.032   0.057   0.031  0.048  (52.580,59.315)    0.765     92    
sum_reg[46]/CK
-     SDFFQX1    rise   0.001   0.058   0.031  -      (48.305,57.430)    6.160   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner typ_rc_bc:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk_input/sys_con (path 1 of 1)
Start     : CLK
End       : b_reg[249]/CK
Delay     : 0.060

-----------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ----------------------------------------------------------------------------
CLK
-     -          rise   -       0.000   0.015  0.002  (0.000,57.475)   -            1    
CTS_ccl_a_buf_00027/A
-     CLKBUFX12  rise   0.000   0.000   0.015  -      (14.405,57.305)   14.575   -       
CTS_ccl_a_buf_00027/Y
-     CLKBUFX12  rise   0.024   0.024   0.016  0.020  (13.980,56.965)    0.765      8    
CTS_ccl_a_buf_00012/A
-     CLKBUFX12  rise   0.001   0.025   0.016  -      (80.805,48.715)   75.075   -       
CTS_ccl_a_buf_00012/Y
-     CLKBUFX12  rise   0.032   0.058   0.032  0.050  (80.380,49.055)    0.765     98    
b_reg[249]/CK
-     SDFFQX1    rise   0.003   0.060   0.032  -      (93.505,9.550)    52.630   -       
-----------------------------------------------------------------------------------------------

