@article{Paper_1,
Author = "Sandeep Patalay",
Title = "Analysis of Railway Interlocking Systems",
}
@article{Paper_2,
Author = "Uğur Yıldırım and  Mustafa S. Durmuş and  Mehmet T. Söylemez",
Title = "Automatic Interlocking Table Generation for Railway Stations using Symbolic Algebra",
Year = "2012",
Journal = "IFAC Symposium on Control in Transportation Systems",
DOI = "10.3182/20120912-3-BG-2031.00035",
}
@article{Paper_3,
Author = "Fokko van Dijk and Wan Fokkink and Gea Kolk and Paul van de Ven and Bas van Vlijmen",
Title = "EURIS, a Specification Method for Distributed Interlockings",
Year = "1998",
Journal = "Computer Safety, Reliability and Security: 17th International Conference, SAFECOMP’98 Heidelberg",
DOI = "10.1007/3-540-49646-7_23",
}
@article{Paper_4,
Author = "Niklaus H. König and George B. Raymond and  Jr.",
Title = "Euro Interlocking-Standards for functions and interfaces as a basis for CBTC on mainline railways in Europe",
Year = "2003",
}
@article{Paper_5,
Author = "Vinod Chandra and M.R. Verma",
Title = "Some experiences on Formal specification of Railway Interlocking Systems using Statecharts",
Year = "1991",
Journal = "IEEE Design & Test of Computers",
DOI = "10.1109/54.75664",
}
@article{Paper_6,
Author = "Kotaro Shimamura and Shinichiro Yamaguchi and Nobuyasu Kanekawa and Naoto Miyazaki and Hiromichi Yamada and Yoshitaka Takahashi and Teppei Hirotsu and Katsuichi Tornobe and Kazuyoshi Satoh and Takashi Hotta and Ryo Fujita",
Title = "A Fail-safe Microprocessor Using Dual Synthesizable Processor Cores",
Year = "1999",
Journal = "AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360)",
DOI = "10.1109/APASIC.1999.824026",
}
@article{Paper_7,
Author = "Michele Banci and Alessandro Fantechi and Stefania Gnesi",
Title = "Some experiences on Formal specification of Railway Interlocking Systems using Statecharts",
Year = "2005",
}
@article{Paper_8,
Author = "Radek Dobias and  Hana Kubatova",
Title = "FPGA Based Desing of the Railway's Interlocking Equipments",
Year = "2004",
Journal = " Euromicro Symposium on Digital System Design",
DOI = "10.1109/DSD.2004.1333312",
}
@article{Paper_9,
Author = "Michele Banci and  Alessandro Fantechi",
Title = "Geographical Versus Functional Modelling by Statecharts of Interlocking Systems",
Year = "2005",
Journal = "Electronic Notes in Theoretical Computer Science",
DOI = "1571-0661",
}
@article{Paper_10,
Author = "Kirsten Winter and  Neil J. Robinson",
Title = "Modelling Large Railway Interlockings and Model Checking Small Ones",
Year = "2003",
Journal = "Australasian computer science conference ",
}
@article{Paper_11,
Author = "Paolo Nesi and  Imad Zaza and  Pierfrancesco Bellini",
Title = "Raiss-RAIlway Signalling : Safety and Security",
Year = "2014",
}
@article{Paper_12,
Author = "Imad Zaza",
Title = "Report of a comparative analysis of the Interlocking Systems",
Year = "2013",
}
@article{Paper_13,
Author = "Muhammet Ali Oz  and  Ozgur Turay Kaymakcı  and  Ayhan Koyun",
Title = "A safety related perspective for the power supply systems in railway industry",
Year = "2017",
Journal = "Eksploatacja i Niezawodnosc - Maintenance and Reliability",
DOI = "10.17531/ein.2017.1.16",
}
@article{Paper_14,
Author = "Phillip James",
Title = "SAT-based Model Checking and its applications to Train Control Systems",
Year = "2010",
}
@article{Paper_15,
Author = "Tomoji Kishi and  Natsuko Noda",
Title = "Software Design based on Architecture Conformance",
Year = "1999",
}
@article{Paper_16,
Author = "A.H. Cribbens",
Title = "Solid-state interlocking (SSI): an integrated electronic signalling system for mainline railways",
Year = "1987",
Journal = "IEE Proceedings B - Electric Power Applications",
DOI = "10.1049/ip-b.1987.0024",
}
@article{Paper_17,
Author = "H Olsen and  M Owens",
Title = "SSI - Australian Railways",
Year = "2005",
}
@article{Paper_18,
Author = "Dejan Lutovac and  Tatjana Lutovac",
Title = "Towards an universal computer interlocking system",
Year = "1998",
}
@article{Paper_19,
Author = "Nazir Ahmad Zafar and  Sher Afzal Khan and  Keijiro Araki",
Title = "Towards the safety properties of moving blockrailway interlocking system",
Year = "2011",
Journal = "International Journal of Innovative Computing, Information and Control",
}
@article{Paper_20,
Author = "Basri Tugcan Celebi and  Ozgur Turay Kaymakci",
Title = "Verifying the accuracy of interlocking tables for railway signalling systems using abstract state machines",
Year = "2016",
Journal = "Journal of Modern Transportation",
DOI = "10.1007/s40534-016-0119-1",
}
@article{Paper_21,
Author = "Mustafa S. Durmuş  and  Uğur Yıldırım  and  Oytun Eriş  and  Mehmet T. Söylemez",
Title = "Safety-Critical Interlocking Software Development Process for Fixed-Block Signalization Systems",
Year = "2012",
Journal = "Symposium on Control in Transportation Systems",
DOI = "10.3182/20120912-3-BG-2031.00034",
}
@article{Paper_22,
Author = "Sharanbasappa Raghapur",
Title = "Safety Integrity Level - an Overview for FPGA Engineers",
Year = "2018",
}
@article{Paper_23,
Author = "David Macii  and  Manuel Avancini  and  Luigi Benciolini  and  Stefano Dalpez  and  Michele Corra  and  Roberto Passerone",
Title = "Design of a Redundant FPGA-based Safety System for Railroad Vehicles",
Year = "2014",
Journal = "Euromicro Conference on Digital System Design",
DOI = "10.1109/DSD.2014.96",
}
@article{Paper_24,
Title = "Safety design on FPGA’s using soft Lockstep Processors",
Year = "2016",
}
@article{Paper_25,
Title = "Safe FPGA Design Practices Safe FPGA Design Practices for Instrumentation and for Instrumentation and Control in Nuclear Plants",
}
@article{Paper_26,
Title = "Developing Safety Critical Applications that Meet IEC 61508 Standards",
Year = "2013",
}
@article{Paper_27,
Title = "Safety Critical Applications",
Year = "2012",
}
@article{Paper_28,
Author = "Bruna F. Flesch  and  Bianca Brand  and  Rodrigo Marques de Figueiredo  and  Lucio Rene Prade  and   Marcio Rosa da Silva",
Title = "Proposal of a functional safety methodology applied to fault tolerance in FPGA applications ",
Year = "2016",
Journal = "Latin-American Test Symposium (LATS)",
DOI = "10.1109/LATW.2016.7483331",
}
@article{Paper_29,
Author = "Emil Gracic  and  Ali Hayek  and  Josef Börcsök",
Title = "Evaluation of FPGA Design Tools for Safety Systems with On-Chip Redundancy 
Referring to the Standard IEC 61508",
Year = "2017",
Journal = "International Conference on System Reliability and Safety (ICSRS)",
DOI = "10.1109/ICSRS.2017.8272853",
}
@article{Paper_30,
Author = "Emil Gracic  and  Ali Hayek  and  Josef Börcsök",
Title = "Implementation of a Fault-Tolerant System Using Safety-Related Xilinx Tools Conforming to the Standard IEC 61508",
Year = "2016",
Journal = "International Conference on System Reliability and Science (ICSRS)",
DOI = "10.1109/ICSRS.2016.7815842",
}
@article{Paper_31,
Author = "Ali Hayek  and  Josef Börcsök",
Title = "SRAM-Based FPGA Design Techniques for Safety Related Systems Conforming to IEC 61508",
Year = "2012",
Journal = "International Conference on Advances in Computational Tools for Engineering Applications (ACTEA)",
DOI = "10.1109/ICTEA.2012.6462892",
}
@article{Paper_32,
Author = "Bai-gen Cai1  and  Cheng-ming Jin  and  Lian-chuan Ma  and  Yuan Cao  and  Hideo Nakamura",
Title = "Analysis on the application of on-chip redundancy in the safety-critical system",
Year = "2014",
Journal = "EICE Electronics Expres",
DOI = "10.1587/elex.11.20140153",
}
@article{Paper_33,
Title = "Development of Safety Related Systems",
Year = "2015",
}
@article{Paper_34,
Title = "8 Reasons to Use FPGAs in IEC 61508 Functional Safety Applications",
Year = "2013",
}
@article{Paper_35,
Title = "Developing Functional Safety Systems with TÜV-Qualified FPGAs",
Year = "2010",
}
@article{Paper_36,
Title = "DO-254 for the FPGA Designer",
Year = "2012",
}
@article{Paper_37,
Title = "Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (ISE Tools)",
Year = "2015",
}
@article{Paper_38,
Title = "On Applying Software Development Best Practice to FPGAs in Safety-Critical Systems",
Year = "2000",
}
@article{Paper_39,
Title = "Functional safety in process instrumentation with SIL rating",
Year = "2003",
}
@article{Paper_40,
Title = "The Xilinx Isolation Design Flow for Fault-Tolerant Systems",
Year = "2013",
}
@article{Paper_41,
Title = "Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (Vivado Tools)",
Year = "2016",
}
@article{Paper_42,
Author = "Romuald Girardey  and  Michael Hübner  and  Jürgen Becker",
Title = "Safety Aware Place and Route for On-Chip Redundancy in Safety Critical Applications",
Year = "2010",
Journal = "IEEE Computer Society Annual Symposium on VLSI",
DOI = "10.1109/ISVLSI.2010.51",
}
@article{Paper_43,
Author = "Keith S. Morgan  and  Daniel L. McMurtrey  and  Brian H. Pratt  and  Michael J. Wirthlin",
Title = "A Comparison of TMR With Alternative Fault-Tolerant Design Techniques for FPGAs",
Year = "2007",
Journal = "IEEE Transactions on Nuclear Science",
DOI = "10.1109/TNS.2007.910871",
}
@article{Paper_44,
Author = "Zheng Wang  and  Chen-ge Geng1  and  Xiang-xian Chen  and  Dong Wang  and  Hai Huang  and  Ai-ai Guan",
Title = "Modeling Safety-Critical System Requirements with 
Hierarchical State Machine",
Year = "2014",
Journal = "International Conference on Information Science, Electronics and Electrical Engineering",
DOI = "10.1109/InfoSEEE.2014.6947759",
}
@article{Paper_45,
Author = "Mustafa Seçkin DURMUŞ",
Title = "A control and automation engineering approach to railway interlocking system design",
Year = "2014",
}
@article{Paper_46,
Author = "Cinzia Bernardeschi  and  Luca Cassano  and  Andrea Domenici",
Title = "SRAM-based FPGA Systems for Safety-Critical Applications: A Survey on Design Standards and Proposed Methodologies",
Year = "2015",
Journal = "Journal of Computer Science and Technology",
}
@article{Paper_47,
Author = "Giulio Corradi  and  Romuald Girardey  and  Jürgen Becker",
Title = "Xilinx tools facilitate development of FPGA Applications for IEC61508",
Year = "2012",
Journal = "NASA/ESA Conference on Adaptive Hardware and Systems (AHS)",
DOI = "10.1109/AHS.2012.6268669",
}
@article{Paper_48,
Author = "Yoshihiro Ichinomiya  and  Shiro Tanoue  and  Motoki Amagasaki  and  Masahiro Iida  and  Morihiro Kuga  and  Toshinori Sueyoshi",
Title = "Improving the Robustness of a Softcore Processor against SEUs by using TMR and Partial Reconfiguration",
Year = "2010",
Journal = "IEEE Annual International Symposium on Field-Programmable Custom Computing Machines",
DOI = "10.1109/FCCM.2010.16",
}
@article{Paper_49,
Author = "Jahanzeb Anwer  and  Marco Platzner  and  Sebastian Meisner",
Title = "FPGA Redundancy Configurations: An Automated 
Design Space Exploration",
Year = "2014",
Journal = "IEEE International Parallel & Distributed Processing Symposium Workshops",
DOI = "10.1109/IPDPSW.2014.37",
}
@article{Paper_50,
Author = "T. Tamandl  and  P. Preininger",
Title = "Online Self Tests for Microcontrollers in Safety Related Systems",
Year = "2007",
Journal = "IEEE International Conference on Industrial Informatics",
DOI = "10.1109/INDIN.2007.4384745",
}
@article{Paper_51,
Author = "Andrzej Lewiński  and  Katarzyna Trzaska–Rycaj",
Title = "The Safety Related Software for Railway Control with Respect to Automatic Level Crossing Signaling System",
Year = "2010",
Journal = "International Conference on Transport Systems Telematics",
}
@article{Paper_52,
Author = "Haifeng Wang  and  Chunhai Gao  and  Shuo Liu",
Title = "Model-based Software Development for Automatic 
Train Protection System",
Year = "2009",
Journal = "Asia-Pacific Conference on Computational Intelligence and Industrial Applications (PACIIA)",
DOI = "10.1109/PACIIA.2009.5406387",
}
@article{Paper_53,
Author = "Mustafa Seçkin Durmuş  and  Oytun Eriş  and  Uğur Yildirim  and  Mehmet Turan Söylemez",
Title = "A New Voting Strategy in Diverse Programming for Railway Interlocking Systems",
Year = "2011",
Journal = "International Conference on Transportation, Mechanical, and Electrical Engineering (TMEE)",
DOI = "10.1109/TMEE.2011.6199304",
}
@article{Paper_54,
Author = "Eui-jin Joung  and Kyung-ho Shin",
Title = "Suggestions of Development Methodology for Railway Software",
Year = "2008",
Journal = "International Technical Conference on Circuits/Systems, Computers and Communications",
}
@article{Paper_55,
Author = "Chris George  and  Anne Haxthausen",
Title = "The logic of the RAISE specification language",
Year = "2003",
Journal = "Computing and Informatics",
DOI = "10.1007/978-3-540-74107-7_7",
}
@article{Paper_56,
Author = "John C. Knight",
Title = "Safety Critical Systems: Challenges and Directions",
Year = "2002",
Journal = "International Conference on Software Engineering (ICSE)",
}
@article{Paper_57,
Author = "Nuno Silva  and  Rui Lopes    ",
Title = "Practical Experiences with real-world systems: Security in the World of Reliable and Safe Systems",
Year = "2013",
Journal = "Annual IEEE/IFIP Conference on Dependable Systems and Networks Workshop (DSN-W)",
DOI = "10.1109/DSNW.2013.6615515",
}
@article{Paper_58,
Title = "Aplicacion de normativa CENELEC a desarrollo y explotacion de material rodante",
}
@article{Paper_59,
Author = "Stefano Bacherini  and  Simone Bianchi  and  Leonardo Capecchi  and  Carlo Becheri  and  Alessandro Felleca  and  Alessandro Fantechi  and  Emilio Spinicci",
Title = "Modelling a Railway Signalling System using SDL",
}
@article{Paper_60,
Title = "Model Driven Engineering of railway control systems with the openETCS process",
Year = "2014",
}
@article{Paper_61,
Author = "Henrik Jonsson  and  Stig Larsson  and  Sasikumar Punnekkat ",
Title = "Agile Practices in Regulated Railway Software Development",
Year = "2012",
Journal = "International Symposium on Software Reliability Engineering Workshops",
DOI = "10.1109/ISSREW.2012.80",
}
@article{Paper_62,
Author = "Mustafa Seckin Durmus  and  Shigemasa Takai  and  Mehmet Turan Soylemez",
Title = "Decision-Making Strategies in Fixed-Block Railway Signaling Systems: A Discrete Event Systems Approach",
Year = "2015",
Journal = "EEJ Transactions on Electrical and Electronic Engineering",
DOI = "10.1002/tee.22052",
}
@article{Paper_63,
Author = "G. Pinter  and  Z. Micskei  and  I. Majzik",
Title = "Supporting design and development of safety critical applications by model based tools",
Year = "2009",
}
@article{Paper_64,
Author = "Mustafa Seçkin Durmuş  and  Uğur Yildirim  and  Mehmet Turan Söylemez",
Title = "Application of Functional Safety on Railways Part I: Modelling & Design",
Year = "2011",
Journal = "Asian Control Conference (ASCC)",
}
@article{Paper_65,
Author = "Uğur Yildirim  and  Mustafa Seçkin Durmuş  and  Mehmet Turan Söylemez",
Title = "Application of Functional Safety on Railways Part II: Software Development",
Year = "2011",
Journal = "Asian Control Conference (ASCC)",
}
@article{Paper_66,
Title = "Design and RAMS analysis of railway interlocking systems using formal methods",
Year = "2013",
}
@article{Paper_67,
Author = "Andrea Ceccarelli  and  Istvan Majzik  and  Danilo Iovino  and  Fausto Caneschi  and  Gergely Pinter  and  Andrea Bondavalli ",
Title = "A Resilient SIL 2 Driver Machine Interface for Train Control Systems",
Year = "2008",
Journal = "International Conference on Dependability of Computer Systems DepCoS-RELCOMEX",
DOI = "10.1109/DepCoS-RELCOMEX.2008.33",
}
@article{Paper_68,
Author = "Detlef Streitferdt  and  Armin Zimmermann  and  Jörg Schaffner  and  Michael Kallenbach ",
Title = "Component-Wise Software Certification for Safety-Critical Embedded Devices",
Year = "2017",
Journal = "nnual Industrial Automation and Electromechanical Engineering Conference (IEMECON)",
DOI = "10.1109/IEMECON.2017.8079584",
}
@article{Paper_69,
Author = "Tom Mens  and  Jeff Magee  and  Bernhard Rumpe",
Title = "Evolving software architecture descriptions of critical systems",
Year = "2010",
Journal = "IEEE Computer Society",
}
@article{Paper_70,
Title = "UNE-EN 50128",
Year = "2002",
}
@article{Paper_71,
Title = "IEC 61508-1-2010",
Year = "2010",
}
@article{Paper_72,
Title = "IEC 61508-2-2010",
Year = "2010",
}
@article{Paper_73,
Title = "IEC 61508-3-2010",
Year = "2010",
}
@article{Paper_74,
Title = "IEC 61508-4-2010",
Year = "2010",
}
@article{Paper_75,
Title = "IEC 61508-5-2010",
Year = "2010",
}
@article{Paper_76,
Title = "IEC 61508-6-2010",
Year = "2010",
}
@article{Paper_77,
Title = "IEC 61508-7-2010",
Year = "2010",
}
@article{Paper_78,
Author = "Qamar Mahboob  and  Enrico Zio",
Title = "Handbook of RAMS in railway systems theory and practice",
Year = "2018",
}
@article{Paper_79,
Author = "Shiladitya Ghosh  and  Arindam Das  and  Nirvik Basak  and  Pallab Dasgupta  and  Alok Katiyar",
Title = "Formal Methods for Validation and Test Point Prioritization in Railway Signaling Logic",
Year = "2017",
Journal = "IEEE Transactions on Intelligent Transportation Systems",
DOI = "10.1109/TITS.2016.2586512",
}
@article{Paper_80,
Author = "Aniqa Rehman  and  Saba Latif  and  Nazir Ahmad Zafar",
Title = "Automata Based Railway Gate Control System at Level Crossing",
Year = "2019",
Journal = "International Conference on Communication Technologies (ComTech)",
DOI = "10.1109/COMTECH.2019.8737833",
}
@article{Paper_81,
Author = "Simon Chadwick  and  Phillip James  and  Markus Roggenbach  and  Tom Wetner",
Title = "Formal Methods for Industrial Interlocking Verification",
Year = "2018",
Journal = "International Conference on Intelligent Rail Transportation (ICIRT)",
DOI = "10.1109/ICIRT.2018.8641579",
}
@article{Paper_82,
Author = "B. Aristyo  and  K. Pradityo  and  T.A. Tamba  and  Y.Y. Nazaruddin  and  A. Widyotriatmo",
Title = "Model Checking-based Safety Verification of a Petri Net Representation of Train Interlocking Systems",
Year = "2018",
Journal = "Annual Conference of the Society of Instrument and Control Engineers of Japan (SICE)",
DOI = "10.23919/SICE.2018.8492661",
}
@article{Paper_83,
Author = "Quentin Cappart  and  Christophe Limbrée  and  Pierre Schaus  and  Jean Quilbeuf  and  Louis-Marie Traonouez  and  Axel Legay",
Title = "Verification of Interlocking Systems Using Statistical Model Checking",
Year = "2017",
Journal = "International Symposium on High Assurance Systems Engineering (HASE)",
DOI = "10.1109/HASE.2017.10",
}
@article{Paper_84,
Author = "Qinghong Qu",
Title = "Research on Life Evaluation of Computer Interlocking System Based on Neural Network",
Year = "2018",
Journal = "International Conference on Sensing,Diagnostics, Prognostics, and Control (SDPC)",
DOI = "10.1109/SDPC.2018.8664937",
}
@article{Paper_85,
Author = "Jacek Mocki  and  Ljubo Vlacic",
Title = "Railway interlocking process - Building a base for formal methods",
Year = "2013",
Journal = "IEEE International Conference on Intelligent Rail Transportation Proceedings",
DOI = "10.1109/ICIRT.2013.6696284",
}
@article{Paper_86,
Author = "GuangWu Chen  and  DuoWang Fan  and  JuHua Yang",
Title = "Research and Implementation of Fault-Tolerant Computer Interlocking System",
Year = "2010",
Journal = "International Conference on Computational Intelligence and Software Engineering",
DOI = "10.1109/CISE.2010.5676767",
}
@article{Paper_87,
Author = "Mehmet T. Söylemez and  Mustafa S. Durmuş and  Uğur Yıldırım and  Serhat Türk and  Arcan Sonat",
Title = "The Application of Automation Theory to Railway Signalization Systems: The Case of Turkish National Railway Signalization Project",
Year = "2011",
Journal = "IFAC World Congress",
DOI = "10.3182/20110828-6-IT-1002.03755",
}
@article{Paper_88,
Author = "Uğur Yildirim and  Mustafa Seçkin Durmus  and  Mehmet Turan Söylemez",
Title = "Fail-Safe Signalization and Interlocking Design for a Railway Yard: An Automation Petri Net Approach",
Year = "2010",
Journal = "International Symposium on Intelligent and Manufacturing Systems",
}
@article{Paper_89,
Author = "Bidhan Malakar  and   B.K. Roy",
Title = "Railway Fail-Safe Signalization and Interlocking  Design Based On Automation Petri Net",
Year = "2014",
Journal = "International Conference on Information Communication and Embedded Systems ",
DOI = "10.1109/ICICES.2014.7034154",
}
@article{Paper_90,
Title = "Fail-Safe Signalization Design for a Railway Yard: A Level Crossing Case",
Year = "2010",
Journal = "IFAC World Congress",
DOI = "10.3182/20100830-3-DE-4013.00056",
}
@article{Paper_91,
Title = "Triple module redundancy design techniques for Virtex FPGAs",
Year = "2001",
}
@article{Paper_92,
Author = "F.L. Kastensmidt  and  L. Sterpone  and  L. Carro  and  M.S. Reorda",
Title = "On the optimal design of triple modular redundancy logic for SRAM-based FPGAs",
Year = "2005",
Journal = "Design, Automation and Test in Europe",
DOI = "10.1109/DATE.2005.229",
}
@article{Paper_93,
Author = "Muhammet Ali Nur Oz and  Ibrahim Sener and  Ozgür Turay Kaymakcı and  Ilker Ustoğlu and  Galip Cansever",
Title = "Topology Based Automatic Formal Model Generation for Point Automation Systems",
Year = "2015",
Journal = "Informartion technology and control",
DOI = "10.5755/j01.itc.44.1.7382",
}
@article{Paper_94,
Author = "Lidong Zhang",
Title = "Railway Signal Interlocking Logic Simulation System",
Year = "2019",
Journal = "International Conference on Control and Computer Vision",
DOI = "10.1145/3341016.3341017",
}
@article{Paper_95,
Author = "Wai Wong ",
Title = "A Simple Graph Theory and Its Application in Railway Signalling ",
Year = "2002",
Journal = "International Workshop on the HOL Theorem Proving System and Its Applications",
DOI = "10.1109/HOL.1991.596304",
}
@article{Paper_96,
Author = "Dong Wang and Xiangxian Chen and Hai Huang",
Title = "A graph theory based new approach to route location in railway interlocking",
Year = "2013",
Journal = "Computers & Industrial Engineering",
DOI = " 10.1016/j.cie.2013.09.019",
}
@article{Paper_97,
Author = "Inge Bethke",
Title = "Selecting sets of disjoint paths in a railway graph",
Year = "2005",
Journal = "Graduate project",
}
@article{Paper_98,
Title = "All Aboard with Xilinx Exploring the Future of Trains and Railways",
Year = "2020",
}
@article{Paper_99,
Title = "Railway and Industry Business Expertise",
Year = "2020",
}
@article{Paper_100,
Title = "SOC for Railway Train&Railways",
Year = "2020",
}
@article{Paper_101,
Author = "Mark Bosschaart  and  Egidio Quaglietta  and  Bob Janssen  and  Rob M. P. Goverde",
Title = "Efficient formalization of railway interlocking data in RailML",
Year = "2015",
Journal = "Information Systems",
DOI = "10.1016/j.is.2014.11.007",
}
@article{Paper_102,
Author = "Morten P. Lindegaard  and  Peter Viuf  and  Anne E. Haxthausen",
Title = "Modelling Railway Interlocking system",
Year = "2000",
Journal = "IFAC Control in Transportation Systems",
DOI = "10.1016/S1474-6670(17)38143-0",
}
@article{Paper_103,
Title = "IRS 30110 -RailTopoModel - Railway infrastructure topological model",
Year = "2016",
}
@article{Paper_104,
Title = "Normas para los cruces entre caminos y vias ferreas",
}
@article{Paper_105,
Title = "Arty Evaluation Board Tutorial LwIP Applications for the Arty Evaluation Board",
Year = "2015",
}
@article{Paper_106,
Title = "Using railML for Exchanging Timetable Data",
Year = "2017",
}
@article{Paper_107,
Author = "Shiladitya Ghosh  and  Arindam Das  and  Nirvik Basak  and  Pallab Dasgupta  and  Alok Katiyar ",
Title = "Formal Methods for Validation and Test Point Prioritization in Railway Signaling Logic",
Year = "2016",
Journal = "IEEE Transactions on intelligent transportation systems",
DOI = "10.1109/TITS.2016.2586512",
}
@article{Paper_108,
Author = "Arindam Das  and  Manoj Kumar Gangwar  and  Devleena Ghosh  and  Chittaranjan Mandal  and  Anirban Sengupta  and  M. Mubashshir Waris",
Title = "Automatic Generation of Route Control Chart From Validated Signal Interlocking Plan",
Year = "2020",
Journal = "IEEE Transactions on intelligent transportation systems",
DOI = "10.1109/TITS.2020.2993794",
}
@article{Paper_109,
Author = "Michael Huber  and  Steve King",
Title = "Towards an Integrated Model Checker for Railway Signalling Data",
Year = "2002",
Journal = "International Symposium of Formal Methods Europe",
}
@article{Paper_110,
Author = "A. Drozd  and  V. Kharchenko  and  A. Siora  and   V. Sklyar ",
Title = "Component-Based Safety-Oriented On-Line Testing of Digital Systems",
Year = "2010",
Journal = "Component-Based Safety-Oriented On-Line Testing of Digital Systems",
DOI = "10.1109/EWDTS.2010.5742122",
}
@article{Paper_111,
Author = "Julia Drozd  and  Alex Drozd  and  Svetlana Antoshchuk  and  Vyacheslav Kharchenko",
Title = "Natural development of the resources in design and testing of the computer systems and their components",
Year = "2013",
Journal = "International Conference on Intelligent Data Acquisition and Advanced Computing Systems (IDAACS)",
DOI = "10.1109/IDAACS.2013.6662656",
}
@article{Paper_112,
Author = "Ievgenii Bakhmach  and  Vyacheslav Kharchenko  and  Alexander Siora  and  Volodymyr Sklyar  and  Anton Andrashov",
Title = "Experience of I&C systems modernization using FPGA technology",
Year = "2010",
Journal = "American Nuclear Society International Topical Meeting on Nuclear Plant Instrumentation, Control and Human-Machine Interface",
}
@article{Paper_113,
Author = "D. Sabena  and  L. Sterpone  and  Mario Schölzel  and  Tobias Koal  and  H.T. Vierhaus  and  S. Wong  and  R. Glein and  F. Rittner and  C. Stender  and  M. Porrmann and  J. Hagemeyer",
Title = "Reconfigurable High Performance Architectures: How much are they ready for safety-critical applications?",
Year = "2014",
Journal = "IEEE European Test Symposium (ETS)",
DOI = "10.1109/ETS.2014.6847820",
}
@article{Paper_114,
Author = "A. Drozd  and  V. Kharchenko  and  S. Antoshchuk  and   J. Sulima  and  M. Drozd",
Title = "Checkability of the Digital Components in Safety-Critical Systems: Problems and Solutions",
Year = "2011",
Journal = "East-West Design & Test Symposium (EWDTS)",
DOI = "10.1109/EWDTS.2011.6116606",
}
@article{Paper_115,
Author = "M. Drozd  and  A. Drozd",
Title = "Safety-Related Instrumentation and Control Systems and a Problem of the Hidden Faults",
Year = "2014",
Journal = "International Conference on Digital Technologies (DT)",
DOI = "10.1109/DT.2014.6868692",
}
@article{Paper_116,
Author = "A. Drozd  and  V. Kharchenko  and  S. Antoshchuk  and  J. Drozd  and  M. Lobachev  and  J. Sulima
",
Title = "The Use of Natural Resources for Increasing a Checkability of the Digital Components in Safety-Critical Systems",
Year = "2013",
Journal = "East-West Design & Test Symposium (EWDTS)",
DOI = "10.1109/EWDTS.2013.6673209",
}
@article{Paper_117,
Author = "Chang-Kuo Chen",
Title = "A Petri net design of FPGA-based controller for a class of nuclear I&C systems",
Year = "2011",
Journal = "Institute of Nuclear Energy Research",
DOI = "10.1016/j.nucengdes.2011.04.004",
}
@article{Paper_118,
Author = "Ievgenii Bakhmach  and  Vyacheslav Kharchenko  and  Alexander Siora  and  Volodymyr Sklyar  and  Victor Tokarev",
Title = "Advanced I&C systems for NPPS based on FPGA technology:European experience",
Year = "2009",
Journal = "International Conference on Nuclear Engineering",
}
@article{Paper_119,
Author = "Vyacheslav Kharchenko",
Title = "Diversity for Safety and Security of Embedded and Cyber Physical Systems:Fundamentals Review and Industrial Cases",
Year = "2016",
Journal = "Biennial Baltic Electronics Conference (BEC)",
DOI = "10.1109/BEC.2016.7743719",
}
@article{Paper_120,
Author = "Julia Drozd  and  Oleksandr Drozd  and  Svetlana Antoshchuk  and  Alex Kushnerov  and  Valery Nikul",
Title = "Effectiveness of Matrix and Pipeline FPGA-Based Arithmetic Components of Safety-Related Systems",
Year = "2015",
Journal = "International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS)",
DOI = "10.1109/IDAACS.2015.7341410",
}
@article{Paper_121,
Author = "V. Kharchenko  and  E. Babeshko  and  V. Sklyar  and  A. Siora  and  V. Tokarev",
Title = "Combined Implementation of Dependability Analysis Techniques for NPP I&C Systems Assessment",
Year = "2011",
Journal = "Energy and Power Engineering",
}
@article{Paper_122,
Author = "Volodymyr Sklyar  and  Vyacheslav Kharchenko  and  Alexander Siora  and  Sergey Malokhatko  and  Victor Golovir  and  Yuriy Beliy",
Title = "Reliability and Availability Analysis of FPGA-based Instrumentation and Control Systems",
Year = "2011",
Journal = "International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM)",
}
@article{Paper_123,
Author = "Anton Andrashov  and  Vyacheslav Kharchenko  and  Volodymir Sklyar  and  Alexander Siora  and  Lubov Reva",
Title = "Verification of FPGA-based NPP I&C systems: general approach and techniques",
Year = "2011",
Journal = "International Conference on Nuclear Engineering",
}
@article{Paper_124,
Author = "V. Kharchenko  and  V. Sklyar  and  O. Odarushchenko  and  A. Ivasuyk",
Title = "Fault-Injection Testing: FIT-Ability, Optimal Procedure and Tool for FPGA-Based Systems SIL Certification",
Year = "2013",
Journal = "East-West Design & Test Symposium (EWDTS)",
DOI = "10.1109/EWDTS.2013.6673129",
}
@article{Paper_125,
Author = "Vyacheslav Kharchenko  and  Alexander Siora  and  Volodymyr Sklyar  and  Andriy Volkoviy  and  Volodymyr Bezsaliy",
Title = "Multi-diversity versus common cause failures: FPGA-based multi-version NPP I&C systems",
Year = "2010",
Journal = "International Topical Meeting on Nuclear Plant Instrumentation, Control, and Human-Machine Interface Technologies (NPIC & HMIT)",
}
@article{Paper_126,
Author = "Vyacheslav S. Kharchenko  and  Vyacheslav S. Kharchenko  and  Alexandr A. Siora  and  Vladimir V. Sklyar  and  Viktor I. Tokarev",
Title = "Diversity-oriented FPGa-based NPP I&C systems: safety assesment, development, implementation",
Year = "2010",
Journal = "International Conference on Nuclear Engineering",
DOI = "10.1115/ICONE18-29754",
}
@article{Paper_127,
Author = "Alexander Siora  and  Volodymyr Sklyar  and  Yuriy Rozen  and  Svetlana Vinogradskaya  and  Svetlana Vinogradskaya",
Title = "Licensing principles of FPGA-based NPP I&C systems",
Year = "2009",
Journal = "International Conference on Nuclear Engineering",
DOI = "10.1115/ICONE17-75270",
}
@article{Paper_128,
Author = "G. Y. Park  and  C. H. Jung  and  D. I. Kim",
Title = "A Study on the Verification and Validation of Programmable Logic Component in A Nuclear Power Plant",
Year = "2007",
Journal = "Korean Nuclear Society",
}
@article{Paper_129,
Author = "A. Fernández-León  and  A. Pouponnot  and  S. Habinc",
Title = "ESA FPGA Task Force: Lessons Learned",
}
@article{Paper_130,
Author = "G.Y. Park  and  Y.J. Yu  and  H. T. Kim  and  Y.I. Kwon  and  H.S. Park  and  C. H. Jeong",
Title = "Regulatory Issues on Using Programmable Logic Device in Nuclear Power Plants",
Year = "2012",
Journal = "Korean Nuclear Society",
}
@article{Paper_131,
Author = "Cinzia Bernardeschi  and  Luca Cassano  and  Andrea Domenici",
Title = "SRAM-Based FPGA Systems for Safety-Critical Applications: A Survey on Design Standards and Proposed Methodologies",
Year = "2013",
Journal = "Journal of Computer Science and Technology",
DOI = "10.1007/s11390-015-1530-5",
}
@article{Paper_132,
Author = "Manoj Kumar  and  Ashutosh Kabra  and  G. Karmakar  and  P.P Marathe",
Title = "A Review of Defences against Common Cause Failures in Reactor Protection Systems",
Year = "2015",
Journal = "International Conference on Reliability, Infocom Technologies and Optimization (ICRITO)",
DOI = "10.1109/ICRITO.2015.7359232",
}
@article{Paper_133,
Author = "Algirdas Avizienis  and  Jean-Claude Laprie  and  Brian Randell  and  Carl Landwehr",
Title = "Basic Concepts and Taxonomy of Dependable and Secure Computing",
Year = "2004",
Journal = "IEEE Transactions on Dependable and Secure Computing",
DOI = "10.1109/TDSC.2004.2",
}
@article{Paper_134,
Author = "Vyacheslav Kharchenko  and  Vladimir Sklyar  and  Andriy V. Volkoviy",
Title = "Defence-in-Depth and Diversity Analysis of FPGA-Based NPP I&C Systems: Conception, Technique and Tool",
Year = "2012",
Journal = "International Conference on Nuclear Engineering and the ASME",
DOI = "10.1115/ICONE20-POWER2012-54349",
}
@article{Paper_135,
Author = "Bjørnar Luteberget  and  Christian Johansen",
Title = "Efficient verification of railway infrastructure designs against standard regulations",
Year = "2017",
DOI = "10.1007/s10703-017-0281-z",
}
@article{Paper_136,
Author = "Durmuş and  M. S.  and  Takai and  S.  and  Söylemez and  M. T. ",
Title = "Fault Diagnosis in Fixed-Block Railway Signaling Systems: A DiscreteEvent Systems Approach",
Year = "2014",
Journal = "EEJ Transactions on electrical and electronic engineering",
DOI = "10.1002/tee.22001",
}
@article{Paper_137,
Author = "Muhammed Ali Nur Oz  and  Ibrahim Sener  and  Ozgur Turay Kaymakci  and   Ilker Ustoglu  and  Galip Cansever
",
Title = "A Tool for Automatic Formal Modeling of Railway Interlocking Systems",
Year = "2015",
Journal = "International Conference on Computer as a Tool (EUROCON)",
DOI = "10.1109/EUROCON.2015.7313752",
}
@article{Paper_138,
Author = "Antonio Hernando  and  Roberto Maestre  and  Eugenio Roanes-Lozano",
Title = "A New Algebraic Approach to Decision Making in a RailwayInterlocking System Based on Preprocess",
Year = "2018",
Journal = "Mathematical Problems in Engineering ",
DOI = "10.1155/2018/4982974",
}
@article{Paper_139,
Author = "Jing Liu  and  Yan Zhang  and  Jiazhen Han  and  Jifeng He  and  Junfeng Sun  and  Tingliang Zhou",
Title = "Intelligent Hazard-Risk Prediction Modelfor Train Control Systems",
Year = "2020",
Journal = "IEEE Transactions on intelligent transportation systems",
DOI = "10.1109/TITS.2019.2945333",
}
@article{Paper_140,
Author = "Stefan Bischof  and  Gottfried Schenner",
Title = "Towards a Railway Topology Ontology toIntegrate and Query Rail Data Silos",
Journal = "International Semantic Web Conference",
}
@article{Paper_141,
Author = "Tao Ye and  Xi Zhang and  Yi Zhang and  Jie Liu",
Title = "Railway Traffic Object Detection Using DifferentialFeature Fusion Convolution Neural Network",
Year = "2020",
Journal = "IEEE Transactions on intelligent transportation systems",
DOI = "10.1109/TITS.2020.2969993",
}
@article{Paper_142,
Author = "Genfeng Liu  and  Zhongsheng Hou",
Title = "Adaptive Iterative Learning Control for SubwayTrains Using Multiple-Point-Mass DynamicModel Under Speed Constraint",
Year = "2020",
Journal = "IEEE Transactions on intelligent transportation systems",
DOI = "10.1109/TITS.2020.2970000",
}
@article{Paper_143,
Title = "Feasibility study RailTopoModel",
Year = "2013",
Journal = "International Union of Railways",
}
@article{Paper_144,
Author = "Adam Hlubuček",
Title = "RailTopoModel and RailML3 in overall context",
Year = "2017",
Journal = "Acta Polytechnica CTU Proceedings",
DOI = "10.14311/APP.2017.11.0016",
}
@article{Paper_145,
Author = "Jaromír Široký  and  Petr Nachtigall  and  Erik Tischer  and  Jozef Gašparík",
Title = "Simulation of Railway Lines with a Simplified Interlocking System",
Year = "2021",
Journal = "MDPI",
DOI = "10.3390/su13031394",
}
@article{Paper_146,
Title = "IRS 30100",
Year = "2016",
Journal = "International Union of Railways",
}
@article{Paper_147,
Author = "Akram Idani  and  Yves Ledru  and  German Vega",
Title = "Alliance of model-driven engineering with a proof-based formal",
Year = "2020",
Journal = "Innovations in Systems and Software Engineering",
DOI = "10.1007/s11334-020-00366-3",
}
@article{Paper_148,
Title = "Reliability, Safety and Security of railway systems",
Year = "2016",
Journal = "First International Conference, RSSRail 2016",
}
@article{Paper_149,
Author = "Chen Zheng  and  Samir Assaf  and  Benoît Eynard",
Title = "Towards modelling and standardisation techniques for railway infrastructure",
Year = "2018",
Journal = "Product Lifecycle Management and the Industry of the Future",
DOI = "10.1007/978-3-319-72905-3_23",
}
@article{Paper_150,
Author = "Simon Busard and   Quentin Cappart  and  Christophe Limbree  and  Charles Pecheur  and  Pierre Schaus",
Title = "Verification of railway interlocking systems",
Year = "2015",
Journal = "International Workshop on Engineering Safety and Security Systems",
DOI = "10.4204/EPTCS.184.2",
}
@article{Paper_151,
Title = "Handbook of RAMS in railway systems theory and practice",
}
@article{Paper_151,
Author = "Alessio Ferrari and  Franco Mazzanti and  Davide Basile and  Maurice ter Beek and  ",
Title = "Systematic Evaluation and Usability Analysis of Formal Tools for Railway System
Design",
Year = "2021",
Journal = "IEEE Transactions On Software Engineering",
DOI = "10.13140/RG.2.2.28040.96007",
}
@article{Paper_152,
Author = "Mahendrini Fernando Ariyachandra and  Ioannis Brilakis",
Title = "Application of Railway Topology for the Automated Generation of Geometric Digital Twins of Railway Masts",
Year = "2021",
Journal = "European Conference on Product & Process Modelling",
DOI = "10.1201/9781003191476-52",
}
@article{Paper_153,
Author = "Andrew Nash and  Daniel Huerlimann and  Joerg Schuette and Vasco Paul Krauss",
Title = "RailML – A standard data interface for railroad applications",
Year = "2004",
Journal = "Comprail",
}
@article{Paper_154,
Author = "Alexei Iliasov and  Dominic Taylor and  Linas Laibinis and  Alexander Romanovsky",
Title = "Practical Verification of Railway Signalling Programs",
Year = "2022",
Journal = "IEEE Transactions on Dependable and Secure Computing",
DOI = "10.1109/TDSC.2022.3141555",
}
@article{Paper_155,
Author = "Tim Gonschorek and  Ludwig Bedau and  Frank Ortmeier",
Title = "Automatic Model-based Verification of Railway Interlocking Systems using Model Checking",
Year = "2018",
Journal = "Proceedings of ESREL",
}



##############################################################################

@book{INTERLOCKING_1,
   publisher = "Network Rail Company Standard ",
   title = "Interlocking Principles (Former Railway Group Standard GK/RT0060)",
   series = "NR/L2/SIG/30009/GKRT0060, Issue 2",
   year = "2015",
}

@book{IEC,
   publisher = "International Standard",
   title = "IEC 61508-7:2010 
Functional safety of electrical/electronic/programmable electronic safety-related systems - Part 7: Overview of techniques and measures ",
   %series = "NR/L2/SIG/30009/GKRT0060, Issue 2",
   year = "2010",
}

@online{INTERLOCKING_2,
    author    = "Francis How",
    title     = "Interlocking, back to basic",
    url       = "https://www.irse.org/Qualifications-Careers/Exam-Support-Resources/Module-A",
    urldate   = {2022-13-02}, 
    year      = 2022,
}

@article{SIGNALLING_1,
  author =       "Lidong Zhang",
  title =        "Railway Signal Interlocking Logic Simulation System",
  journal =      "Proceedings of the 2nd International Conference on Control and Computer Vision",
  year =         "2019",
  DOI =          "https://doi.org/10.1145/3341016.3341017",
}

@article{SIGNALLING_2,
  author =       "Alexei Iliasov and Alexander Romanovsky",
  title =        "Formal Analysis of Railway Signalling Data",
  journal =      "IEEE 17th International Symposium on High Assurance Systems Engineering (HASE)",
  year =         "2016",
  DOI =          "https://doi.org/10.1109/HASE.2016.44",
}

@article{SIGNALLING_3,
  author =       "Alexei Iliasov and Alexander Romanovsky",
  title =        "SafeCap Domain Language for Reasoning about Safety and Capacity",
  journal =      "Workshop on Dependable Transportation Systems/Recent Advances in Software Dependability",
  year =         "2012",
  DOI =          "https://doi.org/10.1109/WDTS-RASD.2012.11",
}

@article{TABLES,
  author =       "Basri Tugcan Celebi and Ozgur Turay Kaymakci",
  title =        "Verifying the accuracy of interlocking tables for railway signalling systems using abstract state machines",
  journal =      "Journal of Modern Transportation",
  %volume =       "24",
  %pages =        "277--283",
  year =         "2016",
  DOI =          "https://doi.org/10.1007/s40534-016-0119-1",
}

@article{MODELS,
  author =       "Antonio Hernando and Roberto Maestre and Eugenio Roanes-Lozano",
  title =        "A New Algebraic Approach to Decision Making in a Railway Interlocking System Based on Preprocess",
  journal =      "Mathematical Problems in Engineering",
  year =         "2018",
  DOI =          "https://doi.org/10.1155/2018/4982974",
}

@article{GRAPH_1,
  author =       "Eugenio Roanes-Lozano and Luis M. Laita",
  title =        "An applicable topology independent model for railway interlocking systems",
  journal =      "Mathematics and Computers in Simulation (MATCOM)",
  year =         "1998",
  %number =       "1--2",
  %volume =       "45",
  %pages =        "175--183",
  DOI =          "https://doi.org/10.1016/S0378-4754(97)00093-1",
}

@article{GRAPH_2,
  author =       "Michele Banci and Alessandro Fantechi",
  title =        "Geographical Versus Functional Modelling by Statecharts of Interlocking Systems",
  journal =      "Electronic Notes in Theoretical Computer Science",
  year =         "2005",
  %number =       "6",
  %volume =       "133",
  %pages =        "3--19",
  DOI =          "https://doi.org/10.1016/j.entcs.2004.08.055",
}

@article{GRAPH_3,
  author =       "Fokko van Dijk and Wan Fokkink and Gea Kolk and Paul van de Ven and Bas van Vlijmen",
  title =        "EURIS, a Specification Method for Distributed Interlockings",
  journal =      "Lecture Notes in Computer Science",
  year =         "1998",
  %number =       "6",
  %volume =       "133",
  %pages =        "296--305",
  DOI =          "https://doi.org/10.1007/3-540-49646-7_23",
}

@article{GRAPH_4,
  author =       "Wai Wong",
  title =        "A Simple Graph Theory And Its Application In Railway Signaling",
  journal =      "International Workshop on the HOL Theorem Proving System and Its Applications",
  year =         "2002",
  %number =       "6",
  %volume =       "133",
  %pages =        "395--409",
  DOI =          "https://doi.org/10.1109/HOL.1991.596304",
}

@article{GRAPH_4_ROUTES,
  author =       "Dong Wang and Xiangxian Chen and Hai Huang",
  title =        "A graph theory-based approach to route location in railway interlocking",
  journal =      "Computers \& Industrial Engineering",
  year =         "2013",
  %number =       "4",
  %volume =       "66",
  %pages =        "791--799",
  DOI =          "https://doi.org/10.1016/j.cie.2013.09.019",
}

@article{SIMULATION,
  author =       "Jaromir siroky and Petr Nachtigall and Erik Tischer and Jozef Gasparik",
  title =        "Simulation of Railway Lines with a Simplified Interlocking System",
  journal =      "Innovative and Sustainable Management of International Shipment Flow: Opportunities and Challenges",
  year =         "2021",
  %number =       "3",
  %volume =       "13",
  %pages =        "1394",
  DOI =          "https://doi.org/10.3390/su13031394",
}

@article{SIMULINK,
  author =       "Alessio Ferrari, Alessandro Fantechi, Gianluca Magnani and Matteo Tempestini",
  title =        "The Metro Rio case study",
  journal =      "Sci. Comput. Program",
  year =         "2013",
  %number =       "3",
  %volume =       "13",
  %pages =        "1394",
  %DOI =          "https://doi.org/10.3390/su13031394",
}

@article{TOOLS1,
  author =       "Alessio Ferrari, Franco Mazzanti and Maurice H. ter Beek",
  title =        "Systematic Evaluation and Usability Analysis of Formal Methods Tools for Railway Signaling System Design",
  journal =      "IEEE Trans. Softw. Eng.",
  year =         "2013",
  %number =       "3",
  %volume =       "13",
  %pages =        "1394",
  %DOI =          "https://doi.org/10.3390/su13031394",
}

@article{TOOLS2,
  author =       "Alessio Ferrari, Franco Mazzanti and Alessandro Fantechi",
  title =        "Comparing Formal Tools for System Design: a Judgment Study",
  journal =      "In Proceedings of the 42nd International Conference on Software
Engineering",
  year =         "2020",
  %number =       "3",
  %volume =       "13",
  %pages =        "1394",
  %DOI =          "https://doi.org/10.3390/su13031394",
}

@article{FORMAL_METHODS,
  author =       "Alessio Ferrari and M. Beek and F. Mazzanti and D. Basile and A. Fantechi and S. Gnesi and Andrea Piattino and Daniele Trentini",
  title =        "Survey on Formal Methods and Tools in Railways: The ASTRail Approach",
  journal =      "Reliability, Safety, and Security of Railway Systems(RSSRail)",
  year =         "2019",
  %volume =       "11495",
  %pages =        "225--241",
  DOI =          "https://doi.org/10.1007/978-3-030-18744-6_15",
}

@article{FORMAL_NUSMV,
  author =       "Alessio Ferrari and Franco Mazzanti and Davide Basile and Maurice ter Beek",
  title =        "Systematic Evaluation and Usability Analysis of Formal Tools for Railway System Design",
  journal =      "IEEE Transactions On Software Engineering",
  year =         "2021",
  DOI =          "https://doi.org/10.13140/RG.2.2.28040.96007",
}

@article{NuMSV_2,
  author =       "Michael Huber and Steve King",
  title =        "Towards an Integrated Model Checker for Railway Signalling Data",
  journal =      "Proceedings in Formal Methods Europe",
  year =         "2002",
  %volume =       "2391",
  %pages =        "204--223",
  DOI =          "https://doi.org/10.1007/3-540-45614-7_12",
}

@article{NUMSV,
  author =       "Angelo Chiappini, Alessandro Cimatti, Luca Macchi and Berardino Vittorini",
  title =        "Formalization and validation of a subset of the European Train Control System",
  journal =      "Proceedings of the 32nd International Conference on Software Engineering",
  year =         "2010",
  %volume =       "2391",
  %pages =        "204--223",
  %DOI =          "https://doi.org/10.1007/3-540-45614-7_12",
}

@article{VV_1,
  author =       "Simon Chadwick and Phillip James and Markus Roggenbach and Tom Wetner",
  title =        "Formal Methods for Industrial Interlocking Verification",
  journal =      "International Conference on Intelligent Rail Transportation(ICIRT)",
  year =         "2018",
  %volume =       "2391",
  %pages =        "1--5",
  DOI =          "https://doi.org/10.1109/ICIRT.2018.8641579",
}

@article{VV_2,
  author =       "Jérome Falampin and Hung Le-Dang and Michael Leuschel and Mikael Mokrani and Daniel Plagge",
  title =        "Improving Railway Data Validation with ProB",
  journal =      "Industrial Deployment of System Engineering Methods",
  year =         "2013",
  %volume =       "2391",
  %pages =        "27--32",
  DOI =          "https://doi.org/10.1007/978-3-642-33170-1_4",
}

@article{VV_3,
  author =       "Alexei Iliasov and Paulius Stankaitis and David Ebo Adjepon-Yamoah",
  title =        "Static Verification of Railway Schema and Interlocking Design Data",
  journal =      "Proceedings of Reliability, Safety, and Security of Railway Systems(RSSRail)",
  year =         "2016",
  %volume =       "2391",
  %pages =        "123--133",
  DOI =          "https://doi.org/10.1007/978-3-319-33951-1_9",
}

@article{VV_4,
  author =       "Alessio Ferrari and Maurice H. Ter Beek",
  title =        "Formal Methods in Railways: A Systematic Mapping Study",
  journal =      "ACM Computing Surveys",
  year =         "2023",
  %volume =       "55",
  %pages =        "1--37",
  DOI =          "https://doi.org/10.1145/3520480",
}


@article{VV_WITH_SAFECAP,
  author =       "Alexei Iliasov and Dominic Taylor and Linas Laibinis and Alexander Romanovsky",
  title =        "Formal Verification of Signalling Programs with SafeCap",
  journal =      "Proceedings of International Conference(SAFECOMP)",
  year =         "2018",
  %volume =       "2391",
  %pages =        "91--106",
  DOI =          "https://doi.org/10.1007/978-3-319-99130-6_7",
}

@article{VV_NUSMV_PYNUMSV,
  author =       "Simon Busard and Quentin Cappart and Christophe Limbree and Charles Pecheur and Pierre Schaus",
  title =        "Verification of railway interlocking systems",
  journal =      "International Workshopon Engineering Safety and Security Systems(ESSS)",
  year =         "2015",
  %volume =       "2391",
  %pages =        "19--31",
  DOI =          "https://doi.org/10.4204/EPTCS.184.2",
}

@article{VV_RailML,
  author =       "Bjornar Luteberget and Christian Johansen",
  title =        "Efficient verification of railway infrastructure designs against standard regulations",
  journal =      "Formal Methods in System Design",
  year =         "2018",
  %volume =       "52",
  %number =       "1",
  %pages =        "1--32",
  DOI =          "https://doi.org/10.1007/s10703-017-0281-z",
}

@article{B_METHOD_1,
  author =       "Patrick Behm and Paul Benoit and Alain Faivre and Jean-Marc Meynadier",
  title =        "A successful application of B in a large project",
  journal =      "Proceedings of World Congress on Formal Methods",
  year =         "1999",
  %volume =       "1708",
  %number =       "1",
  %pages =        "369--387",
  DOI =          "https://doi.org/10.1007/3-540-48119-2_22",
}

@article{B_METHOD_2,
  author =       "Frederic Badeau and Arnaud Amelot",
  title =        "Using B as a High Level Programming Language in an Industrial Project: Roissy VAL",
  journal =      "International Conference of B and Z Users",
  year =         "2005",
  %volume =       "3455",
  %number =       "1",
  %pages =        "334--354",
  DOI =          "https://doi.org/10.1007/11415787_20",
}

@article{B_METHOD_3,
  author =       "Michael Butler and Philipp Korner and Sebastian Krings and Thierry Lecomte and Michael Leuschel and Luis Fernando Mejia and Laurent Voisin",
  title =        "The First Twenty-Five Years of Industrial Use of the B-Method",
  journal =      "Formal Methods for Industrial Critical Systems",
  year =         "2020",
  %volume =       "12327",
  %number =       "1",
  %pages =        "189--209",
  DOI =          "https://doi.org/10.1007/978-3-030-58298-2_8",
}

@article{B_METHOD_4,
  author =       "Jean-Raymonmd Abrial",
  title =        "Formal Methods: Theory Becoming Practice",
  journal =      "L. Univers. Comput. Sci.",
  year =         "2007",
  %volume =       "12327",
  %number =       "1",
  %pages =        "189--209",
  %DOI =          "https://doi.org/10.1007/978-3-030-58298-2_8",
}

@article{SAFECAP_1,
  author =       "Tim Gonschorek and Ludwig Bedau and Frank Ortmeier",
  title =        "Automatic Model-based Verification of Railway Interlocking Systems using Model Checking",
  journal =      "Proceedings of ESREL 2018",
  year =         "2018",
  %volume =       "12327",
  %number =       "1",
  %pages =        "741--748",
  %DOI =          "https://doi.org/10.1007/978-3-030-58298-2_8",
}

@article{SAFECAP_2,
  author =       "Alexei Iliasov and Dominic Taylor and Linas Laibinis and Romanovsky, Alexander",
  title =        "Practical Verification of Railway Signalling Programs",
  journal =      "IEEE Transactions on Dependable and Secure Computing",
  year =         "2022",
  %volume =       "12327",
  %number =       "1",
  %pages =        "1--1",
  DOI =          "https://doi.org/10.1109/TDSC.2022.3141555",
}

@article{SAFECAP_3,
  author =       "Alexei Iliasov and Ilya Lopatkin and Alexander Romanovsky",
  title =        "The SafeCap Platform for Modelling Railway Safety and Capacity",
  journal =      "Proceedings of Computer Safety, Reliability and Security(SAFECOMP)",
  year =         "2013",
  %volume =       "12327",
  %number =       "1",
  %pages =        "130--137",
  DOI =          "https://doi.org/10.1007/978-3-642-40793-2_12",
}

@article{SAFECAP_4,
  author =       "Alexei Iliasov and Ilya Lopatkin and Alexander Romanovsky",
  title =        "Practical Formal Methods in Railways – The SafeCap Approach",
  journal =      "Proceedings of Reliable Software Technologies (Ada-Europe)",
  year =         "2014",
  %volume =       "12327",
  %number =       "1",
  %pages =        "177--192",
  DOI =          "https://doi.org/10.1007/978-3-319-08311-7_14",
}

@article{FPGA,
  author =       "Radek Dobias and Hana Kubatova",
  title =        "FPGA based design of the railway's interlocking equipments",
  journal =      "Euromicro Symposium on Digital System Design",
  year =         "2004",
  %volume =       "12327",
  %number =       "1",
  %pages =        "467--473",
  DOI =          "https://doi.org/10.1109/DSD.2004.1333312",
}

@online{RAILML_0,
    author    = "Railml.org",
    title     = "Home - railML.org",
    url       = "http://www.railml.org",
    urldate   = {2022-02-13}, 
    year      = 2022,
}

@online{GITHUB,
    author    = "Martín Nicolás Menéndez",
    title     = "Layouts analyzed with RNA",
    url       = "https://github.com/GICSAFePhD/RailML",
    urldate   = {2022-02-13}, 
    year      = 2022,
}

@article{RAILML_1,
  author =       "Mark Bosschaart and Egidio Quaglietta and Bob Janssen and Rob M.P. Goverde",
  title =        "Efficient formalization of railway interlocking data in RailML",
  journal =      "Information Systems",
  year =         "2015",
  %volume =       "49",
  %number =       "1",
  %pages =        "126--141",
  DOI =          "https://doi.org/10.1016/j.is.2014.11.007",
}

@book{RAILML_2,
  author =       "Chen Zheng and Samir Assaf and Benoit Eynard",
  title =        "Towards Modelling and Standardisation Techniques for Railway Infrastructure",
  %journal =      "Product Lifecycle Management and the Industry of the Future",
  year =         "2017",
  %volume =       "12327",
  %number =       "1",
  %pages =        "254--263",
  DOI =          "https://doi.org/10.1007/978-3-319-72905-3_23",
}

@article{RTM_RAILML3,
  author =       "Adam Hlubucek",
  title =        "RailTopoModel and RailML 3 in overall context",
  journal =      "Electronic Proceedings in Theoretical Computer Science",
  year =         "2017",
  volume =       "11",
  %number =       "1",
  %pages =        "19--31",
  DOI =          "https://doi.org/10.14311/APP.2017.11.0016",
}

@article{RAILML_5,
  author =       "Mark Bosschaart, Egidio Quaglietta and Rob M. P. Goverde",
  title =        "Efficient formalization of railway interlocking data in RailML",
  journal =      "Information Systems",
  year =         "2015",
  %volume =       "11",
  %number =       "1",
  %pages =        "19--31",
  DOI =          "https://doi.org/0.1016/j.is.2014.11.007",
}

@online{RAILAID,
    author    = "RaIL-AiD",
    title     = "Railway Infrastructure and Layour Aided Designer",
    url       = "http://www.rail-aid.com",
    urldate   = {2022-02-13}, 
    year      = 2022,
}

@online{INTERVIEW,
    author    = "CONICET-GICSAFe",
    title     = "Interview with Trenes Argentinos",
    url       = "https://github.com/GICSAFePhD/RailML/blob/main/Interview/Readme.md",
    urldate   = {2023-06-10}, 
    year      = 2023,
}

@online{RAILVIVID,
    author    = "Railml.org",
    title     = "railVIVID: The railML Viewer \& Validator ",
    url       = "https://www.railml.org/en/user/railvivid.html",
    urldate   = {2022-02-13}, 
    year      = 2022,
}

@online{RAILML_IS,
    author    = "Railml.org",
    title     = "RailML 3.1 Infrastructure",
    url       = "http://wiki3.railml.org/DataModel/3.1/IS/",
    urldate   = {2022-02-13}, 
    year      = 2022,
}
@online{RAILML_IL,
    author    = "Railml.org",
    title     = "RailML 3.1 Interlocking",
    url       = "http://wiki3.railml.org/DataModel/3.1/IL/",
    urldate   = {2022-02-13}, 
    year      = 2022,
}
@online{RAILML_CO,
    author    = "Railml.org",
    title     = "RailML 3.1 Common",
    url       = "http://wiki3.railml.org/DataModel/3.1/CO/",
    urldate   = {2022-02-13}, 
    year      = 2022,
}
@online{ELEMENTTREE,
    author    = "Docs.python.org",
    title     = "API XML of ElementTree",
    url       = "http://docs.python.org/es/3.9/library/xml.etree.elementtree.html",
    urldate   = {2022-02-13}, 
}

@article{AUTOMATIC_THEORY,
  author =       "Mehmet T. Söylemez and Mustafa S. Durmuş and Ugur Yıldırım and Serhat Türk and Arcan Sonat",
  title =        "The Application of Automation Theory to Railway Signalization Systems: The Case of Turkish National Railway Signalization Project",
  journal =      "IFAC World Congress",
  year =         "2011",
  %volume =       "44",
  %number =       "1",
  %pages =        "10572--10757",
  DOI =          "https://doi.org/10.3182/20110828-6-IT-1002.03755",
}

@article{AUTOMATIC_TABLE_1,
  author =       "Uğur Yıldırım and Mustafa S. Durmuş and Mehmet T. Söylemez",
  title =        "Automatic Interlocking Table Generation for Railway Stations using Symbolic Algebra",
  journal =      "IFAC Symposium on Control in Transportation Systems (CTS)",
  year =         "2012",
  %volume =       "45",
  %number =       "24",
  %pages =        "171--176",
  DOI =          "https://doi.org/10.3182/20120912-3-BG-2031.00035",
}

@article{AUTOMATIC_TABLE_2,
  author =       "Ahmet Kuzu and Ozgur Songuler and Arcan Sonat and Serhat Turk and Berkin Birol and Ersin H. Dogruguven",
  title =        "Automatic interlocking table generation from railway topology",
  journal =      "IEEE International Conference on Mechatronics",
  year =         "2011",
  %volume =       "11",
  %number =       "1",
  %pages =        "64--70",
  DOI =          "https://doi.org/10.1109/ICMECH.2011.5971206",
}

@article{AUTOMATIC_PETRI_PLC,
  author =       "Mustafa Seçkin Durmuş and Oytun Eriş and Mehmet Turan Söylemez",
  title =        "Safety-Critical Interlocking Software Development Process for Fixed-Block Signalization Systems",
  journal =      "IFAC Symposium on Control in Transportation Systems (CTS)",
  year =         "2012",
  %volume =       "45",
  %number =       "24",
  %pages =        "165--170",
  DOI =          "https://doi.org/10.3182/20120912-3-BG-2031.00034",
}

@article{AUTOMATIC_PETRI,
  author =       "Bidhan Malakar and Binoy Krishna Roy",
  title =        "Railway fail-safe signalization and interlocking design based on automation Petri Net",
  journal =      "International Conference on Information Communication and Embedded Systems (ICICES)",
  year =         "2015",
  %volume =       "11",
  %number =       "1",
  %pages =        "1--4",
  DOI =          "https://doi.org/10.1109/ICICES.2014.7034154",
}

@article{AUTOMATIC_PETRI_2,
  author =       "Xinhong Hei and Lining Chang and Weigang Ma and Jinli Gao and Guo Xie",
  title =        "Automatic transformation from UML Statechart to Petri Nets for safety analysis and verification",
  journal =      "International Conference on Quality, Reliability, Risk, Maintenance, and Safety Engineering(ICQR2MSE)",
  year =         "2011",
  %volume =       "11",
  %number =       "1",
  %pages =        "948--951",
  DOI =          "https://doi.org/10.5220/0006731806680679",
}

@article{AUTOMATIC_SIMPLE_SIGNAL,
  author =       "Muhammed Ali Nur Oz and Ibrahim Sener and Ozgur Turay Kaymakci and Ilker Ustoglu and Galip Cansever",
  title =        "A tool for automatic formal modeling of railway interlocking systems",
  journal =      "International Conference on Computer as a Tool (EUROCON)",
  year =         "2015",
  %volume =       "11",
  %number =       "1",
  %pages =        "1--4",
  DOI =          "https://doi.org/10.1109/EUROCON.2015.7313752",
}

@article{AUTOMATIC_MODEL_IDEA,
  author =       "Haifeng Wang and Chunhai Gao and Shuo Liu",
  title =        "Model-based software development for automatic train protection system",
  journal =      "Asia-Pacific Conference on Computational Intelligence and Industrial Applications(PACIIA)",
  year =         "2009",
  %volume =       "11",
  %number =       "1",
  %pages =        "463--466",
  DOI =          "https://doi.org/10.1109/PACIIA.2009.5406387",
}

@article{AUTOMATIC_CROSSING,
  author =       "Aniqa Rehman and Saba Latif and Nazir Ahmad Zafarr",
  title =        "Automata Based Railway Gate Control System at Level Crossing",
  journal =      "International Conference on Communication Technologies (ComTech)",
  year =         "2019",
  %volume =       "11",
  %number =       "1",
  %pages =        "30--35",
  DOI =          "https://doi.org/10.1109/COMTECH.2019.8737833",
}

@article{AUTOMATIC_MODEL_NO_SIGNAL,
  author =       "Muhammed Ali Oz and Ibrahim Sener and Ozgur Turay Kaymakci and Ilker Ustoglu and Galip Cansever",
  title =        "Topology Based Automatic Formal Model Generation for Point Automation Systems",
  journal =      "Information Technology and Control ",
  year =         "2015",
  %volume =       "44",
  %number =       "1",
  %pages =        "463--466",
  DOI =          "https://doi.org/10.5755/j01.itc.44.1.7382",
}

@article{AUTOMATIC_ROUTES,
  author =       "Arindam Das and Manoj Kumar Gangwar and Devleena Ghosh and M. Mubashshir Waris",
  title =        "Automatic Generation of Route Control Chart From Validated Signal Interlocking Plan",
  journal =      "IEEE Transactions on Intelligent Transportation Systems",
  year =         "2020",
  %volume =       "22",
  %number =       "10",
  %pages =        "6516--6525",
  DOI =          "https://doi.org/10.1109/TITS.2020.2993794",
}


@article{AUTOMATIC_RELE,
  author =       "Chen Xiangxian and Huang Hai and He Yulin",
  title =        "Automatic Generation of Relay Logic for Interlocking System Based on Statecharts",
  journal =      "Second WRI World Congress on Software Engineering WCSE",
  year =         "2010",
  %volume =       "2",
  %number =       "10",
  %pages =        "183--188",
  DOI =          "https://doi.org/10.1109/WCSE.2010.31",
}

@article{AUTOMATIC_LOGIC,
  author =       "Xiangxian Chen and Yulin He and Hai Huang",
  title =        "An approach to automatic development of interlocking logic based on statechart",
  journal =      "Enterprise Information Systems",
  year =         "2011",
  %volume =       "5",
  %number =       "3",
  %pages =        "273--286",
  DOI =          "https://doi.org/10.1080/17517575.2011.575475",
}

@article{AUTOMATIC_ANALYZE_TABLE,
  author =       "Anne Haxthausen",
  title =        "Automated generation of safety requirements from railway interlocking tables",
  journal =      "International Journal on Software Tools for Technology Transfer",
  year =         "2014",
  %volume =       "16",
  %number =       "10",
  %pages =        "713--726",
  DOI =          "https://doi.org/10.1007/s10009-013-0295-9",
}

@article{IJES,
  author =       "Martín Nicolás Menéndez and Santiago Germino and Facundo Santiago Larosa and Ariel Lutenberg",
  title =        "Automatic generation of VHDL code for a railway interlocking system",
  journal =      "International Journal of Embedded Systems",
  year =         "2021",
  volume =       "14",
  number =       "6",
  pages =        "544--552",
  %DOI =          "https://doi.org/XXXXX",
}

@online{RITO,
    author    = "Trenes-Argentinos",
    title     = "{Reglamento Interno Técnico Operativo}. ({Spanish})
                 [Internal Technical Operational Regulations]",
    url       = "https://www.argentina.gob.ar/sites/default/files/rito.pdf",
    urldate   = {2022-02-13}, 
    year      = 2022,
}

@online{TRENES,
    author    = "Trenes-Argentinos",
    title     = "{Trenes Argentinos}. ({Spanish})
                 [Argentinian Trains]",
    url       = "https://www.argentina.gob.ar/transporte/trenes",
    urldate   = {2023-06-10}, 
    year      = 2023,
}

@online{IRSE,
    author    = "Institution of Railway Signal Engineers",
    title     = "{Fundamental Requirements for Train Control Systems}",
    url       = "https://www.irse.org/Publications-Resources/Misc-publications",
    urldate   = {2022-12-17}, 
    year      = 2022,
}

@online{TFNSW,
    author    = "Transport for New South Wales",
    title     = "{Rail Signalling Principles for Light Rail Networks}",
    url       = "https://www.transport.nsw.gov.au/system/files?file=media/asa_standards/2020/t-lr-sc-08001-st-v4.0_0.pdf",
    urldate   = {2022-12-17}, 
    year      = 2022,
}

@online{RISSB,
    author    = "Rail Industry Safety and Standards Board",
    title     = "{Signallingg Principles}",
    url       = "https://www.rissb.com.au/wp-content/uploads/2019/03/AS-7711-Signalling-Principles-PC-Draft.pdf",
    urldate   = {2022-12-17}, 
    year      = 2022,
}


@article{XSLT,
  author =       "Santiago Germino and Martín Nicolás Menéndez and Ariel Lutenberg",
  title =        "An XSLT-Based Proposal to Ease Embedded Critical Systems Tools Implementation, Verification, Validation, Testing, and Certification Efforts",
  journal =      "IEEE Embedded Systems Letters",
  year =         "2022",
  %volume =       "14",
  %number =       "6",
  %pages =        "544--552",
  DOI =          "https://doi.org/10.1109/LES.2022.3221810",
}