INFO-FLOW: Workspace /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1 opened at Tue May 19 17:09:58 CST 2020
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command         import_lib done; 0.12 sec.
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.23 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.23 sec.
Command         ap_source done; 0.24 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.42 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.55 sec.
Execute     config_interface -m_axi_addr64 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp"   -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp
Command         clang done; 3.36 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.29 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp"  -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/useless.bc
Command         clang done; 3.27 sec.
INFO-FLOW: Done: GCC PP time: 9.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x -directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.96 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x -directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/all.directive.json -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.93 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command         ap_eval done; 2.56 sec.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:232:23
Execute         send_msg_by_id WARNING @200-471@%s%s 1 /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command           ap_eval done; 2.31 sec.
Execute           ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command           ap_eval done; 3.72 sec.
Command         tidy_31 done; 6.05 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.07 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp"  -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.bc" 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.bc
Command         clang done; 3.02 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.g.bc -hls-opt -except-internalize BlackBoxJam -L/home/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g 
Command         llvm-ld done; 1.31 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 441.941 ; gain = 0.086 ; free physical = 340 ; free virtual = 11683
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 441.941 ; gain = 0.086 ; free physical = 340 ; free virtual = 11683
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.41 sec.
Execute           llvm-ld /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.31 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top BlackBoxJam -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.0.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<24u, 24u, 8100u>::operator hls::stream<ap_uint<24> >&' into 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:148).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 64u, 3600u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:149).
INFO: [XFORM 203-603] Inlining function 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:267).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 32u, 7056u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<32u, 64u, 1568u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:268).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 32u, 1296u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 128u, 1152u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:272).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<128u, 32u, 900u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 128u, 800u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:273).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<128u, 32u, 81u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<4u, 256u, 576u, 2u>::operator hls::stream<ap_uint<4> >&' into 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:275).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<256u, 32u, 9u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 256u, 256u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:277).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<256u, 4u, 1u, 2u>::operator hls::stream<ap_uint<4> >&' into 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 64u, 512u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 64u, 512u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:279).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 8u, 8u, 2u>::operator hls::stream<ap_uint<8> >&' into 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:280).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_NoActivation_Batch<64u, 64u, 1u, 4u, 16u, 24u, 16u, 512u, 64u, 8192u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:282).
Command           transform done; 3.85 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 633.855 ; gain = 192.000 ; free physical = 229 ; free virtual = 11587
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<4u, 16u>' into 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<8u, 16u>' into 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<1u, 16u>' into 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) automatically.
Command           transform done; 2.97 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:90: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 633.855 ; gain = 192.000 ; free physical = 225 ; free virtual = 11587
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc to /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:74) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:109) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:74) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:109) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:122) in function 'Stream2Mem_Batch<64u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:127) in function 'Stream2Mem_Batch<64u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<8u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<4u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<32u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<1u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:10).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:90) in function 'Mem2Stream_Batch<64u, 3072u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:95) in function 'Mem2Stream_Batch<64u, 3072u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:64) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:76) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:81) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:83) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:87) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:93) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:100) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:111) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:114) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:124) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:64) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:76) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:81) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:83) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:87) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:93) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:100) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:111) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:114) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:124) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:122) in function 'Stream2Mem_Batch<64u, 128u>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:127) in function 'Stream2Mem_Batch<64u, 128u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<8u, 16u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<4u, 16u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<32u, 16u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<1u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:90) in function 'Mem2Stream_Batch<64u, 3072u>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:95) in function 'Mem2Stream_Batch<64u, 3072u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:245) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:251) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:266) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:279) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:291) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:293) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:302) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:357) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:390) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:399) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:421) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:427) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:430) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:442) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accReg.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:355) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intReg.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:356) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<4u, 16u>' into 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<8u, 16u>' into 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<1u, 16u>' into 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'DoCompute', detected/extracted 38 process function(s): 
	 'Mem2Stream_Batch<64u, 3072u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>'
	 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>398'
	 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>399'
	 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>400'
	 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>401'
	 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>402'
	 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>403'
	 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>'
	 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>404'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>'
	 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>405'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>'
	 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>'
	 'StreamingDataWidthConverter_Batch<64u, 64u, 16u>'
	 'Stream2Mem_Batch<64u, 128u>'.
Command           transform done; 75.04 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296:36) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:312:4) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392:66) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:420:4) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423:15) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:452:4) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'NaivePopCount<32u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:10)...28 expression(s) balanced.
Command           transform done; 41.65 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:30 ; elapsed = 00:02:37 . Memory (MB): peak = 705.855 ; gain = 264.000 ; free physical = 168 ; free virtual = 11533
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.2.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:73:28) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:72:26) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:73:28) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:72:26) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' to 'StreamingMaxPool_Bat' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:145:1)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' to 'StreamingMaxPool_Bat.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:145:1)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool<28u, 2u, 64u, 2u>' to 'StreamingMaxPool' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55:61)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool<10u, 2u, 128u, 2u>' to 'StreamingMaxPool.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55:18)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' to 'StreamingMatrixVecto' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' to 'StreamingMatrixVecto.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' to 'StreamingMatrixVecto.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' to 'StreamingMatrixVecto.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' to 'StreamingMatrixVecto.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' to 'StreamingMatrixVecto.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' to 'StreamingMatrixVecto.6' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' to 'StreamingMatrixVecto.7' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' to 'StreamingFxdMatrixVe' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:351:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 64u, 16u>' to 'StreamingDataWidthCo' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:122:54)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>' to 'StreamingDataWidthCo.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:135:44)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>' to 'StreamingDataWidthCo.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:103:44)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' to 'StreamingConvolution' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' to 'StreamingConvolution.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' to 'StreamingConvolution.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' to 'StreamingConvolution.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' to 'StreamingConvolution.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' to 'StreamingConvolution.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem_Batch<64u, 128u>' to 'Stream2Mem_Batch' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:129:1)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem<64u, 128u>' to 'Stream2Mem' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:63:41)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' to 'Resid_StreamingDataW' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' to 'Resid_StreamingDataW.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' to 'Resid_StreamingDataW.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' to 'Resid_StreamingDataW.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>402' to 'Resid_StreamingDataW.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>399' to 'Resid_StreamingDataW.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' to 'Resid_StreamingDataW.6' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' to 'Resid_StreamingDataW.7' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>405' to 'Resid_StreamingDataW.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>404' to 'Resid_StreamingDataW.9' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>403' to 'Resid_StreamingDataW.10' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>398' to 'Resid_StreamingDataW.11' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>401' to 'Resid_StreamingDataW.12' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>400' to 'Resid_StreamingDataW.13' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' to 'Resid_StreamingDataW.14' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' to 'Resid_StreamingDataW.15' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'NaivePopCount<32u, 16u>' to 'NaivePopCount' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:10)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream_Batch<64u, 3072u>' to 'Mem2Stream_Batch' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:97:1)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 3072u>' to 'Mem2Stream' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:51:41)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 16 on port 'out.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 384 on port 'in.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:57:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command           transform done; 65.39 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:35 ; elapsed = 00:03:43 . Memory (MB): peak = 1097.855 ; gain = 656.000 ; free physical = 124 ; free virtual = 11095
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 190.85 sec.
Command       elaborate done; 221.29 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'BlackBoxJam' ...
Execute         ap_set_top_model BlackBoxJam 
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.2' to 'StreamingConvolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.11' to 'Resid_StreamingDataW_11'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.1' to 'Resid_StreamingDataW_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.4' to 'StreamingMatrixVecto_4'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.5' to 'Resid_StreamingDataW_5'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.1' to 'StreamingConvolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.2' to 'Resid_StreamingDataW_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.6' to 'StreamingMatrixVecto_6'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.13' to 'Resid_StreamingDataW_13'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.5' to 'StreamingConvolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.14' to 'Resid_StreamingDataW_14'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.7' to 'StreamingMatrixVecto_7'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.12' to 'Resid_StreamingDataW_12'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool.1' to 'StreamingMaxPool_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Bat.1' to 'StreamingMaxPool_Bat_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.4' to 'StreamingConvolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.15' to 'Resid_StreamingDataW_15'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.3' to 'StreamingMatrixVecto_3'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.4' to 'Resid_StreamingDataW_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.3' to 'StreamingConvolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.7' to 'Resid_StreamingDataW_7'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.5' to 'StreamingMatrixVecto_5'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.10' to 'Resid_StreamingDataW_10'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.6' to 'Resid_StreamingDataW_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.2' to 'StreamingMatrixVecto_2'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.9' to 'Resid_StreamingDataW_9'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.1' to 'StreamingMatrixVecto_1'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.8' to 'Resid_StreamingDataW_8'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.3' to 'Resid_StreamingDataW_3'.
Command         ap_set_top_model done; 0.22 sec.
Execute         get_model_list BlackBoxJam -filter all-wo-channel -topdown 
Execute         preproc_iomode -model BlackBoxJam 
Execute         preproc_iomode -model DoMemInit 
Execute         preproc_iomode -model DoCompute 
Execute         preproc_iomode -model Stream2Mem_Batch 
Execute         preproc_iomode -model Stream2Mem 
Execute         preproc_iomode -model StreamingDataWidthCo 
Execute         preproc_iomode -model StreamingMatrixVecto 
Execute         preproc_iomode -model Resid_StreamingDataW.3 
Execute         preproc_iomode -model Resid_StreamingDataW.8 
Execute         preproc_iomode -model StreamingMatrixVecto.1 
Execute         preproc_iomode -model Resid_StreamingDataW 
Execute         preproc_iomode -model Resid_StreamingDataW.9 
Execute         preproc_iomode -model StreamingMatrixVecto.2 
Execute         preproc_iomode -model Resid_StreamingDataW.6 
Execute         preproc_iomode -model Resid_StreamingDataW.10 
Execute         preproc_iomode -model StreamingMatrixVecto.5 
Execute         preproc_iomode -model Resid_StreamingDataW.7 
Execute         preproc_iomode -model StreamingConvolution.3 
Execute         preproc_iomode -model Resid_StreamingDataW.4 
Execute         preproc_iomode -model StreamingMatrixVecto.3 
Execute         preproc_iomode -model Resid_StreamingDataW.15 
Execute         preproc_iomode -model StreamingConvolution.4 
Execute         preproc_iomode -model StreamingMaxPool_Bat.1 
Execute         preproc_iomode -model StreamingMaxPool.1 
Execute         preproc_iomode -model Resid_StreamingDataW.12 
Execute         preproc_iomode -model StreamingMatrixVecto.7 
Execute         preproc_iomode -model Resid_StreamingDataW.14 
Execute         preproc_iomode -model StreamingConvolution.5 
Execute         preproc_iomode -model Resid_StreamingDataW.13 
Execute         preproc_iomode -model StreamingMatrixVecto.6 
Execute         preproc_iomode -model Resid_StreamingDataW.2 
Execute         preproc_iomode -model StreamingConvolution.1 
Execute         preproc_iomode -model StreamingMaxPool_Bat 
Execute         preproc_iomode -model StreamingMaxPool 
Execute         preproc_iomode -model Resid_StreamingDataW.5 
Execute         preproc_iomode -model StreamingMatrixVecto.4 
Execute         preproc_iomode -model NaivePopCount 
Execute         preproc_iomode -model Resid_StreamingDataW.1 
Execute         preproc_iomode -model StreamingConvolution 
Execute         preproc_iomode -model Resid_StreamingDataW.11 
Execute         preproc_iomode -model StreamingFxdMatrixVe 
Execute         preproc_iomode -model StreamingConvolution.2 
Execute         preproc_iomode -model StreamingDataWidthCo.2 
Execute         preproc_iomode -model StreamingDataWidthCo.1 
Execute         preproc_iomode -model Mem2Stream_Batch10 
Execute         preproc_iomode -model Mem2Stream 
Execute         get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Model list for configure: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Configuring Module : Mem2Stream ...
Execute         set_default_model Mem2Stream 
Execute         apply_spec_resource_limit Mem2Stream 
INFO-FLOW: Configuring Module : Mem2Stream_Batch10 ...
Execute         set_default_model Mem2Stream_Batch10 
Execute         apply_spec_resource_limit Mem2Stream_Batch10 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute         set_default_model StreamingDataWidthCo.1 
Execute         apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.2 ...
Execute         set_default_model StreamingDataWidthCo.2 
Execute         apply_spec_resource_limit StreamingDataWidthCo.2 
INFO-FLOW: Configuring Module : StreamingConvolution.2 ...
Execute         set_default_model StreamingConvolution.2 
Execute         apply_spec_resource_limit StreamingConvolution.2 
INFO-FLOW: Configuring Module : StreamingFxdMatrixVe ...
Execute         set_default_model StreamingFxdMatrixVe 
Execute         apply_spec_resource_limit StreamingFxdMatrixVe 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.11 ...
Execute         set_default_model Resid_StreamingDataW.11 
Execute         apply_spec_resource_limit Resid_StreamingDataW.11 
INFO-FLOW: Configuring Module : StreamingConvolution ...
Execute         set_default_model StreamingConvolution 
Execute         apply_spec_resource_limit StreamingConvolution 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.1 ...
Execute         set_default_model Resid_StreamingDataW.1 
Execute         apply_spec_resource_limit Resid_StreamingDataW.1 
INFO-FLOW: Configuring Module : NaivePopCount ...
Execute         set_default_model NaivePopCount 
Execute         apply_spec_resource_limit NaivePopCount 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.4 ...
Execute         set_default_model StreamingMatrixVecto.4 
Execute         apply_spec_resource_limit StreamingMatrixVecto.4 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.5 ...
Execute         set_default_model Resid_StreamingDataW.5 
Execute         apply_spec_resource_limit Resid_StreamingDataW.5 
INFO-FLOW: Configuring Module : StreamingMaxPool ...
Execute         set_default_model StreamingMaxPool 
Execute         apply_spec_resource_limit StreamingMaxPool 
INFO-FLOW: Configuring Module : StreamingMaxPool_Bat ...
Execute         set_default_model StreamingMaxPool_Bat 
Execute         apply_spec_resource_limit StreamingMaxPool_Bat 
INFO-FLOW: Configuring Module : StreamingConvolution.1 ...
Execute         set_default_model StreamingConvolution.1 
Execute         apply_spec_resource_limit StreamingConvolution.1 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.2 ...
Execute         set_default_model Resid_StreamingDataW.2 
Execute         apply_spec_resource_limit Resid_StreamingDataW.2 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.6 ...
Execute         set_default_model StreamingMatrixVecto.6 
Execute         apply_spec_resource_limit StreamingMatrixVecto.6 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.13 ...
Execute         set_default_model Resid_StreamingDataW.13 
Execute         apply_spec_resource_limit Resid_StreamingDataW.13 
INFO-FLOW: Configuring Module : StreamingConvolution.5 ...
Execute         set_default_model StreamingConvolution.5 
Execute         apply_spec_resource_limit StreamingConvolution.5 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.14 ...
Execute         set_default_model Resid_StreamingDataW.14 
Execute         apply_spec_resource_limit Resid_StreamingDataW.14 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.7 ...
Execute         set_default_model StreamingMatrixVecto.7 
Execute         apply_spec_resource_limit StreamingMatrixVecto.7 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.12 ...
Execute         set_default_model Resid_StreamingDataW.12 
Execute         apply_spec_resource_limit Resid_StreamingDataW.12 
INFO-FLOW: Configuring Module : StreamingMaxPool.1 ...
Execute         set_default_model StreamingMaxPool.1 
Execute         apply_spec_resource_limit StreamingMaxPool.1 
INFO-FLOW: Configuring Module : StreamingMaxPool_Bat.1 ...
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         apply_spec_resource_limit StreamingMaxPool_Bat.1 
INFO-FLOW: Configuring Module : StreamingConvolution.4 ...
Execute         set_default_model StreamingConvolution.4 
Execute         apply_spec_resource_limit StreamingConvolution.4 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.15 ...
Execute         set_default_model Resid_StreamingDataW.15 
Execute         apply_spec_resource_limit Resid_StreamingDataW.15 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.3 ...
Execute         set_default_model StreamingMatrixVecto.3 
Execute         apply_spec_resource_limit StreamingMatrixVecto.3 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.4 ...
Execute         set_default_model Resid_StreamingDataW.4 
Execute         apply_spec_resource_limit Resid_StreamingDataW.4 
INFO-FLOW: Configuring Module : StreamingConvolution.3 ...
Execute         set_default_model StreamingConvolution.3 
Execute         apply_spec_resource_limit StreamingConvolution.3 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.7 ...
Execute         set_default_model Resid_StreamingDataW.7 
Execute         apply_spec_resource_limit Resid_StreamingDataW.7 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.5 ...
Execute         set_default_model StreamingMatrixVecto.5 
Execute         apply_spec_resource_limit StreamingMatrixVecto.5 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.10 ...
Execute         set_default_model Resid_StreamingDataW.10 
Execute         apply_spec_resource_limit Resid_StreamingDataW.10 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.6 ...
Execute         set_default_model Resid_StreamingDataW.6 
Execute         apply_spec_resource_limit Resid_StreamingDataW.6 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.2 ...
Execute         set_default_model StreamingMatrixVecto.2 
Execute         apply_spec_resource_limit StreamingMatrixVecto.2 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.9 ...
Execute         set_default_model Resid_StreamingDataW.9 
Execute         apply_spec_resource_limit Resid_StreamingDataW.9 
INFO-FLOW: Configuring Module : Resid_StreamingDataW ...
Execute         set_default_model Resid_StreamingDataW 
Execute         apply_spec_resource_limit Resid_StreamingDataW 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.1 ...
Execute         set_default_model StreamingMatrixVecto.1 
Execute         apply_spec_resource_limit StreamingMatrixVecto.1 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.8 ...
Execute         set_default_model Resid_StreamingDataW.8 
Execute         apply_spec_resource_limit Resid_StreamingDataW.8 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.3 ...
Execute         set_default_model Resid_StreamingDataW.3 
Execute         apply_spec_resource_limit Resid_StreamingDataW.3 
INFO-FLOW: Configuring Module : StreamingMatrixVecto ...
Execute         set_default_model StreamingMatrixVecto 
Execute         apply_spec_resource_limit StreamingMatrixVecto 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute         set_default_model StreamingDataWidthCo 
Execute         apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : Stream2Mem ...
Execute         set_default_model Stream2Mem 
Execute         apply_spec_resource_limit Stream2Mem 
INFO-FLOW: Configuring Module : Stream2Mem_Batch ...
Execute         set_default_model Stream2Mem_Batch 
Execute         apply_spec_resource_limit Stream2Mem_Batch 
INFO-FLOW: Configuring Module : DoCompute ...
Execute         set_default_model DoCompute 
Execute         apply_spec_resource_limit DoCompute 
INFO-FLOW: Configuring Module : DoMemInit ...
Execute         set_default_model DoMemInit 
Execute         apply_spec_resource_limit DoMemInit 
INFO-FLOW: Configuring Module : BlackBoxJam ...
Execute         set_default_model BlackBoxJam 
Execute         apply_spec_resource_limit BlackBoxJam 
INFO-FLOW: Model list for preprocess: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Preprocessing Module: Mem2Stream ...
Execute         set_default_model Mem2Stream 
Execute         cdfg_preprocess -model Mem2Stream 
Execute         rtl_gen_preprocess Mem2Stream 
INFO-FLOW: Preprocessing Module: Mem2Stream_Batch10 ...
Execute         set_default_model Mem2Stream_Batch10 
Execute         cdfg_preprocess -model Mem2Stream_Batch10 
Execute         rtl_gen_preprocess Mem2Stream_Batch10 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute         set_default_model StreamingDataWidthCo.1 
Execute         cdfg_preprocess -model StreamingDataWidthCo.1 
Execute         rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.2 ...
Execute         set_default_model StreamingDataWidthCo.2 
Execute         cdfg_preprocess -model StreamingDataWidthCo.2 
Execute         rtl_gen_preprocess StreamingDataWidthCo.2 
INFO-FLOW: Preprocessing Module: StreamingConvolution.2 ...
Execute         set_default_model StreamingConvolution.2 
Execute         cdfg_preprocess -model StreamingConvolution.2 
Execute         rtl_gen_preprocess StreamingConvolution.2 
INFO-FLOW: Preprocessing Module: StreamingFxdMatrixVe ...
Execute         set_default_model StreamingFxdMatrixVe 
Execute         cdfg_preprocess -model StreamingFxdMatrixVe 
Execute         rtl_gen_preprocess StreamingFxdMatrixVe 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.11 ...
Execute         set_default_model Resid_StreamingDataW.11 
Execute         cdfg_preprocess -model Resid_StreamingDataW.11 
Execute         rtl_gen_preprocess Resid_StreamingDataW.11 
INFO-FLOW: Preprocessing Module: StreamingConvolution ...
Execute         set_default_model StreamingConvolution 
Execute         cdfg_preprocess -model StreamingConvolution 
Execute         rtl_gen_preprocess StreamingConvolution 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.1 ...
Execute         set_default_model Resid_StreamingDataW.1 
Execute         cdfg_preprocess -model Resid_StreamingDataW.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.1 
INFO-FLOW: Preprocessing Module: NaivePopCount ...
Execute         set_default_model NaivePopCount 
Execute         cdfg_preprocess -model NaivePopCount 
Execute         rtl_gen_preprocess NaivePopCount 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.4 ...
Execute         set_default_model StreamingMatrixVecto.4 
Execute         cdfg_preprocess -model StreamingMatrixVecto.4 
Execute         rtl_gen_preprocess StreamingMatrixVecto.4 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.5 ...
Execute         set_default_model Resid_StreamingDataW.5 
Execute         cdfg_preprocess -model Resid_StreamingDataW.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.5 
INFO-FLOW: Preprocessing Module: StreamingMaxPool ...
Execute         set_default_model StreamingMaxPool 
Execute         cdfg_preprocess -model StreamingMaxPool 
Execute         rtl_gen_preprocess StreamingMaxPool 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Bat ...
Execute         set_default_model StreamingMaxPool_Bat 
Execute         cdfg_preprocess -model StreamingMaxPool_Bat 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat 
INFO-FLOW: Preprocessing Module: StreamingConvolution.1 ...
Execute         set_default_model StreamingConvolution.1 
Execute         cdfg_preprocess -model StreamingConvolution.1 
Execute         rtl_gen_preprocess StreamingConvolution.1 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.2 ...
Execute         set_default_model Resid_StreamingDataW.2 
Execute         cdfg_preprocess -model Resid_StreamingDataW.2 
Execute         rtl_gen_preprocess Resid_StreamingDataW.2 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.6 ...
Execute         set_default_model StreamingMatrixVecto.6 
Execute         cdfg_preprocess -model StreamingMatrixVecto.6 
Execute         rtl_gen_preprocess StreamingMatrixVecto.6 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.13 ...
Execute         set_default_model Resid_StreamingDataW.13 
Execute         cdfg_preprocess -model Resid_StreamingDataW.13 
Execute         rtl_gen_preprocess Resid_StreamingDataW.13 
INFO-FLOW: Preprocessing Module: StreamingConvolution.5 ...
Execute         set_default_model StreamingConvolution.5 
Execute         cdfg_preprocess -model StreamingConvolution.5 
Execute         rtl_gen_preprocess StreamingConvolution.5 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.14 ...
Execute         set_default_model Resid_StreamingDataW.14 
Execute         cdfg_preprocess -model Resid_StreamingDataW.14 
Execute         rtl_gen_preprocess Resid_StreamingDataW.14 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.7 ...
Execute         set_default_model StreamingMatrixVecto.7 
Execute         cdfg_preprocess -model StreamingMatrixVecto.7 
Execute         rtl_gen_preprocess StreamingMatrixVecto.7 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.12 ...
Execute         set_default_model Resid_StreamingDataW.12 
Execute         cdfg_preprocess -model Resid_StreamingDataW.12 
Execute         rtl_gen_preprocess Resid_StreamingDataW.12 
INFO-FLOW: Preprocessing Module: StreamingMaxPool.1 ...
Execute         set_default_model StreamingMaxPool.1 
Execute         cdfg_preprocess -model StreamingMaxPool.1 
Execute         rtl_gen_preprocess StreamingMaxPool.1 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Bat.1 ...
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         cdfg_preprocess -model StreamingMaxPool_Bat.1 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat.1 
INFO-FLOW: Preprocessing Module: StreamingConvolution.4 ...
Execute         set_default_model StreamingConvolution.4 
Execute         cdfg_preprocess -model StreamingConvolution.4 
Execute         rtl_gen_preprocess StreamingConvolution.4 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.15 ...
Execute         set_default_model Resid_StreamingDataW.15 
Execute         cdfg_preprocess -model Resid_StreamingDataW.15 
Execute         rtl_gen_preprocess Resid_StreamingDataW.15 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.3 ...
Execute         set_default_model StreamingMatrixVecto.3 
Execute         cdfg_preprocess -model StreamingMatrixVecto.3 
Execute         rtl_gen_preprocess StreamingMatrixVecto.3 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.4 ...
Execute         set_default_model Resid_StreamingDataW.4 
Execute         cdfg_preprocess -model Resid_StreamingDataW.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.4 
INFO-FLOW: Preprocessing Module: StreamingConvolution.3 ...
Execute         set_default_model StreamingConvolution.3 
Execute         cdfg_preprocess -model StreamingConvolution.3 
Execute         rtl_gen_preprocess StreamingConvolution.3 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.7 ...
Execute         set_default_model Resid_StreamingDataW.7 
Execute         cdfg_preprocess -model Resid_StreamingDataW.7 
Execute         rtl_gen_preprocess Resid_StreamingDataW.7 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.5 ...
Execute         set_default_model StreamingMatrixVecto.5 
Execute         cdfg_preprocess -model StreamingMatrixVecto.5 
Execute         rtl_gen_preprocess StreamingMatrixVecto.5 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.10 ...
Execute         set_default_model Resid_StreamingDataW.10 
Execute         cdfg_preprocess -model Resid_StreamingDataW.10 
Execute         rtl_gen_preprocess Resid_StreamingDataW.10 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.6 ...
Execute         set_default_model Resid_StreamingDataW.6 
Execute         cdfg_preprocess -model Resid_StreamingDataW.6 
Execute         rtl_gen_preprocess Resid_StreamingDataW.6 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.2 ...
Execute         set_default_model StreamingMatrixVecto.2 
Execute         cdfg_preprocess -model StreamingMatrixVecto.2 
Execute         rtl_gen_preprocess StreamingMatrixVecto.2 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.9 ...
Execute         set_default_model Resid_StreamingDataW.9 
Execute         cdfg_preprocess -model Resid_StreamingDataW.9 
Execute         rtl_gen_preprocess Resid_StreamingDataW.9 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW ...
Execute         set_default_model Resid_StreamingDataW 
Execute         cdfg_preprocess -model Resid_StreamingDataW 
Execute         rtl_gen_preprocess Resid_StreamingDataW 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.1 ...
Execute         set_default_model StreamingMatrixVecto.1 
Execute         cdfg_preprocess -model StreamingMatrixVecto.1 
Execute         rtl_gen_preprocess StreamingMatrixVecto.1 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.8 ...
Execute         set_default_model Resid_StreamingDataW.8 
Execute         cdfg_preprocess -model Resid_StreamingDataW.8 
Execute         rtl_gen_preprocess Resid_StreamingDataW.8 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.3 ...
Execute         set_default_model Resid_StreamingDataW.3 
Execute         cdfg_preprocess -model Resid_StreamingDataW.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.3 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto ...
Execute         set_default_model StreamingMatrixVecto 
Execute         cdfg_preprocess -model StreamingMatrixVecto 
Execute         rtl_gen_preprocess StreamingMatrixVecto 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute         set_default_model StreamingDataWidthCo 
Execute         cdfg_preprocess -model StreamingDataWidthCo 
Execute         rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: Stream2Mem ...
Execute         set_default_model Stream2Mem 
Execute         cdfg_preprocess -model Stream2Mem 
Execute         rtl_gen_preprocess Stream2Mem 
INFO-FLOW: Preprocessing Module: Stream2Mem_Batch ...
Execute         set_default_model Stream2Mem_Batch 
Execute         cdfg_preprocess -model Stream2Mem_Batch 
Execute         rtl_gen_preprocess Stream2Mem_Batch 
INFO-FLOW: Preprocessing Module: DoCompute ...
Execute         set_default_model DoCompute 
Execute         cdfg_preprocess -model DoCompute 
Execute         rtl_gen_preprocess DoCompute 
INFO-FLOW: Preprocessing Module: DoMemInit ...
Execute         set_default_model DoMemInit 
Execute         cdfg_preprocess -model DoMemInit 
Execute         rtl_gen_preprocess DoMemInit 
INFO-FLOW: Preprocessing Module: BlackBoxJam ...
Execute         set_default_model BlackBoxJam 
Execute         cdfg_preprocess -model BlackBoxJam 
Execute         rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for synthesis: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mem2Stream 
Execute         schedule -model Mem2Stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 223.59 seconds; current allocated memory: 681.962 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream.
Execute         set_default_model Mem2Stream 
Execute         bind -model Mem2Stream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mem2Stream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 682.135 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mem2Stream_Batch10 
Execute         schedule -model Mem2Stream_Batch10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 682.198 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream_Batch10.
Execute         set_default_model Mem2Stream_Batch10 
Execute         bind -model Mem2Stream_Batch10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mem2Stream_Batch10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 682.316 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream_Batch10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo.1 
Execute         schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('i') to 'icmp' operation ('tmp') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.025ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingDataWidthCo_1' consists of the following:
	'load' operation ('i_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:142) on local variable 'i' [16]  (0 ns)
	'add' operation ('i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:142) [21]  (2.55 ns)
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:144) [22]  (2.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 682.425 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute         set_default_model StreamingDataWidthCo.1 
Execute         bind -model StreamingDataWidthCo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 682.570 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo.2 
Execute         schedule -model StreamingDataWidthCo.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('o') to 'select' operation ('p_s') (combination delay: 5.723 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.723ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingDataWidthCo_2' consists of the following:
	'phi' operation ('o', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) with incoming values : ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [8]  (0 ns)
	'add' operation ('o', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:114) [28]  (2.55 ns)
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [29]  (2.47 ns)
	'select' operation ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [30]  (0.698 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 682.675 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.2.
Execute         set_default_model StreamingDataWidthCo.2 
Execute         bind -model StreamingDataWidthCo.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 682.821 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.2 
Execute         schedule -model StreamingConvolution.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_4') to 'icmp' operation ('tmp_193') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_2' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_6', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_191', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 683.554 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.sched.rpt -verbose -f 
Command         report done; 0.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.2.
Execute         set_default_model StreamingConvolution.2 
Execute         bind -model StreamingConvolution.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 684.339 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.bind.rpt -verbose -f 
Command         report done; 0.33 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding StreamingConvolution.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingFxdMatrixVe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingFxdMatrixVe 
Execute         schedule -model StreamingFxdMatrixVe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingFxdMatrixVe': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_114') to 'store' operation of variable 'p_1_1186' on local variable 'nf' (combination delay: 4.94 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.94ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingFxdMatrixVe' consists of the following:
	'icmp' operation ('tmp_114', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1152]  (2.47 ns)
	'select' operation ('p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1153]  (0.698 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) of variable 'p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448 on local variable 'nf' [1154]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 688.270 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.sched.rpt -verbose -f 
Command         report done; 1.35 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.sched.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish scheduling StreamingFxdMatrixVe.
Execute         set_default_model StreamingFxdMatrixVe 
Execute         bind -model StreamingFxdMatrixVe 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingFxdMatrixVe
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 692.913 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.bind.rpt -verbose -f 
Command         report done; 2.57 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.bind.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish binding StreamingFxdMatrixVe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.11 
Execute         schedule -model Resid_StreamingDataW.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_11': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 3.53 seconds; current allocated memory: 693.718 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.11.
Execute         set_default_model Resid_StreamingDataW.11 
Execute         bind -model Resid_StreamingDataW.11 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 693.928 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution 
Execute         schedule -model StreamingConvolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_2') to 'icmp' operation ('tmp_149') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_147', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 694.584 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.sched.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.
Execute         set_default_model StreamingConvolution 
Execute         bind -model StreamingConvolution 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 695.356 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.bind.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.1 
Execute         schedule -model Resid_StreamingDataW.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 695.541 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.1.
Execute         set_default_model Resid_StreamingDataW.1 
Execute         bind -model Resid_StreamingDataW.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 695.726 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NaivePopCount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model NaivePopCount 
Execute         schedule -model NaivePopCount 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'NaivePopCount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 696.057 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.sched.rpt -verbose -f 
Command         report done; 0.11 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.sched.adb -f 
INFO-FLOW: Finish scheduling NaivePopCount.
Execute         set_default_model NaivePopCount 
Execute         bind -model NaivePopCount 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=NaivePopCount
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 696.458 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.bind.rpt -verbose -f 
Command         report done; 0.18 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.bind.adb -f 
INFO-FLOW: Finish binding NaivePopCount.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.4 
Execute         schedule -model StreamingMatrixVecto.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.6 sec.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 701.975 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command         report done; 2.31 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.sched.adb -f 
Command         db_write done; 1.33 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.4.
Execute         set_default_model StreamingMatrixVecto.4 
Execute         bind -model StreamingMatrixVecto.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.37 sec.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 709.164 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.bind.rpt -verbose -f 
Command         report done; 4.37 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.bind.adb -f 
Command         db_write done; 1.32 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.5 
Execute         schedule -model Resid_StreamingDataW.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 710.025 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.5.
Execute         set_default_model Resid_StreamingDataW.5 
Execute         bind -model Resid_StreamingDataW.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 710.173 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool 
Execute         schedule -model StreamingMaxPool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 713.999 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.sched.rpt -verbose -f 
Command         report done; 1.88 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.sched.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish scheduling StreamingMaxPool.
Execute         set_default_model StreamingMaxPool 
Execute         bind -model StreamingMaxPool 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 3.73 seconds; current allocated memory: 719.547 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.bind.rpt -verbose -f 
Command         report done; 2.68 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.bind.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish binding StreamingMaxPool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Bat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool_Bat 
Execute         schedule -model StreamingMaxPool_Bat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.71 seconds; current allocated memory: 719.978 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Bat.
Execute         set_default_model StreamingMaxPool_Bat 
Execute         bind -model StreamingMaxPool_Bat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Bat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 720.119 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.bind.rpt -verbose -f 
Command         report done; 0.97 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Bat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.1 
Execute         schedule -model StreamingConvolution.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_3') to 'icmp' operation ('tmp_171') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_1' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_3', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_169', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 721.082 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.1.
Execute         set_default_model StreamingConvolution.1 
Execute         bind -model StreamingConvolution.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 721.853 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.bind.rpt -verbose -f 
Command         report done; 0.33 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding StreamingConvolution.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.2 
Execute         schedule -model Resid_StreamingDataW.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 722.037 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.2.
Execute         set_default_model Resid_StreamingDataW.2 
Execute         bind -model Resid_StreamingDataW.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 722.222 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.6 
Execute         schedule -model StreamingMatrixVecto.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_6': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 725.065 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.sched.rpt -verbose -f 
Command         report done; 1.22 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.sched.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.6.
Execute         set_default_model StreamingMatrixVecto.6 
Execute         bind -model StreamingMatrixVecto.6 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 728.812 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.bind.rpt -verbose -f 
Command         report done; 2.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.bind.adb -f 
Command         db_write done; 0.69 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.13 
Execute         schedule -model Resid_StreamingDataW.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_13': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 729.344 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.13.
Execute         set_default_model Resid_StreamingDataW.13 
Execute         bind -model Resid_StreamingDataW.13 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.13
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 729.518 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.5 
Execute         schedule -model StreamingConvolution.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_9') to 'icmp' operation ('tmp_146') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_5' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_144', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 730.210 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.sched.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.5.
Execute         set_default_model StreamingConvolution.5 
Execute         bind -model StreamingConvolution.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 730.983 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.bind.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.14 
Execute         schedule -model Resid_StreamingDataW.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_14': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 731.168 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.14.
Execute         set_default_model Resid_StreamingDataW.14 
Execute         bind -model Resid_StreamingDataW.14 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.14
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 731.355 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.7 
Execute         schedule -model StreamingMatrixVecto.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_7': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 734.162 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.sched.rpt -verbose -f 
Command         report done; 1.2 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.sched.adb -f 
Command         db_write done; 0.67 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.7.
Execute         set_default_model StreamingMatrixVecto.7 
Execute         bind -model StreamingMatrixVecto.7 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 737.964 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.bind.rpt -verbose -f 
Command         report done; 2.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.bind.adb -f 
Command         db_write done; 0.68 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.12 
Execute         schedule -model Resid_StreamingDataW.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_12': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 738.496 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.12.
Execute         set_default_model Resid_StreamingDataW.12 
Execute         bind -model Resid_StreamingDataW.12 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 738.669 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool.1 
Execute         schedule -model StreamingMaxPool.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 746.088 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.sched.rpt -verbose -f 
Command         report done; 3.72 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.sched.adb -f 
Command         db_write done; 1.86 sec.
INFO-FLOW: Finish scheduling StreamingMaxPool.1.
Execute         set_default_model StreamingMaxPool.1 
Execute         bind -model StreamingMaxPool.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.27 sec.
INFO: [HLS 200-111]  Elapsed time: 7.85 seconds; current allocated memory: 757.021 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.bind.rpt -verbose -f 
Command         report done; 5.3 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.bind.adb -f 
Command         db_write done; 1.9 sec.
INFO-FLOW: Finish binding StreamingMaxPool.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Bat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         schedule -model StreamingMaxPool_Bat.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.26 seconds; current allocated memory: 757.913 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Bat.1.
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         bind -model StreamingMaxPool_Bat.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Bat.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 758.122 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.bind.rpt -verbose -f 
Command         report done; 1.9 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Bat.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.4 
Execute         schedule -model StreamingConvolution.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_8') to 'icmp' operation ('tmp_166') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_4' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_164', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 759.396 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.sched.rpt -verbose -f 
Command         report done; 0.27 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.4.
Execute         set_default_model StreamingConvolution.4 
Execute         bind -model StreamingConvolution.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 760.173 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.bind.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding StreamingConvolution.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.15 
Execute         schedule -model Resid_StreamingDataW.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_15': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 760.366 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.15.
Execute         set_default_model Resid_StreamingDataW.15 
Execute         bind -model Resid_StreamingDataW.15 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.15
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 760.552 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.3 
Execute         schedule -model StreamingMatrixVecto.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.47 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 761.455 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.sched.rpt -verbose -f 
Command         report done; 0.4 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.3.
Execute         set_default_model StreamingMatrixVecto.3 
Execute         bind -model StreamingMatrixVecto.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 762.698 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.bind.rpt -verbose -f 
Command         report done; 0.67 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.4 
Execute         schedule -model Resid_StreamingDataW.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 762.932 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.4.
Execute         set_default_model Resid_StreamingDataW.4 
Execute         bind -model Resid_StreamingDataW.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 763.106 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.3 
Execute         schedule -model StreamingConvolution.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_183') to 'store' operation of variable 'current_block_write_6' on local variable 'current_block_write_1' (combination delay: 4.98575 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_3' consists of the following:
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75) [43]  (2.47 ns)
	blocking operation 2.93 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 763.810 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.sched.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.3.
Execute         set_default_model StreamingConvolution.3 
Execute         bind -model StreamingConvolution.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 764.592 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.bind.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding StreamingConvolution.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.7 
Execute         schedule -model Resid_StreamingDataW.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_7': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 764.775 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.7.
Execute         set_default_model Resid_StreamingDataW.7 
Execute         bind -model Resid_StreamingDataW.7 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 764.961 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.5 
Execute         schedule -model StreamingMatrixVecto.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 765.701 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.sched.rpt -verbose -f 
Command         report done; 0.28 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.5.
Execute         set_default_model StreamingMatrixVecto.5 
Execute         bind -model StreamingMatrixVecto.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 766.600 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.bind.rpt -verbose -f 
Command         report done; 0.4 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.10 
Execute         schedule -model Resid_StreamingDataW.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_10': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 766.794 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.10.
Execute         set_default_model Resid_StreamingDataW.10 
Execute         bind -model Resid_StreamingDataW.10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 766.966 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.6 
Execute         schedule -model Resid_StreamingDataW.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_6': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 767.145 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.6.
Execute         set_default_model Resid_StreamingDataW.6 
Execute         bind -model Resid_StreamingDataW.6 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 767.330 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.2 
Execute         schedule -model StreamingMatrixVecto.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 767.778 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.sched.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMatrixVecto.2.
Execute         set_default_model StreamingMatrixVecto.2 
Execute         bind -model StreamingMatrixVecto.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 768.338 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.bind.rpt -verbose -f 
Command         report done; 0.22 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingMatrixVecto.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.9 
Execute         schedule -model Resid_StreamingDataW.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_9': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 768.515 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.9.
Execute         set_default_model Resid_StreamingDataW.9 
Execute         bind -model Resid_StreamingDataW.9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 768.687 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW 
Execute         schedule -model Resid_StreamingDataW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 768.799 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.
Execute         set_default_model Resid_StreamingDataW 
Execute         bind -model Resid_StreamingDataW 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 768.984 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.1 
Execute         schedule -model StreamingMatrixVecto.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 769.459 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMatrixVecto.1.
Execute         set_default_model StreamingMatrixVecto.1 
Execute         bind -model StreamingMatrixVecto.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 770.081 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.bind.rpt -verbose -f 
Command         report done; 0.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingMatrixVecto.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.8 
Execute         schedule -model Resid_StreamingDataW.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_8': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 770.221 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.8.
Execute         set_default_model Resid_StreamingDataW.8 
Execute         bind -model Resid_StreamingDataW.8 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 770.429 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.3 
Execute         schedule -model Resid_StreamingDataW.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 770.557 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.3.
Execute         set_default_model Resid_StreamingDataW.3 
Execute         bind -model Resid_StreamingDataW.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 770.742 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto 
Execute         schedule -model StreamingMatrixVecto 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) of variable 'tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 and 'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297) of constant 0 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 and 'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('accPopCount_3_V_loa_1') on array 'accPopCount[3].V' to 'add' operation ('tmp_73_1_3') (combination delay: 4.399 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (6.721ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingMatrixVecto' consists of the following:
	'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 [84]  (2.32 ns)
	'add' operation ('tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) [85]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) of variable 'tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 [86]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 771.608 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.sched.rpt -verbose -f 
Command         report done; 0.38 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.
Execute         set_default_model StreamingMatrixVecto 
Execute         bind -model StreamingMatrixVecto 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 772.748 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.bind.rpt -verbose -f 
Command         report done; 0.54 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo 
Execute         schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 772.884 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute         set_default_model StreamingDataWidthCo 
Execute         bind -model StreamingDataWidthCo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 772.974 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Stream2Mem 
Execute         schedule -model Stream2Mem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 773.059 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem.
Execute         set_default_model Stream2Mem 
Execute         bind -model Stream2Mem 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Stream2Mem
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 773.185 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Stream2Mem_Batch 
Execute         schedule -model Stream2Mem_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 773.245 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem_Batch.
Execute         set_default_model Stream2Mem_Batch 
Execute         bind -model Stream2Mem_Batch 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Stream2Mem_Batch
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 773.326 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DoCompute 
Execute         schedule -model DoCompute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 774.009 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.sched.rpt -verbose -f 
Command         report done; 0.16 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling DoCompute.
Execute         set_default_model DoCompute 
Execute         bind -model DoCompute 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DoCompute
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 41.16 sec.
INFO: [HLS 200-111]  Elapsed time: 41.46 seconds; current allocated memory: 788.281 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.bind.rpt -verbose -f 
Command         report done; 10.66 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding DoCompute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoMemInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DoMemInit 
Execute         schedule -model DoMemInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.91 sec.
INFO: [HLS 200-111]  Elapsed time: 11.75 seconds; current allocated memory: 797.465 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.sched.rpt -verbose -f 
Command         report done; 1.65 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.sched.adb -f 
Command         db_write done; 0.91 sec.
INFO-FLOW: Finish scheduling DoMemInit.
Execute         set_default_model DoMemInit 
Execute         bind -model DoMemInit 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DoMemInit
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 810.384 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.bind.rpt -verbose -f 
Command         report done; 1.3 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.bind.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish binding DoMemInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model BlackBoxJam 
Execute         schedule -model BlackBoxJam 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 810.559 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.sched.adb -f 
INFO-FLOW: Finish scheduling BlackBoxJam.
Execute         set_default_model BlackBoxJam 
Execute         bind -model BlackBoxJam 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=BlackBoxJam
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 8.08 sec.
INFO: [HLS 200-111]  Elapsed time: 8.15 seconds; current allocated memory: 813.918 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.bind.rpt -verbose -f 
Command         report done; 10.92 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.bind.adb -f 
INFO-FLOW: Finish binding BlackBoxJam.
Execute         get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Mem2Stream 
Execute         rtl_gen_preprocess Mem2Stream_Batch10 
Execute         rtl_gen_preprocess StreamingDataWidthCo.1 
Execute         rtl_gen_preprocess StreamingDataWidthCo.2 
Execute         rtl_gen_preprocess StreamingConvolution.2 
Execute         rtl_gen_preprocess StreamingFxdMatrixVe 
Execute         rtl_gen_preprocess Resid_StreamingDataW.11 
Execute         rtl_gen_preprocess StreamingConvolution 
Execute         rtl_gen_preprocess Resid_StreamingDataW.1 
Execute         rtl_gen_preprocess NaivePopCount 
Execute         rtl_gen_preprocess StreamingMatrixVecto.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.5 
Execute         rtl_gen_preprocess StreamingMaxPool 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat 
Execute         rtl_gen_preprocess StreamingConvolution.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.2 
Execute         rtl_gen_preprocess StreamingMatrixVecto.6 
Execute         rtl_gen_preprocess Resid_StreamingDataW.13 
Execute         rtl_gen_preprocess StreamingConvolution.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.14 
Execute         rtl_gen_preprocess StreamingMatrixVecto.7 
Execute         rtl_gen_preprocess Resid_StreamingDataW.12 
Execute         rtl_gen_preprocess StreamingMaxPool.1 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat.1 
Execute         rtl_gen_preprocess StreamingConvolution.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.15 
Execute         rtl_gen_preprocess StreamingMatrixVecto.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.4 
Execute         rtl_gen_preprocess StreamingConvolution.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.7 
Execute         rtl_gen_preprocess StreamingMatrixVecto.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.10 
Execute         rtl_gen_preprocess Resid_StreamingDataW.6 
Execute         rtl_gen_preprocess StreamingMatrixVecto.2 
Execute         rtl_gen_preprocess Resid_StreamingDataW.9 
Execute         rtl_gen_preprocess Resid_StreamingDataW 
Execute         rtl_gen_preprocess StreamingMatrixVecto.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.8 
Execute         rtl_gen_preprocess Resid_StreamingDataW.3 
Execute         rtl_gen_preprocess StreamingMatrixVecto 
Execute         rtl_gen_preprocess StreamingDataWidthCo 
Execute         rtl_gen_preprocess Stream2Mem 
Execute         rtl_gen_preprocess Stream2Mem_Batch 
Execute         rtl_gen_preprocess DoCompute 
Execute         rtl_gen_preprocess DoMemInit 
Execute         rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for RTL generation: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Mem2Stream -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 11.12 seconds; current allocated memory: 817.630 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mem2Stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Mem2Stream -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Mem2Stream -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Mem2Stream 
Execute         gen_rtl Mem2Stream -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Mem2Stream 
Execute         gen_tb_info Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_csynth.rpt -f 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_csynth.xml -f -x 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.rpt -verbose -f 
Execute         db_write -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Mem2Stream_Batch10 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch10'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 818.551 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Mem2Stream_Batch10 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Mem2Stream_Batch10 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Mem2Stream_Batch10 
Execute         gen_tb_info Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_Batch10_csynth.rpt -f 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_Batch10_csynth.xml -f -x 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.rpt -verbose -f 
Execute         db_write -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 819.033 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo_1 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo_1 
Execute         gen_tb_info StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_1_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_1_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 819.870 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo_2 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo_2 
Execute         gen_tb_info StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_2_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_2_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 821.875 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_2 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_2 
Execute         gen_tb_info StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_2_csynth.rpt -f 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_2_csynth.xml -f -x 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.rpt -verbose -f 
Command         report done; 0.39 sec.
Execute         db_write -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.adb -f 
Command         db_write done; 0.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingFxdMatrixVe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingFxdMatrixVe -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingFxdMatrixVe'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 832.138 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingFxdMatrixVe -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingFxdMatrixVe 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingFxdMatrixVe 
Execute         gen_tb_info StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.42 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingFxdMatrixVe_csynth.rpt -f 
Command         report done; 0.43 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingFxdMatrixVe_csynth.xml -f -x 
Command         report done; 0.41 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.rpt -verbose -f 
Command         report done; 2.98 sec.
Execute         db_write -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.adb -f 
Command         db_write done; 1.57 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.11 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_11'.
INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 851.313 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_11 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_11 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_11 
Execute         gen_tb_info Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_11_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_11_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.adb -f 
Command         db_write done; 0.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 853.339 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution 
Execute         gen_rtl StreamingConvolution -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution 
Execute         gen_tb_info StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_csynth.rpt -f 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_csynth.xml -f -x 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.adb -f 
Command         db_write done; 0.5 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_1'.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 856.837 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_1 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_1 
Execute         gen_tb_info Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_1_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_1_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.adb -f 
Command         db_write done; 0.33 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NaivePopCount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model NaivePopCount -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'NaivePopCount'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 858.223 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl NaivePopCount -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/NaivePopCount -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl NaivePopCount -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/NaivePopCount 
Execute         gen_rtl NaivePopCount -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/NaivePopCount 
Execute         gen_tb_info NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/NaivePopCount_csynth.rpt -f 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/NaivePopCount_csynth.xml -f -x 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.adb -f 
Command         db_write done; 0.42 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_4'.
Command         create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 871.778 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_4 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_4 
Execute         gen_tb_info StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.35 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_4_csynth.rpt -f 
Command         report done; 0.38 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_4_csynth.xml -f -x 
Command         report done; 0.35 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.rpt -verbose -f 
Command         report done; 5.06 sec.
Execute         db_write -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.adb -f 
Command         db_write done; 2.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_5'.
INFO: [HLS 200-111]  Elapsed time: 8.94 seconds; current allocated memory: 897.103 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_5 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_5 
Execute         gen_tb_info Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_5_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_5_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.adb -f 
Command         db_write done; 0.54 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool'.
Command         create_rtl_model done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 905.937 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool 
Execute         gen_rtl StreamingMaxPool -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool 
Execute         gen_tb_info StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.35 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_csynth.rpt -f 
Command         report done; 0.36 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_csynth.xml -f -x 
Command         report done; 0.34 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.rpt -verbose -f 
Command         report done; 3.01 sec.
Execute         db_write -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.adb -f 
Command         db_write done; 2.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Bat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool_Bat -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Bat'.
INFO: [HLS 200-111]  Elapsed time: 6.69 seconds; current allocated memory: 927.448 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_Bat -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_Bat 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_Bat 
Execute         gen_tb_info StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_csynth.rpt -f 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_csynth.xml -f -x 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.rpt -verbose -f 
Command         report done; 0.96 sec.
Execute         db_write -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.adb -f 
Command         db_write done; 0.69 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 929.284 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_1 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_1 
Execute         gen_tb_info StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_1_csynth.rpt -f 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_1_csynth.xml -f -x 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.rpt -verbose -f 
Command         report done; 0.4 sec.
Execute         db_write -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.adb -f 
Command         db_write done; 0.94 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_2'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 932.821 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_2 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_2 
Execute         gen_tb_info Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_2_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_2_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.adb -f 
Command         db_write done; 0.78 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.6 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_6'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 939.800 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_6 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_6 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_6 
Execute         gen_tb_info StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.19 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_6_csynth.rpt -f 
Command         report done; 0.2 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_6_csynth.xml -f -x 
Command         report done; 0.22 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.rpt -verbose -f 
Command         report done; 2.61 sec.
Execute         db_write -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.adb -f 
Command         db_write done; 1.72 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.13 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_13'.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 953.336 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_13 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_13 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_13 
Execute         gen_tb_info Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_13_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_13_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.adb -f 
Command         db_write done; 0.82 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_5'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 955.396 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_5 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_5 
Execute         gen_tb_info StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_5_csynth.rpt -f 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_5_csynth.xml -f -x 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.adb -f 
Command         db_write done; 1.1 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.14 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_14'.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 958.856 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_14 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_14 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_14 
Execute         gen_tb_info Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_14_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_14_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.adb -f 
Command         db_write done; 0.86 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.7 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_7'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 965.893 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_7 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_7 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_7 
Execute         gen_tb_info StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.19 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_7_csynth.rpt -f 
Command         report done; 0.21 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_7_csynth.xml -f -x 
Command         report done; 0.19 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.rpt -verbose -f 
Command         report done; 2.6 sec.
Execute         db_write -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.adb -f 
Command         db_write done; 1.84 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.12 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_12'.
INFO: [HLS 200-111]  Elapsed time: 5.31 seconds; current allocated memory: 979.313 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_12 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_12 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_12 
Execute         gen_tb_info Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_12_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_12_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.adb -f 
Command         db_write done; 0.94 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_1'.
Command         create_rtl_model done; 2 sec.
INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 996.357 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_1 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_1 
Execute         gen_tb_info StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.66 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_1_csynth.rpt -f 
Command         report done; 0.71 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_1_csynth.xml -f -x 
Command         report done; 0.67 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.rpt -verbose -f 
Command         report done; 5.96 sec.
Execute         db_write -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.adb -f 
Command         db_write done; 4.27 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Bat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool_Bat.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Bat_1'.
INFO: [HLS 200-111]  Elapsed time: 13.26 seconds; current allocated memory: 1.014 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_Bat_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_Bat_1 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_Bat_1 
Execute         gen_tb_info StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_1_csynth.rpt -f 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_1_csynth.xml -f -x 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.rpt -verbose -f 
Command         report done; 1.9 sec.
Execute         db_write -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.adb -f 
Command         db_write done; 1.3 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_4'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.016 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_4 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_4 
Execute         gen_tb_info StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_4_csynth.rpt -f 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_4_csynth.xml -f -x 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.adb -f 
Command         db_write done; 1.62 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.15 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_15'.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.020 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_15 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_15 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_15 
Execute         gen_tb_info Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_15_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_15_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.adb -f 
Command         db_write done; 1.37 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_3'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.022 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_3 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_3 
Execute         gen_tb_info StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_3_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_3_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.rpt -verbose -f 
Command         report done; 0.79 sec.
Execute         db_write -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.adb -f 
Command         db_write done; 1.67 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_4'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 1.027 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_4 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_4 
Execute         gen_tb_info Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_4_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_4_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.adb -f 
Command         db_write done; 1.43 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_256_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_3'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.029 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_3 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_3 
Execute         gen_tb_info StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_3_csynth.rpt -f 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_3_csynth.xml -f -x 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.adb -f 
Command         db_write done; 1.63 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.7 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_7'.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.032 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_7 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_7 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_7 
Execute         gen_tb_info Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_7_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_7_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.adb -f 
Command         db_write done; 1.44 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_5'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.035 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_5 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_5 
Execute         gen_tb_info StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_5_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_5_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.rpt -verbose -f 
Command         report done; 0.46 sec.
Execute         db_write -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.adb -f 
Command         db_write done; 1.66 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.10 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_10'.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1.038 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_10 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_10 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_10 
Execute         gen_tb_info Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_10_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_10_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.adb -f 
Command         db_write done; 1.49 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.6 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_6'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.039 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_6 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_6 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_6 
Execute         gen_tb_info Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_6_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_6_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.adb -f 
Command         db_write done; 1.48 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_2'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 1.041 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_2 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_2 
Execute         gen_tb_info StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_2_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_2_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.adb -f 
Command         db_write done; 1.68 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.9 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_9'.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1.043 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_9 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_9 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_9 
Execute         gen_tb_info Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_9_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_9_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.adb -f 
Command         db_write done; 1.48 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.044 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW 
Execute         gen_tb_info Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.adb -f 
Command         db_write done; 1.49 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_1'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.046 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_1 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_1 
Execute         gen_tb_info StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_1_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_1_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.rpt -verbose -f 
Command         report done; 0.3 sec.
Execute         db_write -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.adb -f 
Command         db_write done; 1.61 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.8 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_8'.
INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 1.049 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_8 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_8 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_8 
Execute         gen_tb_info Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_8_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_8_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.adb -f 
Command         db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_3'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.050 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_3 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_3 
Execute         gen_tb_info Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_3_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_3_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.adb -f 
Command         db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_24s_16s_40_3_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 1.052 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto 
Execute         gen_tb_info StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.rpt -verbose -f 
Command         report done; 0.64 sec.
Execute         db_write -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.adb -f 
Command         db_write done; 1.78 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.057 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo 
Execute         gen_tb_info StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.adb -f 
Command         db_write done; 1.53 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Stream2Mem -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.057 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Stream2Mem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Stream2Mem -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Stream2Mem -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Stream2Mem 
Execute         gen_rtl Stream2Mem -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Stream2Mem 
Execute         gen_tb_info Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_csynth.rpt -f 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_csynth.xml -f -x 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.rpt -verbose -f 
Execute         db_write -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.adb -f 
Command         db_write done; 1.53 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Stream2Mem_Batch -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 1.058 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Stream2Mem_Batch -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Stream2Mem_Batch 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Stream2Mem_Batch 
Execute         gen_tb_info Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_Batch_csynth.rpt -f 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_Batch_csynth.xml -f -x 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.rpt -verbose -f 
Execute         db_write -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.adb -f 
Command         db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model DoCompute -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute'.
Command         create_rtl_model done; 1.37 sec.
INFO: [HLS 200-111]  Elapsed time: 2.98 seconds; current allocated memory: 1.070 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl DoCompute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/DoCompute -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl DoCompute -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/DoCompute 
Execute         gen_rtl DoCompute -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/DoCompute 
Execute         gen_tb_info DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.15 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoCompute_csynth.rpt -f 
Command         report done; 0.16 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoCompute_csynth.xml -f -x 
Command         report done; 0.13 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.rpt -verbose -f 
Command         report done; 10.76 sec.
Execute         db_write -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.adb -f 
Command         db_write done; 1.81 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoMemInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model DoMemInit -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'means_out1_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out2_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out3_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out4_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out5_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out6_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out7_V_1' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'DoMemInit' is 7573 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoMemInit'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 1.084 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl DoMemInit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/DoMemInit -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl DoMemInit -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/DoMemInit 
Execute         gen_rtl DoMemInit -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/DoMemInit 
Execute         gen_tb_info DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoMemInit_csynth.rpt -f 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoMemInit_csynth.xml -f -x 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.rpt -verbose -f 
Command         report done; 1.26 sec.
Execute         db_write -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.adb -f 
Command         db_write done; 2.38 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model BlackBoxJam -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/doInit' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetLayer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetInd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/fix_val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BlackBoxJam' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'means_in1_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in1_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in2_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in2_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in3_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in3_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in4_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in4_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in5_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in5_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in6_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in6_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in7_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in7_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out1_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out2_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out3_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out4_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out5_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out6_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out7_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in8_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in8_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'out_V', 'doInit', 'targetLayer', 'targetMem', 'targetInd', 'val_V' and 'fix_val_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BlackBoxJam'.
Command         create_rtl_model done; 6.52 sec.
INFO: [HLS 200-111]  Elapsed time: 10.64 seconds; current allocated memory: 1.120 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl BlackBoxJam -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/BlackBoxJam -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl BlackBoxJam -istop -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/BlackBoxJam 
Command         gen_rtl done; 1.26 sec.
Execute         gen_rtl BlackBoxJam -istop -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/BlackBoxJam 
Command         gen_rtl done; 0.64 sec.
Execute         export_constraint_db -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl -f -tool general 
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.design.xml -verbose -f -dv 
Command         report done; 7.87 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 1.85 sec.
Execute         gen_tb_info BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/BlackBoxJam_csynth.rpt -f 
Command         report done; 0.65 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/BlackBoxJam_csynth.xml -f -x 
Command         report done; 0.61 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.rpt -verbose -f 
Command         report done; 11.53 sec.
Execute         db_write -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.adb -f 
Command         db_write done; 2.22 sec.
Execute         sc_get_clocks BlackBoxJam 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain BlackBoxJam 
INFO-FLOW: Model list for RTL component generation: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Handling components in module [Mem2Stream] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO-FLOW: Handling components in module [Mem2Stream_Batch10] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_24_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_24_1_1
INFO-FLOW: Found component StreamingConvolution_2_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_2_inputBuf_0_0_V
INFO-FLOW: Handling components in module [StreamingFxdMatrixVe] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_24s_24s_48_4_1.
INFO-FLOW: Append model BlackBoxJam_mul_24s_24s_48_4_1
INFO-FLOW: Found component StreamingFxdMatrixVe_inputBuf_V.
INFO-FLOW: Append model StreamingFxdMatrixVe_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_11] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_64_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_64_1_1
INFO-FLOW: Found component StreamingConvolution_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
INFO-FLOW: Handling components in module [NaivePopCount] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_mul_16s_24s_24_3_1.
INFO-FLOW: Append model BlackBoxJam_mul_mul_16s_24s_24_3_1
INFO-FLOW: Found component BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1.
INFO-FLOW: Append model BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1
INFO-FLOW: Found component StreamingMatrixVecto_4_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_4_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_buf_0_V.
INFO-FLOW: Append model StreamingMaxPool_buf_0_V
INFO-FLOW: Handling components in module [StreamingMaxPool_Bat] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO-FLOW: Found component StreamingConvolution_1_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_1_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_6] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_13] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_128_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_128_1_1
INFO-FLOW: Found component StreamingConvolution_5_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_5_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_14] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_7] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_7_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_7_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_12] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_1_buf_0_V.
INFO-FLOW: Append model StreamingMaxPool_1_buf_0_V
INFO-FLOW: Handling components in module [StreamingMaxPool_Bat_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO-FLOW: Found component StreamingConvolution_4_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_4_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_15] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_256_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_256_1_1
INFO-FLOW: Found component StreamingConvolution_3_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_3_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_7] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_5_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_5_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_10] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_6] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_2_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_2_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_9] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_1_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_1_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_8] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_mul_24s_16s_40_3_1.
INFO-FLOW: Append model BlackBoxJam_mul_mul_24s_16s_40_3_1
INFO-FLOW: Found component StreamingMatrixVecto_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_inputBuf_V
INFO-FLOW: Found component StreamingMatrixVecto_accPopCount_0_V.
INFO-FLOW: Append model StreamingMatrixVecto_accPopCount_0_V
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [Stream2Mem] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
INFO-FLOW: Handling components in module [Stream2Mem_Batch] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w61_d38_A.
INFO-FLOW: Append model fifo_w61_d38_A
INFO-FLOW: Found component fifo_w192_d2_A.
INFO-FLOW: Append model fifo_w192_d2_A
INFO-FLOW: Found component fifo_w24_d128_A.
INFO-FLOW: Append model fifo_w24_d128_A
INFO-FLOW: Found component fifo_w24_d2_A.
INFO-FLOW: Append model fifo_w24_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w128_d128_A.
INFO-FLOW: Append model fifo_w128_d128_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w128_d81_A.
INFO-FLOW: Append model fifo_w128_d81_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w256_d1_A.
INFO-FLOW: Append model fifo_w256_d1_A
INFO-FLOW: Found component fifo_w256_d2_A.
INFO-FLOW: Append model fifo_w256_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w256_d1_A.
INFO-FLOW: Append model fifo_w256_d1_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d3_A.
INFO-FLOW: Append model fifo_w64_d3_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component start_for_StreamingDataWidthCo_1_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_1_U0
INFO-FLOW: Found component start_for_Stream2Mem_Batch_U0.
INFO-FLOW: Append model start_for_Stream2Mem_Batch_U0
INFO-FLOW: Found component start_for_StreamingDataWidthCo_2_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_2_U0
INFO-FLOW: Found component start_for_StreamingConvolution_2_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_2_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_11_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_11_U0
INFO-FLOW: Found component start_for_StreamingConvolution_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_1_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_1_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_5_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_5_U0
INFO-FLOW: Found component start_for_StreamingMaxPool_Bat_U0.
INFO-FLOW: Append model start_for_StreamingMaxPool_Bat_U0
INFO-FLOW: Found component start_for_StreamingConvolution_1_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_1_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_2_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_2_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_13_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_13_U0
INFO-FLOW: Found component start_for_StreamingConvolution_5_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_5_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_14_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_14_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_12_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_12_U0
INFO-FLOW: Found component start_for_StreamingMaxPool_Bat_1_U0.
INFO-FLOW: Append model start_for_StreamingMaxPool_Bat_1_U0
INFO-FLOW: Found component start_for_StreamingConvolution_4_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_4_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_15_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_15_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_4_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_4_U0
INFO-FLOW: Found component start_for_StreamingConvolution_3_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_3_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_7_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_7_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_10_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_10_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_6_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_6_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_9_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_9_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_8_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_8_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_3_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_3_U0
INFO-FLOW: Found component start_for_StreamingDataWidthCo_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_U0
INFO-FLOW: Handling components in module [DoMemInit] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
INFO-FLOW: Handling components in module [BlackBoxJam] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_weightMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem5_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem5_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem6_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem6_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem6_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem6_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem7_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem7_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem7_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem7_V_0
INFO-FLOW: Found component BlackBoxJam_alphaMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_alphaMem5_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem0_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem0_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem0_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem0_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem1_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem1_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem1_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem1_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem2_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem2_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem2_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem2_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem3_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem3_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem4_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem4_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem8_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem8_V_0
INFO-FLOW: Found component BlackBoxJam_alphaMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_alphaMem4_V_0
INFO-FLOW: Found component BlackBoxJam_control_s_axi.
INFO-FLOW: Append model BlackBoxJam_control_s_axi
INFO-FLOW: Found component BlackBoxJam_hostmem_m_axi.
INFO-FLOW: Append model BlackBoxJam_hostmem_m_axi
INFO-FLOW: Append model Mem2Stream
INFO-FLOW: Append model Mem2Stream_Batch10
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model StreamingDataWidthCo_2
INFO-FLOW: Append model StreamingConvolution_2
INFO-FLOW: Append model StreamingFxdMatrixVe
INFO-FLOW: Append model Resid_StreamingDataW_11
INFO-FLOW: Append model StreamingConvolution
INFO-FLOW: Append model Resid_StreamingDataW_1
INFO-FLOW: Append model NaivePopCount
INFO-FLOW: Append model StreamingMatrixVecto_4
INFO-FLOW: Append model Resid_StreamingDataW_5
INFO-FLOW: Append model StreamingMaxPool
INFO-FLOW: Append model StreamingMaxPool_Bat
INFO-FLOW: Append model StreamingConvolution_1
INFO-FLOW: Append model Resid_StreamingDataW_2
INFO-FLOW: Append model StreamingMatrixVecto_6
INFO-FLOW: Append model Resid_StreamingDataW_13
INFO-FLOW: Append model StreamingConvolution_5
INFO-FLOW: Append model Resid_StreamingDataW_14
INFO-FLOW: Append model StreamingMatrixVecto_7
INFO-FLOW: Append model Resid_StreamingDataW_12
INFO-FLOW: Append model StreamingMaxPool_1
INFO-FLOW: Append model StreamingMaxPool_Bat_1
INFO-FLOW: Append model StreamingConvolution_4
INFO-FLOW: Append model Resid_StreamingDataW_15
INFO-FLOW: Append model StreamingMatrixVecto_3
INFO-FLOW: Append model Resid_StreamingDataW_4
INFO-FLOW: Append model StreamingConvolution_3
INFO-FLOW: Append model Resid_StreamingDataW_7
INFO-FLOW: Append model StreamingMatrixVecto_5
INFO-FLOW: Append model Resid_StreamingDataW_10
INFO-FLOW: Append model Resid_StreamingDataW_6
INFO-FLOW: Append model StreamingMatrixVecto_2
INFO-FLOW: Append model Resid_StreamingDataW_9
INFO-FLOW: Append model Resid_StreamingDataW
INFO-FLOW: Append model StreamingMatrixVecto_1
INFO-FLOW: Append model Resid_StreamingDataW_8
INFO-FLOW: Append model Resid_StreamingDataW_3
INFO-FLOW: Append model StreamingMatrixVecto
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model Stream2Mem
INFO-FLOW: Append model Stream2Mem_Batch
INFO-FLOW: Append model DoCompute
INFO-FLOW: Append model DoMemInit
INFO-FLOW: Append model BlackBoxJam
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BlackBoxJam_mux_42_24_1_1 StreamingConvolution_2_inputBuf_0_0_V BlackBoxJam_mul_24s_24s_48_4_1 StreamingFxdMatrixVe_inputBuf_V BlackBoxJam_mux_42_64_1_1 StreamingConvolution_inputBuf_0_0_V BlackBoxJam_mul_mul_16s_24s_24_3_1 BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1 StreamingMatrixVecto_4_inputBuf_V StreamingMaxPool_buf_0_V StreamingConvolution_1_inputBuf_0_0_V BlackBoxJam_mux_42_128_1_1 StreamingConvolution_5_inputBuf_0_0_V StreamingMatrixVecto_7_inputBuf_V StreamingMaxPool_1_buf_0_V StreamingConvolution_4_inputBuf_0_0_V BlackBoxJam_mux_42_256_1_1 StreamingConvolution_3_inputBuf_0_0_V StreamingMatrixVecto_5_inputBuf_V StreamingMatrixVecto_2_inputBuf_V StreamingMatrixVecto_1_inputBuf_V BlackBoxJam_mul_mul_24s_16s_40_3_1 StreamingMatrixVecto_inputBuf_V StreamingMatrixVecto_accPopCount_0_V fifo_w64_d2_A fifo_w61_d38_A fifo_w192_d2_A fifo_w24_d128_A fifo_w24_d2_A fifo_w16_d2_A fifo_w64_d128_A fifo_w64_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w64_d2_A fifo_w64_d128_A fifo_w64_d2_A fifo_w32_d2_A fifo_w16_d2_A fifo_w128_d128_A fifo_w128_d2_A fifo_w32_d2_A fifo_w16_d2_A fifo_w128_d2_A fifo_w128_d81_A fifo_w128_d2_A fifo_w32_d2_A fifo_w4_d2_A fifo_w256_d1_A fifo_w256_d2_A fifo_w32_d2_A fifo_w1_d2_A fifo_w256_d1_A fifo_w4_d2_A fifo_w1_d2_A fifo_w64_d128_A fifo_w8_d2_A fifo_w1_d2_A fifo_w64_d3_A fifo_w1_d2_A fifo_w64_d2_A fifo_w64_d2_A start_for_StreamingDataWidthCo_1_U0 start_for_Stream2Mem_Batch_U0 start_for_StreamingDataWidthCo_2_U0 start_for_StreamingConvolution_2_U0 start_for_Resid_StreamingDataW_11_U0 start_for_StreamingConvolution_U0 start_for_Resid_StreamingDataW_1_U0 start_for_Resid_StreamingDataW_5_U0 start_for_StreamingMaxPool_Bat_U0 start_for_StreamingConvolution_1_U0 start_for_Resid_StreamingDataW_2_U0 start_for_Resid_StreamingDataW_13_U0 start_for_StreamingConvolution_5_U0 start_for_Resid_StreamingDataW_14_U0 start_for_Resid_StreamingDataW_12_U0 start_for_StreamingMaxPool_Bat_1_U0 start_for_StreamingConvolution_4_U0 start_for_Resid_StreamingDataW_15_U0 start_for_Resid_StreamingDataW_4_U0 start_for_StreamingConvolution_3_U0 start_for_Resid_StreamingDataW_7_U0 start_for_Resid_StreamingDataW_10_U0 start_for_Resid_StreamingDataW_6_U0 start_for_Resid_StreamingDataW_9_U0 start_for_Resid_StreamingDataW_U0 start_for_Resid_StreamingDataW_8_U0 start_for_Resid_StreamingDataW_3_U0 start_for_StreamingDataWidthCo_U0 BlackBoxJam_weightMem5_V_0 BlackBoxJam_thresMem5_V_0 BlackBoxJam_weightMem6_V_0 BlackBoxJam_thresMem6_V_0 BlackBoxJam_weightMem7_V_0 BlackBoxJam_thresMem7_V_0 BlackBoxJam_alphaMem5_V_0 BlackBoxJam_weightMem0_V_0 BlackBoxJam_thresMem0_V_0 BlackBoxJam_weightMem1_V_0 BlackBoxJam_thresMem1_V_0 BlackBoxJam_weightMem2_V_0 BlackBoxJam_thresMem2_V_0 BlackBoxJam_weightMem3_V_0 BlackBoxJam_weightMem4_V_0 BlackBoxJam_thresMem4_V_0 BlackBoxJam_weightMem8_V_0 BlackBoxJam_alphaMem4_V_0 BlackBoxJam_control_s_axi BlackBoxJam_hostmem_m_axi Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo_1 StreamingDataWidthCo_2 StreamingConvolution_2 StreamingFxdMatrixVe Resid_StreamingDataW_11 StreamingConvolution Resid_StreamingDataW_1 NaivePopCount StreamingMatrixVecto_4 Resid_StreamingDataW_5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution_1 Resid_StreamingDataW_2 StreamingMatrixVecto_6 Resid_StreamingDataW_13 StreamingConvolution_5 Resid_StreamingDataW_14 StreamingMatrixVecto_7 Resid_StreamingDataW_12 StreamingMaxPool_1 StreamingMaxPool_Bat_1 StreamingConvolution_4 Resid_StreamingDataW_15 StreamingMatrixVecto_3 Resid_StreamingDataW_4 StreamingConvolution_3 Resid_StreamingDataW_7 StreamingMatrixVecto_5 Resid_StreamingDataW_10 Resid_StreamingDataW_6 StreamingMatrixVecto_2 Resid_StreamingDataW_9 Resid_StreamingDataW StreamingMatrixVecto_1 Resid_StreamingDataW_8 Resid_StreamingDataW_3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: To file: write model BlackBoxJam_mux_42_24_1_1
INFO-FLOW: To file: write model StreamingConvolution_2_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mul_24s_24s_48_4_1
INFO-FLOW: To file: write model StreamingFxdMatrixVe_inputBuf_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_64_1_1
INFO-FLOW: To file: write model StreamingConvolution_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mul_mul_16s_24s_24_3_1
INFO-FLOW: To file: write model BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1
INFO-FLOW: To file: write model StreamingMatrixVecto_4_inputBuf_V
INFO-FLOW: To file: write model StreamingMaxPool_buf_0_V
INFO-FLOW: To file: write model StreamingConvolution_1_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_128_1_1
INFO-FLOW: To file: write model StreamingConvolution_5_inputBuf_0_0_V
INFO-FLOW: To file: write model StreamingMatrixVecto_7_inputBuf_V
INFO-FLOW: To file: write model StreamingMaxPool_1_buf_0_V
INFO-FLOW: To file: write model StreamingConvolution_4_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_256_1_1
INFO-FLOW: To file: write model StreamingConvolution_3_inputBuf_0_0_V
INFO-FLOW: To file: write model StreamingMatrixVecto_5_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_2_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_1_inputBuf_V
INFO-FLOW: To file: write model BlackBoxJam_mul_mul_24s_16s_40_3_1
INFO-FLOW: To file: write model StreamingMatrixVecto_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_accPopCount_0_V
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w61_d38_A
INFO-FLOW: To file: write model fifo_w192_d2_A
INFO-FLOW: To file: write model fifo_w24_d128_A
INFO-FLOW: To file: write model fifo_w24_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w128_d128_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w128_d81_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w256_d1_A
INFO-FLOW: To file: write model fifo_w256_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w256_d1_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d3_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_1_U0
INFO-FLOW: To file: write model start_for_Stream2Mem_Batch_U0
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_2_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_2_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_11_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_1_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_5_U0
INFO-FLOW: To file: write model start_for_StreamingMaxPool_Bat_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_1_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_2_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_13_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_5_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_14_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_12_U0
INFO-FLOW: To file: write model start_for_StreamingMaxPool_Bat_1_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_4_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_15_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_4_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_3_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_7_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_10_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_6_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_9_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_8_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_3_U0
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_U0
INFO-FLOW: To file: write model BlackBoxJam_weightMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem6_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem6_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem7_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem7_V_0
INFO-FLOW: To file: write model BlackBoxJam_alphaMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem0_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem0_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem1_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem1_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem2_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem2_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem3_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem8_V_0
INFO-FLOW: To file: write model BlackBoxJam_alphaMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_control_s_axi
INFO-FLOW: To file: write model BlackBoxJam_hostmem_m_axi
INFO-FLOW: To file: write model Mem2Stream
INFO-FLOW: To file: write model Mem2Stream_Batch10
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model StreamingDataWidthCo_2
INFO-FLOW: To file: write model StreamingConvolution_2
INFO-FLOW: To file: write model StreamingFxdMatrixVe
INFO-FLOW: To file: write model Resid_StreamingDataW_11
INFO-FLOW: To file: write model StreamingConvolution
INFO-FLOW: To file: write model Resid_StreamingDataW_1
INFO-FLOW: To file: write model NaivePopCount
INFO-FLOW: To file: write model StreamingMatrixVecto_4
INFO-FLOW: To file: write model Resid_StreamingDataW_5
INFO-FLOW: To file: write model StreamingMaxPool
INFO-FLOW: To file: write model StreamingMaxPool_Bat
INFO-FLOW: To file: write model StreamingConvolution_1
INFO-FLOW: To file: write model Resid_StreamingDataW_2
INFO-FLOW: To file: write model StreamingMatrixVecto_6
INFO-FLOW: To file: write model Resid_StreamingDataW_13
INFO-FLOW: To file: write model StreamingConvolution_5
INFO-FLOW: To file: write model Resid_StreamingDataW_14
INFO-FLOW: To file: write model StreamingMatrixVecto_7
INFO-FLOW: To file: write model Resid_StreamingDataW_12
INFO-FLOW: To file: write model StreamingMaxPool_1
INFO-FLOW: To file: write model StreamingMaxPool_Bat_1
INFO-FLOW: To file: write model StreamingConvolution_4
INFO-FLOW: To file: write model Resid_StreamingDataW_15
INFO-FLOW: To file: write model StreamingMatrixVecto_3
INFO-FLOW: To file: write model Resid_StreamingDataW_4
INFO-FLOW: To file: write model StreamingConvolution_3
INFO-FLOW: To file: write model Resid_StreamingDataW_7
INFO-FLOW: To file: write model StreamingMatrixVecto_5
INFO-FLOW: To file: write model Resid_StreamingDataW_10
INFO-FLOW: To file: write model Resid_StreamingDataW_6
INFO-FLOW: To file: write model StreamingMatrixVecto_2
INFO-FLOW: To file: write model Resid_StreamingDataW_9
INFO-FLOW: To file: write model Resid_StreamingDataW
INFO-FLOW: To file: write model StreamingMatrixVecto_1
INFO-FLOW: To file: write model Resid_StreamingDataW_8
INFO-FLOW: To file: write model Resid_StreamingDataW_3
INFO-FLOW: To file: write model StreamingMatrixVecto
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model Stream2Mem
INFO-FLOW: To file: write model Stream2Mem_Batch
INFO-FLOW: To file: write model DoCompute
INFO-FLOW: To file: write model DoMemInit
INFO-FLOW: To file: write model BlackBoxJam
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.12 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_2_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'BlackBoxJam_mul_24s_24s_48_4_1_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'StreamingFxdMatrixVe_inputBuf_V_ram (RAM)' using distributed RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_4_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_buf_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_1_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_5_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_7_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_1_buf_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_4_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_3_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_5_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_2_inputBuf_V_ram (RAM)' using distributed RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_1_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_accPopCount_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inter0_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_offset_c_U(fifo_w61_d38_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_1_V_V_U(fifo_w192_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_2_V_V_U(fifo_w24_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_6_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter1_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter2_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter3_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter4_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_2_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter5_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter6_V_V_U(fifo_w128_d81_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_3_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_4_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_4_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_5_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_m_target_V_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_V_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter9_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_m_target_V_V_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_V_V_1_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter10_V_V_U(fifo_w64_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2mvu_V_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvu2out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'memOutStrm_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_1_U0_U(start_for_StreamingDataWidthCo_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Stream2Mem_Batch_U0_U(start_for_Stream2Mem_Batch_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_2_U0_U(start_for_StreamingDataWidthCo_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_2_U0_U(start_for_StreamingConvolution_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_11_U0_U(start_for_Resid_StreamingDataW_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_U0_U(start_for_StreamingConvolution_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_1_U0_U(start_for_Resid_StreamingDataW_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_5_U0_U(start_for_Resid_StreamingDataW_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Bat_U0_U(start_for_StreamingMaxPool_Bat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_1_U0_U(start_for_StreamingConvolution_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_2_U0_U(start_for_Resid_StreamingDataW_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_13_U0_U(start_for_Resid_StreamingDataW_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_5_U0_U(start_for_StreamingConvolution_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_14_U0_U(start_for_Resid_StreamingDataW_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_12_U0_U(start_for_Resid_StreamingDataW_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Bat_1_U0_U(start_for_StreamingMaxPool_Bat_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_4_U0_U(start_for_StreamingConvolution_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_15_U0_U(start_for_Resid_StreamingDataW_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_4_U0_U(start_for_Resid_StreamingDataW_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_3_U0_U(start_for_StreamingConvolution_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_7_U0_U(start_for_Resid_StreamingDataW_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_10_U0_U(start_for_Resid_StreamingDataW_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_6_U0_U(start_for_Resid_StreamingDataW_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_9_U0_U(start_for_Resid_StreamingDataW_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_U0_U(start_for_Resid_StreamingDataW_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_8_U0_U(start_for_Resid_StreamingDataW_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_3_U0_U(start_for_Resid_StreamingDataW_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_U0_U(start_for_StreamingDataWidthCo_U0)' using Shift Registers.
Command         ap_source done; 1.76 sec.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem5_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem5_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem6_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem6_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem7_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem7_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_alphaMem5_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem1_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem1_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem2_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem2_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem3_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem4_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem4_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem8_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_alphaMem4_V_0_ram (RAM)' using block RAMs with power-on initialization.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.64 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.12 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=BlackBoxJam xml_exists=0
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=156 #gSsdmPorts=0
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute         sc_get_clocks BlackBoxJam 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:21 ; elapsed = 00:09:19 . Memory (MB): peak = 1697.867 ; gain = 1256.012 ; free physical = 155 ; free virtual = 10585
INFO: [SYSC 207-301] Generating SystemC RTL for BlackBoxJam.
INFO: [VHDL 208-304] Generating VHDL RTL for BlackBoxJam.
INFO: [VLOG 209-307] Generating Verilog RTL for BlackBoxJam.
Command       autosyn done; 336.01 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 557.3 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.11 sec.
Command       ap_source done; 0.11 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=BlackBoxJam
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=BlackBoxJam
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/impl/ip/pack.sh
Command     export_design done; 16.67 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.4 sec.
INFO-FLOW: Workspace /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1 opened at Tue Jul 07 16:19:56 CST 2020
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed medium 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       set_part xc7z020clg400-1 
Execute         add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute           get_default_platform 
Execute           license_isbetapart xc7z020 
Command           license_isbetapart done; error code: 1; 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             get_default_platform 
Execute             config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute             config_chip_info -quiet -speed medium 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                   source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                   source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command               ap_source done; 0.11 sec.
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.11 sec.
Command           ap_source done; 0.11 sec.
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute         get_default_platform 
Command       set_part done; 0.21 sec.
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute       config_interface -m_axi_addr64=1 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 0.44 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           get_default_platform 
Execute           config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute           config_chip_info -quiet -speed medium 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.11 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       get_default_platform 
Command     set_part done; 0.2 sec.
Execute     config_interface -m_axi_addr64 
Execute     create_clock -period 5 -name default 
Execute     csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -lm 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       config_compile -blackbox  
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp as C++
Execute         get_default_platform 
Execute         is_encrypted /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp 
Execute         get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp"   -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp
Command         clang done; 1.51 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.1 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/Vivado/2018.3/lnx64/tools/gcc" -hls  -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp"  -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/useless.bc
Command         clang done; 2.84 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x -directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.96 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x -directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/all.directive.json -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.87 sec.
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:232:23
Execute         send_msg_by_id WARNING @200-471@%s%s 1 /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file /home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command           ap_eval done; 2.3 sec.
Execute           ap_eval exec -ignorestderr /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command           ap_eval done; 2.59 sec.
Command         tidy_31 done; 4.92 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.02 sec.
Execute         get_default_platform 
INFO-FLOW: Processing labels
Execute         clang -src /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp"  -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/Vivado/2018.3/common/technology/autopilot" -I "/home/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.bc" 
INFO-FLOW: exec /home/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.pragma.2.cpp -std=c++0x -I/home/yangyuan/下载/ReBNet/bnn/src/library/hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/Vivado/2018.3/common/technology/autopilot -I /home/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.bc
Command         clang done; 3.03 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/top.g.bc -hls-opt -except-internalize BlackBoxJam -L/home/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g 
Command         llvm-ld done; 1.05 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 441.938 ; gain = 0.086 ; free physical = 3401 ; free virtual = 11239
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 441.938 ; gain = 0.086 ; free physical = 3401 ; free virtual = 11239
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.15 sec.
Execute           llvm-ld /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.02 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top BlackBoxJam -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.0.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'void StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:130) in function 'void StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>(hls::stream<ap_uint<FORWARD_REFERENCE> >&, hls::stream<ap_uint<FORWARD_REFERENCE> >&, ap_uint<FORWARD_REFERENCE> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const (*) [FORWARD_REFERENCE], ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<FORWARD_REFERENCE, FORWARD_REFERENCE, (ap_q_mode)5, (ap_o_mode)3, 0> const*, unsigned int)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'WidthAdjustedInputStream<24u, 24u, 8100u>::operator hls::stream<ap_uint<24> >&' into 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:148).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 64u, 3600u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:149).
INFO: [XFORM 203-603] Inlining function 'StreamingFxdConvLayer_Batch<3u, 3u, 32u, 64u, 30u, 8u, 1u, 3u, 16u, 24u, 16u, 36u, 4u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:267).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 32u, 7056u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<32u, 64u, 1568u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 64u, 30u, 64u, 28u, 32u, 32u, 16u, 24u, 16u, 36u, 2u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:268).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 32u, 1296u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 128u, 1152u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 64u, 14u, 128u, 12u, 32u, 16u, 16u, 24u, 16u, 144u, 8u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:272).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<128u, 32u, 900u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<16u, 128u, 800u, 2u>::operator hls::stream<ap_uint<16> >&' into 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 128u, 12u, 128u, 10u, 32u, 16u, 16u, 24u, 16u, 288u, 8u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:273).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<128u, 32u, 81u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<4u, 256u, 576u, 2u>::operator hls::stream<ap_uint<4> >&' into 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 128u, 5u, 256u, 3u, 32u, 4u, 16u, 24u, 16u, 2304u, 64u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:275).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<256u, 32u, 9u, 2u>::operator hls::stream<ap_uint<32> >&' into 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 256u, 256u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/convlayer.h:98).
INFO: [XFORM 203-603] Inlining function 'StreamingConvLayer_Batch<3u, 256u, 3u, 256u, 1u, 32u, 1u, 16u, 24u, 16u, 18432u, 256u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:277).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<256u, 4u, 1u, 2u>::operator hls::stream<ap_uint<4> >&' into 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 64u, 512u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedOutputStream<1u, 64u, 512u, 2u>::operator hls::stream<ap_uint<1> >&' into 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_Batch<256u, 64u, 4u, 1u, 16u, 24u, 16u, 256u, 512u, 32768u, 512u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:279).
INFO: [XFORM 203-603] Inlining function 'Resid_WidthAdjustedInputStream<64u, 8u, 8u, 2u>::operator hls::stream<ap_uint<8> >&' into 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/fclayer.h:75).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_Batch<64u, 64u, 8u, 1u, 16u, 24u, 16u, 512u, 512u, 32768u, 512u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:280).
INFO: [XFORM 203-603] Inlining function 'StreamingFCLayer_NoActivation_Batch<64u, 64u, 1u, 4u, 16u, 24u, 16u, 512u, 64u, 8192u, 2u>' into 'DoCompute' (/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:282).
Command           transform done; 3.69 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 633.852 ; gain = 192.000 ; free physical = 3298 ; free virtual = 11146
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<4u, 16u>' into 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<8u, 16u>' into 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<1u, 16u>' into 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) automatically.
Command           transform done; 2.87 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.prechk.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:90: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.2 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 633.852 ; gain = 192.000 ; free physical = 3297 ; free virtual = 11145
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.g.1.bc to /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
WARNING: [XFORM 203-311] Ignored reset directive (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:71:1): variable 'inp' is not static or global variable.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:74) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:109) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:74) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:109) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:122) in function 'Stream2Mem_Batch<64u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:127) in function 'Stream2Mem_Batch<64u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<8u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<4u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<32u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'NaivePopCount<1u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54:10).
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:90) in function 'Mem2Stream_Batch<64u, 3072u>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:95) in function 'Mem2Stream_Batch<64u, 3072u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:374) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:144) in function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:64) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:76) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:81) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:83) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:87) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:93) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:100) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:111) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:114) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:124) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:64) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:76) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:81) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:83) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:87) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:93) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:100) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:111) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:114) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:124) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:72) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:77) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:103) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128) in function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:122) in function 'Stream2Mem_Batch<64u, 128u>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:127) in function 'Stream2Mem_Batch<64u, 128u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:212) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:224) in function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:170) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:174) in function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<8u, 16u>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<4u, 16u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<32u, 16u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:54) in function 'NaivePopCount<1u, 16u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:90) in function 'Mem2Stream_Batch<64u, 3072u>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:95) in function 'Mem2Stream_Batch<64u, 3072u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:245) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:251) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:266) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:279) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:291) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:293) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:302) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:108) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:114) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:145) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:160) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:162) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:171) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:179) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.4.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:183) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:191) in function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:357) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:390) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:399) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:421) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:427) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:430) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:442) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'eo.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:207) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-102] Partitioning array 'ei.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:165) automatically.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vals.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'thresMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weightMem8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'alphaMem7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_in8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'means_out0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accResidual.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accReg.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:355) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intReg.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:356) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'inputBuf.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'accPopCount.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:92) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<32u, 16u>' into 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<4u, 16u>' into 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<8u, 16u>' into 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'NaivePopCount<1u, 16u>' into 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'DoCompute', detected/extracted 38 process function(s): 
	 'Mem2Stream_Batch<64u, 3072u>'
	 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>'
	 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>'
	 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>398'
	 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>399'
	 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>400'
	 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>401'
	 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>'
	 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>402'
	 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>'
	 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>403'
	 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>'
	 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>404'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>'
	 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>'
	 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>405'
	 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>'
	 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>'
	 'StreamingDataWidthConverter_Batch<64u, 64u, 16u>'
	 'Stream2Mem_Batch<64u, 128u>'.
Command           transform done; 78.21 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.1.tmp.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296:36) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:312:4) in function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:392:66) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:420:4) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:423:15) to (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:452:4) in function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>'... converting 65 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)...28 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'NaivePopCount<32u, 16u>' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:10)...28 expression(s) balanced.
Command           transform done; 41 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:32 ; elapsed = 00:02:33 . Memory (MB): peak = 705.852 ; gain = 264.000 ; free physical = 3239 ; free virtual = 11091
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.2.bc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:73:28) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:72:26) in function 'StreamingMaxPool<28u, 2u, 64u, 2u>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:73:28) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:72:26) in function 'StreamingMaxPool<10u, 2u, 128u, 2u>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Batch<28u, 2u, 64u, 2u>' to 'StreamingMaxPool_Bat' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:145:1)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool_Batch<10u, 2u, 128u, 2u>' to 'StreamingMaxPool_Bat.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:145:1)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool<28u, 2u, 64u, 2u>' to 'StreamingMaxPool' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55:61)
WARNING: [XFORM 203-631] Renaming function 'StreamingMaxPool<10u, 2u, 128u, 2u>' to 'StreamingMaxPool.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:55:18)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_NoActivation_Batch<1u, 4u, 16u, 512u, 64u, 24u, 16u, 8192u, 2u>' to 'StreamingMatrixVecto' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<8u, 1u, 16u, 512u, 512u, 24u, 16u, 32768u, 512u, 2u>' to 'StreamingMatrixVecto.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<4u, 1u, 16u, 256u, 512u, 24u, 16u, 32768u, 512u, 2u>' to 'StreamingMatrixVecto.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 4u, 16u, 1152u, 256u, 24u, 16u, 2304u, 64u, 2u>' to 'StreamingMatrixVecto.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 32u, 16u, 576u, 64u, 24u, 16u, 36u, 2u, 2u>' to 'StreamingMatrixVecto.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 1u, 16u, 2304u, 256u, 24u, 16u, 18432u, 256u, 2u>' to 'StreamingMatrixVecto.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 576u, 128u, 24u, 16u, 144u, 8u, 2u>' to 'StreamingMatrixVecto.6' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingMatrixVector_Batch<32u, 16u, 16u, 1152u, 128u, 24u, 16u, 288u, 8u, 2u>' to 'StreamingMatrixVecto.7' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingFxdMatrixVector_Batch<8u, 1u, 3u, 16u, 24u, 16u, 27u, 64u, 36u, 4u, 2u>' to 'StreamingFxdMatrixVe' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:351:53)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 64u, 16u>' to 'StreamingDataWidthCo' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:122:54)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<64u, 192u, 384u>' to 'StreamingDataWidthCo.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:135:44)
WARNING: [XFORM 203-631] Renaming function 'StreamingDataWidthConverter_Batch<192u, 24u, 128u>' to 'StreamingDataWidthCo.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:103:44)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 30u, 28u, 1u, 1u, 2u>' to 'StreamingConvolution' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 64u, 14u, 12u, 1u, 1u, 2u>' to 'StreamingConvolution.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 3u, 32u, 30u, 8u, 1u, 2u>' to 'StreamingConvolution.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 256u, 3u, 1u, 1u, 1u, 2u>' to 'StreamingConvolution.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 5u, 3u, 1u, 1u, 2u>' to 'StreamingConvolution.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'StreamingConvolutionInputGenerator_Batch<3u, 128u, 12u, 10u, 1u, 1u, 2u>' to 'StreamingConvolution.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56:2)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem_Batch<64u, 128u>' to 'Stream2Mem_Batch' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:129:1)
WARNING: [XFORM 203-631] Renaming function 'Stream2Mem<64u, 128u>' to 'Stream2Mem' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:63:41)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 8u, 8u, 2u>' to 'Resid_StreamingDataW' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 7056u, 2u>' to 'Resid_StreamingDataW.1' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 32u, 1296u, 2u>' to 'Resid_StreamingDataW.2' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<64u, 1u, 8u, 2u>' to 'Resid_StreamingDataW.3' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<4u, 256u, 576u, 2u>402' to 'Resid_StreamingDataW.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<32u, 64u, 1568u, 2u>399' to 'Resid_StreamingDataW.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<256u, 4u, 1u, 2u>' to 'Resid_StreamingDataW.6' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<256u, 32u, 9u, 2u>' to 'Resid_StreamingDataW.7' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>405' to 'Resid_StreamingDataW.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 64u, 512u, 2u>404' to 'Resid_StreamingDataW.9' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<1u, 256u, 256u, 2u>403' to 'Resid_StreamingDataW.10' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 64u, 3600u, 2u>398' to 'Resid_StreamingDataW.11' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 800u, 2u>401' to 'Resid_StreamingDataW.12' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<16u, 128u, 1152u, 2u>400' to 'Resid_StreamingDataW.13' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 900u, 2u>' to 'Resid_StreamingDataW.14' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'Resid_StreamingDataWidthConverter_Batch<128u, 32u, 81u, 2u>' to 'Resid_StreamingDataW.15' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:166:44)
WARNING: [XFORM 203-631] Renaming function 'NaivePopCount<32u, 16u>' to 'NaivePopCount' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55:10)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream_Batch<64u, 3072u>' to 'Mem2Stream_Batch' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:97:1)
WARNING: [XFORM 203-631] Renaming function 'Mem2Stream<64u, 3072u>' to 'Mem2Stream' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:51:41)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.5' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.8' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[0][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[1][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[2][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][0].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf[3][1].V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'current_block_write.4' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141:7).
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 16 on port 'out.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:71:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 384 on port 'in.V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:57:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command           transform done; 64.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:37 ; elapsed = 00:03:38 . Memory (MB): peak = 1107.852 ; gain = 666.000 ; free physical = 2796 ; free virtual = 10650
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 192 sec.
Command       elaborate done; 216.91 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'BlackBoxJam' ...
Execute         ap_set_top_model BlackBoxJam 
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.1' to 'StreamingDataWidthCo_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingDataWidthCo.2' to 'StreamingDataWidthCo_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.2' to 'StreamingConvolution_2'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.11' to 'Resid_StreamingDataW_11'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.1' to 'Resid_StreamingDataW_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.4' to 'StreamingMatrixVecto_4'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.5' to 'Resid_StreamingDataW_5'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.1' to 'StreamingConvolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.2' to 'Resid_StreamingDataW_2'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.6' to 'StreamingMatrixVecto_6'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.13' to 'Resid_StreamingDataW_13'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.5' to 'StreamingConvolution_5'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.14' to 'Resid_StreamingDataW_14'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.7' to 'StreamingMatrixVecto_7'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.12' to 'Resid_StreamingDataW_12'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool.1' to 'StreamingMaxPool_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMaxPool_Bat.1' to 'StreamingMaxPool_Bat_1'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.4' to 'StreamingConvolution_4'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.15' to 'Resid_StreamingDataW_15'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.3' to 'StreamingMatrixVecto_3'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.4' to 'Resid_StreamingDataW_4'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingConvolution.3' to 'StreamingConvolution_3'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.7' to 'Resid_StreamingDataW_7'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.5' to 'StreamingMatrixVecto_5'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.10' to 'Resid_StreamingDataW_10'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.6' to 'Resid_StreamingDataW_6'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.2' to 'StreamingMatrixVecto_2'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.9' to 'Resid_StreamingDataW_9'.
WARNING: [SYN 201-103] Legalizing function name 'StreamingMatrixVecto.1' to 'StreamingMatrixVecto_1'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.8' to 'Resid_StreamingDataW_8'.
WARNING: [SYN 201-103] Legalizing function name 'Resid_StreamingDataW.3' to 'Resid_StreamingDataW_3'.
Command         ap_set_top_model done; 0.23 sec.
Execute         get_model_list BlackBoxJam -filter all-wo-channel -topdown 
Execute         preproc_iomode -model BlackBoxJam 
Execute         preproc_iomode -model DoMemInit 
Execute         preproc_iomode -model DoCompute 
Execute         preproc_iomode -model Stream2Mem_Batch 
Execute         preproc_iomode -model Stream2Mem 
Execute         preproc_iomode -model StreamingDataWidthCo 
Execute         preproc_iomode -model StreamingMatrixVecto 
Execute         preproc_iomode -model Resid_StreamingDataW.3 
Execute         preproc_iomode -model Resid_StreamingDataW.8 
Execute         preproc_iomode -model StreamingMatrixVecto.1 
Execute         preproc_iomode -model Resid_StreamingDataW 
Execute         preproc_iomode -model Resid_StreamingDataW.9 
Execute         preproc_iomode -model StreamingMatrixVecto.2 
Execute         preproc_iomode -model Resid_StreamingDataW.6 
Execute         preproc_iomode -model Resid_StreamingDataW.10 
Execute         preproc_iomode -model StreamingMatrixVecto.5 
Execute         preproc_iomode -model Resid_StreamingDataW.7 
Execute         preproc_iomode -model StreamingConvolution.3 
Execute         preproc_iomode -model Resid_StreamingDataW.4 
Execute         preproc_iomode -model StreamingMatrixVecto.3 
Execute         preproc_iomode -model Resid_StreamingDataW.15 
Execute         preproc_iomode -model StreamingConvolution.4 
Execute         preproc_iomode -model StreamingMaxPool_Bat.1 
Execute         preproc_iomode -model StreamingMaxPool.1 
Execute         preproc_iomode -model Resid_StreamingDataW.12 
Execute         preproc_iomode -model StreamingMatrixVecto.7 
Execute         preproc_iomode -model Resid_StreamingDataW.14 
Execute         preproc_iomode -model StreamingConvolution.5 
Execute         preproc_iomode -model Resid_StreamingDataW.13 
Execute         preproc_iomode -model StreamingMatrixVecto.6 
Execute         preproc_iomode -model Resid_StreamingDataW.2 
Execute         preproc_iomode -model StreamingConvolution.1 
Execute         preproc_iomode -model StreamingMaxPool_Bat 
Execute         preproc_iomode -model StreamingMaxPool 
Execute         preproc_iomode -model Resid_StreamingDataW.5 
Execute         preproc_iomode -model StreamingMatrixVecto.4 
Execute         preproc_iomode -model NaivePopCount 
Execute         preproc_iomode -model Resid_StreamingDataW.1 
Execute         preproc_iomode -model StreamingConvolution 
Execute         preproc_iomode -model Resid_StreamingDataW.11 
Execute         preproc_iomode -model StreamingFxdMatrixVe 
Execute         preproc_iomode -model StreamingConvolution.2 
Execute         preproc_iomode -model StreamingDataWidthCo.2 
Execute         preproc_iomode -model StreamingDataWidthCo.1 
Execute         preproc_iomode -model Mem2Stream_Batch10 
Execute         preproc_iomode -model Mem2Stream 
Execute         get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Model list for configure: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Configuring Module : Mem2Stream ...
Execute         set_default_model Mem2Stream 
Execute         apply_spec_resource_limit Mem2Stream 
INFO-FLOW: Configuring Module : Mem2Stream_Batch10 ...
Execute         set_default_model Mem2Stream_Batch10 
Execute         apply_spec_resource_limit Mem2Stream_Batch10 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.1 ...
Execute         set_default_model StreamingDataWidthCo.1 
Execute         apply_spec_resource_limit StreamingDataWidthCo.1 
INFO-FLOW: Configuring Module : StreamingDataWidthCo.2 ...
Execute         set_default_model StreamingDataWidthCo.2 
Execute         apply_spec_resource_limit StreamingDataWidthCo.2 
INFO-FLOW: Configuring Module : StreamingConvolution.2 ...
Execute         set_default_model StreamingConvolution.2 
Execute         apply_spec_resource_limit StreamingConvolution.2 
INFO-FLOW: Configuring Module : StreamingFxdMatrixVe ...
Execute         set_default_model StreamingFxdMatrixVe 
Execute         apply_spec_resource_limit StreamingFxdMatrixVe 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.11 ...
Execute         set_default_model Resid_StreamingDataW.11 
Execute         apply_spec_resource_limit Resid_StreamingDataW.11 
INFO-FLOW: Configuring Module : StreamingConvolution ...
Execute         set_default_model StreamingConvolution 
Execute         apply_spec_resource_limit StreamingConvolution 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.1 ...
Execute         set_default_model Resid_StreamingDataW.1 
Execute         apply_spec_resource_limit Resid_StreamingDataW.1 
INFO-FLOW: Configuring Module : NaivePopCount ...
Execute         set_default_model NaivePopCount 
Execute         apply_spec_resource_limit NaivePopCount 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.4 ...
Execute         set_default_model StreamingMatrixVecto.4 
Execute         apply_spec_resource_limit StreamingMatrixVecto.4 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.5 ...
Execute         set_default_model Resid_StreamingDataW.5 
Execute         apply_spec_resource_limit Resid_StreamingDataW.5 
INFO-FLOW: Configuring Module : StreamingMaxPool ...
Execute         set_default_model StreamingMaxPool 
Execute         apply_spec_resource_limit StreamingMaxPool 
INFO-FLOW: Configuring Module : StreamingMaxPool_Bat ...
Execute         set_default_model StreamingMaxPool_Bat 
Execute         apply_spec_resource_limit StreamingMaxPool_Bat 
INFO-FLOW: Configuring Module : StreamingConvolution.1 ...
Execute         set_default_model StreamingConvolution.1 
Execute         apply_spec_resource_limit StreamingConvolution.1 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.2 ...
Execute         set_default_model Resid_StreamingDataW.2 
Execute         apply_spec_resource_limit Resid_StreamingDataW.2 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.6 ...
Execute         set_default_model StreamingMatrixVecto.6 
Execute         apply_spec_resource_limit StreamingMatrixVecto.6 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.13 ...
Execute         set_default_model Resid_StreamingDataW.13 
Execute         apply_spec_resource_limit Resid_StreamingDataW.13 
INFO-FLOW: Configuring Module : StreamingConvolution.5 ...
Execute         set_default_model StreamingConvolution.5 
Execute         apply_spec_resource_limit StreamingConvolution.5 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.14 ...
Execute         set_default_model Resid_StreamingDataW.14 
Execute         apply_spec_resource_limit Resid_StreamingDataW.14 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.7 ...
Execute         set_default_model StreamingMatrixVecto.7 
Execute         apply_spec_resource_limit StreamingMatrixVecto.7 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.12 ...
Execute         set_default_model Resid_StreamingDataW.12 
Execute         apply_spec_resource_limit Resid_StreamingDataW.12 
INFO-FLOW: Configuring Module : StreamingMaxPool.1 ...
Execute         set_default_model StreamingMaxPool.1 
Execute         apply_spec_resource_limit StreamingMaxPool.1 
INFO-FLOW: Configuring Module : StreamingMaxPool_Bat.1 ...
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         apply_spec_resource_limit StreamingMaxPool_Bat.1 
INFO-FLOW: Configuring Module : StreamingConvolution.4 ...
Execute         set_default_model StreamingConvolution.4 
Execute         apply_spec_resource_limit StreamingConvolution.4 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.15 ...
Execute         set_default_model Resid_StreamingDataW.15 
Execute         apply_spec_resource_limit Resid_StreamingDataW.15 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.3 ...
Execute         set_default_model StreamingMatrixVecto.3 
Execute         apply_spec_resource_limit StreamingMatrixVecto.3 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.4 ...
Execute         set_default_model Resid_StreamingDataW.4 
Execute         apply_spec_resource_limit Resid_StreamingDataW.4 
INFO-FLOW: Configuring Module : StreamingConvolution.3 ...
Execute         set_default_model StreamingConvolution.3 
Execute         apply_spec_resource_limit StreamingConvolution.3 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.7 ...
Execute         set_default_model Resid_StreamingDataW.7 
Execute         apply_spec_resource_limit Resid_StreamingDataW.7 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.5 ...
Execute         set_default_model StreamingMatrixVecto.5 
Execute         apply_spec_resource_limit StreamingMatrixVecto.5 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.10 ...
Execute         set_default_model Resid_StreamingDataW.10 
Execute         apply_spec_resource_limit Resid_StreamingDataW.10 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.6 ...
Execute         set_default_model Resid_StreamingDataW.6 
Execute         apply_spec_resource_limit Resid_StreamingDataW.6 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.2 ...
Execute         set_default_model StreamingMatrixVecto.2 
Execute         apply_spec_resource_limit StreamingMatrixVecto.2 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.9 ...
Execute         set_default_model Resid_StreamingDataW.9 
Execute         apply_spec_resource_limit Resid_StreamingDataW.9 
INFO-FLOW: Configuring Module : Resid_StreamingDataW ...
Execute         set_default_model Resid_StreamingDataW 
Execute         apply_spec_resource_limit Resid_StreamingDataW 
INFO-FLOW: Configuring Module : StreamingMatrixVecto.1 ...
Execute         set_default_model StreamingMatrixVecto.1 
Execute         apply_spec_resource_limit StreamingMatrixVecto.1 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.8 ...
Execute         set_default_model Resid_StreamingDataW.8 
Execute         apply_spec_resource_limit Resid_StreamingDataW.8 
INFO-FLOW: Configuring Module : Resid_StreamingDataW.3 ...
Execute         set_default_model Resid_StreamingDataW.3 
Execute         apply_spec_resource_limit Resid_StreamingDataW.3 
INFO-FLOW: Configuring Module : StreamingMatrixVecto ...
Execute         set_default_model StreamingMatrixVecto 
Execute         apply_spec_resource_limit StreamingMatrixVecto 
INFO-FLOW: Configuring Module : StreamingDataWidthCo ...
Execute         set_default_model StreamingDataWidthCo 
Execute         apply_spec_resource_limit StreamingDataWidthCo 
INFO-FLOW: Configuring Module : Stream2Mem ...
Execute         set_default_model Stream2Mem 
Execute         apply_spec_resource_limit Stream2Mem 
INFO-FLOW: Configuring Module : Stream2Mem_Batch ...
Execute         set_default_model Stream2Mem_Batch 
Execute         apply_spec_resource_limit Stream2Mem_Batch 
INFO-FLOW: Configuring Module : DoCompute ...
Execute         set_default_model DoCompute 
Execute         apply_spec_resource_limit DoCompute 
INFO-FLOW: Configuring Module : DoMemInit ...
Execute         set_default_model DoMemInit 
Execute         apply_spec_resource_limit DoMemInit 
INFO-FLOW: Configuring Module : BlackBoxJam ...
Execute         set_default_model BlackBoxJam 
Execute         apply_spec_resource_limit BlackBoxJam 
INFO-FLOW: Model list for preprocess: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Preprocessing Module: Mem2Stream ...
Execute         set_default_model Mem2Stream 
Execute         cdfg_preprocess -model Mem2Stream 
Execute         rtl_gen_preprocess Mem2Stream 
INFO-FLOW: Preprocessing Module: Mem2Stream_Batch10 ...
Execute         set_default_model Mem2Stream_Batch10 
Execute         cdfg_preprocess -model Mem2Stream_Batch10 
Execute         rtl_gen_preprocess Mem2Stream_Batch10 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.1 ...
Execute         set_default_model StreamingDataWidthCo.1 
Execute         cdfg_preprocess -model StreamingDataWidthCo.1 
Execute         rtl_gen_preprocess StreamingDataWidthCo.1 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo.2 ...
Execute         set_default_model StreamingDataWidthCo.2 
Execute         cdfg_preprocess -model StreamingDataWidthCo.2 
Execute         rtl_gen_preprocess StreamingDataWidthCo.2 
INFO-FLOW: Preprocessing Module: StreamingConvolution.2 ...
Execute         set_default_model StreamingConvolution.2 
Execute         cdfg_preprocess -model StreamingConvolution.2 
Execute         rtl_gen_preprocess StreamingConvolution.2 
INFO-FLOW: Preprocessing Module: StreamingFxdMatrixVe ...
Execute         set_default_model StreamingFxdMatrixVe 
Execute         cdfg_preprocess -model StreamingFxdMatrixVe 
Execute         rtl_gen_preprocess StreamingFxdMatrixVe 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.11 ...
Execute         set_default_model Resid_StreamingDataW.11 
Execute         cdfg_preprocess -model Resid_StreamingDataW.11 
Execute         rtl_gen_preprocess Resid_StreamingDataW.11 
INFO-FLOW: Preprocessing Module: StreamingConvolution ...
Execute         set_default_model StreamingConvolution 
Execute         cdfg_preprocess -model StreamingConvolution 
Execute         rtl_gen_preprocess StreamingConvolution 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.1 ...
Execute         set_default_model Resid_StreamingDataW.1 
Execute         cdfg_preprocess -model Resid_StreamingDataW.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.1 
INFO-FLOW: Preprocessing Module: NaivePopCount ...
Execute         set_default_model NaivePopCount 
Execute         cdfg_preprocess -model NaivePopCount 
Execute         rtl_gen_preprocess NaivePopCount 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.4 ...
Execute         set_default_model StreamingMatrixVecto.4 
Execute         cdfg_preprocess -model StreamingMatrixVecto.4 
Execute         rtl_gen_preprocess StreamingMatrixVecto.4 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.5 ...
Execute         set_default_model Resid_StreamingDataW.5 
Execute         cdfg_preprocess -model Resid_StreamingDataW.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.5 
INFO-FLOW: Preprocessing Module: StreamingMaxPool ...
Execute         set_default_model StreamingMaxPool 
Execute         cdfg_preprocess -model StreamingMaxPool 
Execute         rtl_gen_preprocess StreamingMaxPool 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Bat ...
Execute         set_default_model StreamingMaxPool_Bat 
Execute         cdfg_preprocess -model StreamingMaxPool_Bat 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat 
INFO-FLOW: Preprocessing Module: StreamingConvolution.1 ...
Execute         set_default_model StreamingConvolution.1 
Execute         cdfg_preprocess -model StreamingConvolution.1 
Execute         rtl_gen_preprocess StreamingConvolution.1 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.2 ...
Execute         set_default_model Resid_StreamingDataW.2 
Execute         cdfg_preprocess -model Resid_StreamingDataW.2 
Execute         rtl_gen_preprocess Resid_StreamingDataW.2 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.6 ...
Execute         set_default_model StreamingMatrixVecto.6 
Execute         cdfg_preprocess -model StreamingMatrixVecto.6 
Execute         rtl_gen_preprocess StreamingMatrixVecto.6 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.13 ...
Execute         set_default_model Resid_StreamingDataW.13 
Execute         cdfg_preprocess -model Resid_StreamingDataW.13 
Execute         rtl_gen_preprocess Resid_StreamingDataW.13 
INFO-FLOW: Preprocessing Module: StreamingConvolution.5 ...
Execute         set_default_model StreamingConvolution.5 
Execute         cdfg_preprocess -model StreamingConvolution.5 
Execute         rtl_gen_preprocess StreamingConvolution.5 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.14 ...
Execute         set_default_model Resid_StreamingDataW.14 
Execute         cdfg_preprocess -model Resid_StreamingDataW.14 
Execute         rtl_gen_preprocess Resid_StreamingDataW.14 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.7 ...
Execute         set_default_model StreamingMatrixVecto.7 
Execute         cdfg_preprocess -model StreamingMatrixVecto.7 
Execute         rtl_gen_preprocess StreamingMatrixVecto.7 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.12 ...
Execute         set_default_model Resid_StreamingDataW.12 
Execute         cdfg_preprocess -model Resid_StreamingDataW.12 
Execute         rtl_gen_preprocess Resid_StreamingDataW.12 
INFO-FLOW: Preprocessing Module: StreamingMaxPool.1 ...
Execute         set_default_model StreamingMaxPool.1 
Execute         cdfg_preprocess -model StreamingMaxPool.1 
Execute         rtl_gen_preprocess StreamingMaxPool.1 
INFO-FLOW: Preprocessing Module: StreamingMaxPool_Bat.1 ...
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         cdfg_preprocess -model StreamingMaxPool_Bat.1 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat.1 
INFO-FLOW: Preprocessing Module: StreamingConvolution.4 ...
Execute         set_default_model StreamingConvolution.4 
Execute         cdfg_preprocess -model StreamingConvolution.4 
Execute         rtl_gen_preprocess StreamingConvolution.4 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.15 ...
Execute         set_default_model Resid_StreamingDataW.15 
Execute         cdfg_preprocess -model Resid_StreamingDataW.15 
Execute         rtl_gen_preprocess Resid_StreamingDataW.15 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.3 ...
Execute         set_default_model StreamingMatrixVecto.3 
Execute         cdfg_preprocess -model StreamingMatrixVecto.3 
Execute         rtl_gen_preprocess StreamingMatrixVecto.3 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.4 ...
Execute         set_default_model Resid_StreamingDataW.4 
Execute         cdfg_preprocess -model Resid_StreamingDataW.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.4 
INFO-FLOW: Preprocessing Module: StreamingConvolution.3 ...
Execute         set_default_model StreamingConvolution.3 
Execute         cdfg_preprocess -model StreamingConvolution.3 
Execute         rtl_gen_preprocess StreamingConvolution.3 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.7 ...
Execute         set_default_model Resid_StreamingDataW.7 
Execute         cdfg_preprocess -model Resid_StreamingDataW.7 
Execute         rtl_gen_preprocess Resid_StreamingDataW.7 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.5 ...
Execute         set_default_model StreamingMatrixVecto.5 
Execute         cdfg_preprocess -model StreamingMatrixVecto.5 
Execute         rtl_gen_preprocess StreamingMatrixVecto.5 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.10 ...
Execute         set_default_model Resid_StreamingDataW.10 
Execute         cdfg_preprocess -model Resid_StreamingDataW.10 
Execute         rtl_gen_preprocess Resid_StreamingDataW.10 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.6 ...
Execute         set_default_model Resid_StreamingDataW.6 
Execute         cdfg_preprocess -model Resid_StreamingDataW.6 
Execute         rtl_gen_preprocess Resid_StreamingDataW.6 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.2 ...
Execute         set_default_model StreamingMatrixVecto.2 
Execute         cdfg_preprocess -model StreamingMatrixVecto.2 
Execute         rtl_gen_preprocess StreamingMatrixVecto.2 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.9 ...
Execute         set_default_model Resid_StreamingDataW.9 
Execute         cdfg_preprocess -model Resid_StreamingDataW.9 
Execute         rtl_gen_preprocess Resid_StreamingDataW.9 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW ...
Execute         set_default_model Resid_StreamingDataW 
Execute         cdfg_preprocess -model Resid_StreamingDataW 
Execute         rtl_gen_preprocess Resid_StreamingDataW 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto.1 ...
Execute         set_default_model StreamingMatrixVecto.1 
Execute         cdfg_preprocess -model StreamingMatrixVecto.1 
Execute         rtl_gen_preprocess StreamingMatrixVecto.1 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.8 ...
Execute         set_default_model Resid_StreamingDataW.8 
Execute         cdfg_preprocess -model Resid_StreamingDataW.8 
Execute         rtl_gen_preprocess Resid_StreamingDataW.8 
INFO-FLOW: Preprocessing Module: Resid_StreamingDataW.3 ...
Execute         set_default_model Resid_StreamingDataW.3 
Execute         cdfg_preprocess -model Resid_StreamingDataW.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.3 
INFO-FLOW: Preprocessing Module: StreamingMatrixVecto ...
Execute         set_default_model StreamingMatrixVecto 
Execute         cdfg_preprocess -model StreamingMatrixVecto 
Execute         rtl_gen_preprocess StreamingMatrixVecto 
INFO-FLOW: Preprocessing Module: StreamingDataWidthCo ...
Execute         set_default_model StreamingDataWidthCo 
Execute         cdfg_preprocess -model StreamingDataWidthCo 
Execute         rtl_gen_preprocess StreamingDataWidthCo 
INFO-FLOW: Preprocessing Module: Stream2Mem ...
Execute         set_default_model Stream2Mem 
Execute         cdfg_preprocess -model Stream2Mem 
Execute         rtl_gen_preprocess Stream2Mem 
INFO-FLOW: Preprocessing Module: Stream2Mem_Batch ...
Execute         set_default_model Stream2Mem_Batch 
Execute         cdfg_preprocess -model Stream2Mem_Batch 
Execute         rtl_gen_preprocess Stream2Mem_Batch 
INFO-FLOW: Preprocessing Module: DoCompute ...
Execute         set_default_model DoCompute 
Execute         cdfg_preprocess -model DoCompute 
Execute         rtl_gen_preprocess DoCompute 
INFO-FLOW: Preprocessing Module: DoMemInit ...
Execute         set_default_model DoMemInit 
Execute         cdfg_preprocess -model DoMemInit 
Execute         rtl_gen_preprocess DoMemInit 
INFO-FLOW: Preprocessing Module: BlackBoxJam ...
Execute         set_default_model BlackBoxJam 
Execute         cdfg_preprocess -model BlackBoxJam 
Execute         rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for synthesis: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mem2Stream 
Execute         schedule -model Mem2Stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 218.53 seconds; current allocated memory: 682.303 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream.
Execute         set_default_model Mem2Stream 
Execute         bind -model Mem2Stream 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mem2Stream
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 682.476 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mem2Stream_Batch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Mem2Stream_Batch10 
Execute         schedule -model Mem2Stream_Batch10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 682.523 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.sched.adb -f 
INFO-FLOW: Finish scheduling Mem2Stream_Batch10.
Execute         set_default_model Mem2Stream_Batch10 
Execute         bind -model Mem2Stream_Batch10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mem2Stream_Batch10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 682.640 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.bind.adb -f 
INFO-FLOW: Finish binding Mem2Stream_Batch10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo.1 
Execute         schedule -model StreamingDataWidthCo.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('i') to 'icmp' operation ('tmp') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.025ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingDataWidthCo_1' consists of the following:
	'load' operation ('i_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:142) on local variable 'i' [16]  (0 ns)
	'add' operation ('i', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:142) [21]  (2.55 ns)
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:144) [22]  (2.47 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 682.750 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.1.
Execute         set_default_model StreamingDataWidthCo.1 
Execute         bind -model StreamingDataWidthCo.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 682.894 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo.2 
Execute         schedule -model StreamingDataWidthCo.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('o') to 'select' operation ('p_s') (combination delay: 5.723 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.723ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingDataWidthCo_2' consists of the following:
	'phi' operation ('o', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) with incoming values : ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [8]  (0 ns)
	'add' operation ('o', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:114) [28]  (2.55 ns)
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [29]  (2.47 ns)
	'select' operation ('p_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:116) [30]  (0.698 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 683.029 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.2.
Execute         set_default_model StreamingDataWidthCo.2 
Execute         bind -model StreamingDataWidthCo.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 683.175 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.2 
Execute         schedule -model StreamingConvolution.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_4') to 'icmp' operation ('tmp_193') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_2' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_6', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_191', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 683.923 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.sched.rpt -verbose -f 
Command         report done; 0.27 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.2.
Execute         set_default_model StreamingConvolution.2 
Execute         bind -model StreamingConvolution.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 684.709 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.bind.rpt -verbose -f 
Command         report done; 0.34 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding StreamingConvolution.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingFxdMatrixVe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingFxdMatrixVe 
Execute         schedule -model StreamingFxdMatrixVe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingFxdMatrixVe': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:436).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_114') to 'store' operation of variable 'p_1_1186' on local variable 'nf' (combination delay: 4.94 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.94ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingFxdMatrixVe' consists of the following:
	'icmp' operation ('tmp_114', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1152]  (2.47 ns)
	'select' operation ('p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) [1153]  (0.698 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448) of variable 'p_1_1186', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:448 on local variable 'nf' [1154]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.47 sec.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 688.641 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.sched.rpt -verbose -f 
Command         report done; 1.45 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.sched.adb -f 
Command         db_write done; 0.85 sec.
INFO-FLOW: Finish scheduling StreamingFxdMatrixVe.
Execute         set_default_model StreamingFxdMatrixVe 
Execute         bind -model StreamingFxdMatrixVe 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingFxdMatrixVe
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 693.270 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.bind.rpt -verbose -f 
Command         report done; 2.66 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.bind.adb -f 
Command         db_write done; 0.86 sec.
INFO-FLOW: Finish binding StreamingFxdMatrixVe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.11 
Execute         schedule -model Resid_StreamingDataW.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_11': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 694.077 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.11.
Execute         set_default_model Resid_StreamingDataW.11 
Execute         bind -model Resid_StreamingDataW.11 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.11
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 694.287 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution 
Execute         schedule -model StreamingConvolution 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_2') to 'icmp' operation ('tmp_149') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_147', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 694.944 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.sched.rpt -verbose -f 
Command         report done; 0.28 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.
Execute         set_default_model StreamingConvolution 
Execute         bind -model StreamingConvolution 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 695.714 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.bind.rpt -verbose -f 
Command         report done; 0.36 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.1 
Execute         schedule -model Resid_StreamingDataW.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 695.916 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.1.
Execute         set_default_model Resid_StreamingDataW.1 
Execute         bind -model Resid_StreamingDataW.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 696.101 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NaivePopCount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model NaivePopCount 
Execute         schedule -model NaivePopCount 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'NaivePopCount'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 696.433 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.sched.rpt -verbose -f 
Command         report done; 0.12 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.sched.adb -f 
INFO-FLOW: Finish scheduling NaivePopCount.
Execute         set_default_model NaivePopCount 
Execute         bind -model NaivePopCount 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=NaivePopCount
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 696.871 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.bind.rpt -verbose -f 
Command         report done; 0.2 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding NaivePopCount.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.4 
Execute         schedule -model StreamingMatrixVecto.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.59 sec.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 702.337 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Command         report done; 2.48 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.sched.adb -f 
Command         db_write done; 1.45 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.4.
Execute         set_default_model StreamingMatrixVecto.4 
Execute         bind -model StreamingMatrixVecto.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.36 sec.
INFO: [HLS 200-111]  Elapsed time: 5.29 seconds; current allocated memory: 709.495 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.bind.rpt -verbose -f 
Command         report done; 4.47 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.bind.adb -f 
Command         db_write done; 1.37 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.5 
Execute         schedule -model Resid_StreamingDataW.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 6.08 seconds; current allocated memory: 710.357 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.5.
Execute         set_default_model Resid_StreamingDataW.5 
Execute         bind -model Resid_StreamingDataW.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 710.541 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool 
Execute         schedule -model StreamingMaxPool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 714.331 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.sched.rpt -verbose -f 
Command         report done; 1.95 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.sched.adb -f 
Command         db_write done; 1.02 sec.
INFO-FLOW: Finish scheduling StreamingMaxPool.
Execute         set_default_model StreamingMaxPool 
Execute         bind -model StreamingMaxPool 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 719.863 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.bind.rpt -verbose -f 
Command         report done; 2.74 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.bind.adb -f 
Command         db_write done; 1.03 sec.
INFO-FLOW: Finish binding StreamingMaxPool.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Bat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool_Bat 
Execute         schedule -model StreamingMaxPool_Bat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 720.311 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Bat.
Execute         set_default_model StreamingMaxPool_Bat 
Execute         bind -model StreamingMaxPool_Bat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Bat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 720.452 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.bind.rpt -verbose -f 
Command         report done; 0.96 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Bat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.1 
Execute         schedule -model StreamingConvolution.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_3') to 'icmp' operation ('tmp_171') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_1' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_3', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_169', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 721.416 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.1.
Execute         set_default_model StreamingConvolution.1 
Execute         bind -model StreamingConvolution.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 722.188 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.bind.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding StreamingConvolution.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.2 
Execute         schedule -model Resid_StreamingDataW.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 722.357 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.2.
Execute         set_default_model Resid_StreamingDataW.2 
Execute         bind -model Resid_StreamingDataW.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 722.542 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.6 
Execute         schedule -model StreamingMatrixVecto.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_6': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 725.403 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.sched.rpt -verbose -f 
Command         report done; 1.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.sched.adb -f 
Command         db_write done; 0.71 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.6.
Execute         set_default_model StreamingMatrixVecto.6 
Execute         bind -model StreamingMatrixVecto.6 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 2.6 seconds; current allocated memory: 729.167 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.bind.rpt -verbose -f 
Command         report done; 2.3 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.bind.adb -f 
Command         db_write done; 0.72 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.13 
Execute         schedule -model Resid_StreamingDataW.13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_13': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 729.684 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.13.
Execute         set_default_model Resid_StreamingDataW.13 
Execute         bind -model Resid_StreamingDataW.13 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.13
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 729.857 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.5 
Execute         schedule -model StreamingConvolution.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_9') to 'icmp' operation ('tmp_146') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_5' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_9', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_144', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 730.550 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.sched.rpt -verbose -f 
Command         report done; 0.28 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.5.
Execute         set_default_model StreamingConvolution.5 
Execute         bind -model StreamingConvolution.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 731.323 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.bind.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.14 
Execute         schedule -model Resid_StreamingDataW.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_14': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 731.508 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.14.
Execute         set_default_model Resid_StreamingDataW.14 
Execute         bind -model Resid_StreamingDataW.14 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.14
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 731.695 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.7 
Execute         schedule -model StreamingMatrixVecto.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_7': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.32 sec.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 734.584 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.sched.rpt -verbose -f 
Command         report done; 1.25 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.sched.adb -f 
Command         db_write done; 0.71 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.7.
Execute         set_default_model StreamingMatrixVecto.7 
Execute         bind -model StreamingMatrixVecto.7 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.62 sec.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 738.348 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.bind.rpt -verbose -f 
Command         report done; 2.29 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.bind.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.12 
Execute         schedule -model Resid_StreamingDataW.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_12': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 738.865 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.12.
Execute         set_default_model Resid_StreamingDataW.12 
Execute         bind -model Resid_StreamingDataW.12 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.12
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 739.038 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool.1 
Execute         schedule -model StreamingMaxPool.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:85).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMaxPool_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/maxpool.h:120).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 746.487 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.sched.rpt -verbose -f 
Command         report done; 3.86 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.sched.adb -f 
Command         db_write done; 1.99 sec.
INFO-FLOW: Finish scheduling StreamingMaxPool.1.
Execute         set_default_model StreamingMaxPool.1 
Execute         bind -model StreamingMaxPool.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.33 sec.
INFO: [HLS 200-111]  Elapsed time: 8.18 seconds; current allocated memory: 757.419 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.bind.rpt -verbose -f 
Command         report done; 5.41 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.bind.adb -f 
Command         db_write done; 2.01 sec.
INFO-FLOW: Finish binding StreamingMaxPool.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMaxPool_Bat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         schedule -model StreamingMaxPool_Bat.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.57 seconds; current allocated memory: 758.282 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMaxPool_Bat.1.
Execute         set_default_model StreamingMaxPool_Bat.1 
Execute         bind -model StreamingMaxPool_Bat.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMaxPool_Bat.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 758.490 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.bind.rpt -verbose -f 
Command         report done; 1.9 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.bind.adb -f 
INFO-FLOW: Finish binding StreamingMaxPool_Bat.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.4 
Execute         schedule -model StreamingConvolution.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'add' operation ('ofm_x_8') to 'icmp' operation ('tmp_166') (combination delay: 5.025 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (6.981ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_4' consists of the following:
	'load' operation ('k_y_1_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) on local variable 'k_y_1' [51]  (0 ns)
	'add' operation ('k_y_8', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99) [55]  (2.55 ns)
	'icmp' operation ('tmp_164', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112) [88]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 759.750 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.sched.rpt -verbose -f 
Command         report done; 0.27 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.4.
Execute         set_default_model StreamingConvolution.4 
Execute         bind -model StreamingConvolution.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 760.528 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.bind.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.15 
Execute         schedule -model Resid_StreamingDataW.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_15': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 760.721 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.15.
Execute         set_default_model Resid_StreamingDataW.15 
Execute         bind -model Resid_StreamingDataW.15 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.15
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 760.907 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.3 
Execute         schedule -model StreamingMatrixVecto.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 26.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 761.826 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.sched.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.3.
Execute         set_default_model StreamingMatrixVecto.3 
Execute         bind -model StreamingMatrixVecto.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 763.056 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.bind.rpt -verbose -f 
Command         report done; 0.68 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.4 
Execute         schedule -model Resid_StreamingDataW.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_4': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 763.306 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.4.
Execute         set_default_model Resid_StreamingDataW.4 
Execute         bind -model Resid_StreamingDataW.4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 763.479 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingConvolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingConvolution.3 
Execute         schedule -model StreamingConvolution.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingConvolution_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('tmp_183') to 'store' operation of variable 'current_block_write_6' on local variable 'current_block_write_1' (combination delay: 4.98575 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (5.407ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingConvolution_3' consists of the following:
	'icmp' operation ('tmp_s', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75) [43]  (2.47 ns)
	blocking operation 2.93 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 764.184 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.sched.rpt -verbose -f 
Command         report done; 0.27 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling StreamingConvolution.3.
Execute         set_default_model StreamingConvolution.3 
Execute         bind -model StreamingConvolution.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingConvolution.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_0_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_1_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_2_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'inputBuf_3_1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 764.966 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.bind.rpt -verbose -f 
Command         report done; 0.35 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding StreamingConvolution.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.7 
Execute         schedule -model Resid_StreamingDataW.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_7': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 765.134 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.7.
Execute         set_default_model Resid_StreamingDataW.7 
Execute         bind -model Resid_StreamingDataW.7 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.7
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 765.320 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.5 
Execute         schedule -model StreamingMatrixVecto.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 766.061 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.sched.rpt -verbose -f 
Command         report done; 0.29 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.5.
Execute         set_default_model StreamingMatrixVecto.5 
Execute         bind -model StreamingMatrixVecto.5 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.5
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 767.012 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.bind.rpt -verbose -f 
Command         report done; 0.4 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.10 
Execute         schedule -model Resid_StreamingDataW.10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_10': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 767.170 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.10.
Execute         set_default_model Resid_StreamingDataW.10 
Execute         bind -model Resid_StreamingDataW.10 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.10
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 767.378 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.6 
Execute         schedule -model Resid_StreamingDataW.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_6': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 767.492 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.6.
Execute         set_default_model Resid_StreamingDataW.6 
Execute         bind -model Resid_StreamingDataW.6 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.6
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 767.677 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.2 
Execute         schedule -model StreamingMatrixVecto.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 768.141 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.sched.rpt -verbose -f 
Command         report done; 0.19 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMatrixVecto.2.
Execute         set_default_model StreamingMatrixVecto.2 
Execute         bind -model StreamingMatrixVecto.2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 768.688 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.bind.rpt -verbose -f 
Command         report done; 0.23 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.bind.adb -f 
INFO-FLOW: Finish binding StreamingMatrixVecto.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.9 
Execute         schedule -model Resid_StreamingDataW.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_9': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 768.865 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.9.
Execute         set_default_model Resid_StreamingDataW.9 
Execute         bind -model Resid_StreamingDataW.9 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.9
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 769.037 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW 
Execute         schedule -model Resid_StreamingDataW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 769.150 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.
Execute         set_default_model Resid_StreamingDataW 
Execute         bind -model Resid_StreamingDataW 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 769.335 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto.1 
Execute         schedule -model StreamingMatrixVecto.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto_1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) and fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 769.826 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.sched.rpt -verbose -f 
Command         report done; 0.21 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingMatrixVecto.1.
Execute         set_default_model StreamingMatrixVecto.1 
Execute         bind -model StreamingMatrixVecto.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 770.462 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.bind.rpt -verbose -f 
Command         report done; 0.26 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.8 
Execute         schedule -model Resid_StreamingDataW.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_8': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 770.625 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.8.
Execute         set_default_model Resid_StreamingDataW.8 
Execute         bind -model Resid_StreamingDataW.8 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.8
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 770.796 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Resid_StreamingDataW_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Resid_StreamingDataW.3 
Execute         schedule -model Resid_StreamingDataW.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Resid_StreamingDataW_3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172) and fifo read on port 'in_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:172).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 770.925 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.sched.adb -f 
INFO-FLOW: Finish scheduling Resid_StreamingDataW.3.
Execute         set_default_model Resid_StreamingDataW.3 
Execute         bind -model Resid_StreamingDataW.3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Resid_StreamingDataW.3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 771.109 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.bind.adb -f 
INFO-FLOW: Finish binding Resid_StreamingDataW.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingMatrixVecto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingMatrixVecto 
Execute         schedule -model StreamingMatrixVecto 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) of variable 'tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 and 'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239.
WARNING: [SCHED 204-68] The II Violation in module 'StreamingMatrixVecto': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297) of constant 0 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 and 'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 13.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'load' operation ('accPopCount_3_V_loa_1') on array 'accPopCount[3].V' to 'add' operation ('tmp_73_1_3') (combination delay: 4.399 ns) to honor II or Latency constraint in region 'Loop 2'.
WARNING: [SCHED 204-21] Estimated clock period (6.721ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'StreamingMatrixVecto' consists of the following:
	'load' operation ('accPopCount_0_V_loa', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 [84]  (2.32 ns)
	'add' operation ('tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) [85]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283) of variable 'tmp_12', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283 on array 'accPopCount[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239 [86]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 771.976 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.sched.rpt -verbose -f 
Command         report done; 0.39 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling StreamingMatrixVecto.
Execute         set_default_model StreamingMatrixVecto 
Execute         bind -model StreamingMatrixVecto 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingMatrixVecto
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 773.116 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.bind.rpt -verbose -f 
Command         report done; 0.56 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding StreamingMatrixVecto.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model StreamingDataWidthCo 
Execute         schedule -model StreamingDataWidthCo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 773.286 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.sched.adb -f 
INFO-FLOW: Finish scheduling StreamingDataWidthCo.
Execute         set_default_model StreamingDataWidthCo 
Execute         bind -model StreamingDataWidthCo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=StreamingDataWidthCo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 773.376 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.bind.adb -f 
INFO-FLOW: Finish binding StreamingDataWidthCo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Stream2Mem 
Execute         schedule -model Stream2Mem 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 773.475 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem.
Execute         set_default_model Stream2Mem 
Execute         bind -model Stream2Mem 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Stream2Mem
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 773.637 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Stream2Mem_Batch 
Execute         schedule -model Stream2Mem_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 773.706 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.sched.adb -f 
INFO-FLOW: Finish scheduling Stream2Mem_Batch.
Execute         set_default_model Stream2Mem_Batch 
Execute         bind -model Stream2Mem_Batch 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Stream2Mem_Batch
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 773.787 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.bind.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.bind.adb -f 
INFO-FLOW: Finish binding Stream2Mem_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DoCompute 
Execute         schedule -model DoCompute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 774.487 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.sched.rpt -verbose -f 
Command         report done; 0.17 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling DoCompute.
Execute         set_default_model DoCompute 
Execute         bind -model DoCompute 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DoCompute
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 41.18 sec.
INFO: [HLS 200-111]  Elapsed time: 41.5 seconds; current allocated memory: 788.729 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.bind.rpt -verbose -f 
Command         report done; 10.68 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding DoCompute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DoMemInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model DoMemInit 
Execute         schedule -model DoMemInit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.91 sec.
INFO: [HLS 200-111]  Elapsed time: 11.78 seconds; current allocated memory: 797.897 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.sched.rpt -verbose -f 
Command         report done; 1.72 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.sched.adb -f 
Command         db_write done; 0.97 sec.
INFO-FLOW: Finish scheduling DoMemInit.
Execute         set_default_model DoMemInit 
Execute         bind -model DoMemInit 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=DoMemInit
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 810.818 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.bind.rpt -verbose -f 
Command         report done; 1.33 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.bind.adb -f 
Command         db_write done; 0.86 sec.
INFO-FLOW: Finish binding DoMemInit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model BlackBoxJam 
Execute         schedule -model BlackBoxJam 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 810.993 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.sched.rpt -verbose -f 
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.sched.adb -f 
INFO-FLOW: Finish scheduling BlackBoxJam.
Execute         set_default_model BlackBoxJam 
Execute         bind -model BlackBoxJam 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=BlackBoxJam
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 8.1 sec.
INFO: [HLS 200-111]  Elapsed time: 8.17 seconds; current allocated memory: 814.352 MB.
Execute         report -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.bind.rpt -verbose -f 
Command         report done; 10.88 sec.
Execute         db_write -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.bind.adb -f 
INFO-FLOW: Finish binding BlackBoxJam.
Execute         get_model_list BlackBoxJam -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Mem2Stream 
Execute         rtl_gen_preprocess Mem2Stream_Batch10 
Execute         rtl_gen_preprocess StreamingDataWidthCo.1 
Execute         rtl_gen_preprocess StreamingDataWidthCo.2 
Execute         rtl_gen_preprocess StreamingConvolution.2 
Execute         rtl_gen_preprocess StreamingFxdMatrixVe 
Execute         rtl_gen_preprocess Resid_StreamingDataW.11 
Execute         rtl_gen_preprocess StreamingConvolution 
Execute         rtl_gen_preprocess Resid_StreamingDataW.1 
Execute         rtl_gen_preprocess NaivePopCount 
Execute         rtl_gen_preprocess StreamingMatrixVecto.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.5 
Execute         rtl_gen_preprocess StreamingMaxPool 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat 
Execute         rtl_gen_preprocess StreamingConvolution.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.2 
Execute         rtl_gen_preprocess StreamingMatrixVecto.6 
Execute         rtl_gen_preprocess Resid_StreamingDataW.13 
Execute         rtl_gen_preprocess StreamingConvolution.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.14 
Execute         rtl_gen_preprocess StreamingMatrixVecto.7 
Execute         rtl_gen_preprocess Resid_StreamingDataW.12 
Execute         rtl_gen_preprocess StreamingMaxPool.1 
Execute         rtl_gen_preprocess StreamingMaxPool_Bat.1 
Execute         rtl_gen_preprocess StreamingConvolution.4 
Execute         rtl_gen_preprocess Resid_StreamingDataW.15 
Execute         rtl_gen_preprocess StreamingMatrixVecto.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.4 
Execute         rtl_gen_preprocess StreamingConvolution.3 
Execute         rtl_gen_preprocess Resid_StreamingDataW.7 
Execute         rtl_gen_preprocess StreamingMatrixVecto.5 
Execute         rtl_gen_preprocess Resid_StreamingDataW.10 
Execute         rtl_gen_preprocess Resid_StreamingDataW.6 
Execute         rtl_gen_preprocess StreamingMatrixVecto.2 
Execute         rtl_gen_preprocess Resid_StreamingDataW.9 
Execute         rtl_gen_preprocess Resid_StreamingDataW 
Execute         rtl_gen_preprocess StreamingMatrixVecto.1 
Execute         rtl_gen_preprocess Resid_StreamingDataW.8 
Execute         rtl_gen_preprocess Resid_StreamingDataW.3 
Execute         rtl_gen_preprocess StreamingMatrixVecto 
Execute         rtl_gen_preprocess StreamingDataWidthCo 
Execute         rtl_gen_preprocess Stream2Mem 
Execute         rtl_gen_preprocess Stream2Mem_Batch 
Execute         rtl_gen_preprocess DoCompute 
Execute         rtl_gen_preprocess DoMemInit 
Execute         rtl_gen_preprocess BlackBoxJam 
INFO-FLOW: Model list for RTL generation: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Mem2Stream -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream'.
INFO: [HLS 200-111]  Elapsed time: 11.02 seconds; current allocated memory: 818.097 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mem2Stream -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Mem2Stream -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Mem2Stream -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Mem2Stream 
Execute         gen_rtl Mem2Stream -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Mem2Stream 
Execute         gen_tb_info Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_csynth.rpt -f 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_csynth.xml -f -x 
Execute         report -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.verbose.rpt -verbose -f 
Execute         db_write -model Mem2Stream -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mem2Stream_Batch10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Mem2Stream_Batch10 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mem2Stream_Batch10'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 818.943 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Mem2Stream_Batch10 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Mem2Stream_Batch10 
Execute         gen_rtl Mem2Stream_Batch10 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Mem2Stream_Batch10 
Execute         gen_tb_info Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_Batch10_csynth.rpt -f 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Mem2Stream_Batch10_csynth.xml -f -x 
Execute         report -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.verbose.rpt -verbose -f 
Execute         db_write -model Mem2Stream_Batch10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_1'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 819.485 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo_1 
Execute         gen_rtl StreamingDataWidthCo.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo_1 
Execute         gen_tb_info StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_1_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_1_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo_2'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 820.338 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo_2 
Execute         gen_rtl StreamingDataWidthCo.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo_2 
Execute         gen_tb_info StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_2_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_2_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 822.316 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_2 
Execute         gen_rtl StreamingConvolution.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_2 
Execute         gen_tb_info StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_2_csynth.rpt -f 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_2_csynth.xml -f -x 
Execute         report -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.adb -f 
Command         db_write done; 0.25 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingFxdMatrixVe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingFxdMatrixVe -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingFxdMatrixVe'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 832.579 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingFxdMatrixVe -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingFxdMatrixVe 
Execute         gen_rtl StreamingFxdMatrixVe -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingFxdMatrixVe 
Execute         gen_tb_info StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.43 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingFxdMatrixVe_csynth.rpt -f 
Command         report done; 0.42 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingFxdMatrixVe_csynth.xml -f -x 
Command         report done; 0.4 sec.
Execute         report -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.verbose.rpt -verbose -f 
Command         report done; 3.06 sec.
Execute         db_write -model StreamingFxdMatrixVe -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.adb -f 
Command         db_write done; 1.61 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.11 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_11'.
INFO: [HLS 200-111]  Elapsed time: 6.33 seconds; current allocated memory: 851.755 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_11 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_11 
Execute         gen_rtl Resid_StreamingDataW.11 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_11 
Execute         gen_tb_info Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_11_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_11_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.11 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.adb -f 
Command         db_write done; 0.29 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 853.811 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution 
Execute         gen_rtl StreamingConvolution -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution 
Execute         gen_tb_info StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_csynth.rpt -f 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_csynth.xml -f -x 
Execute         report -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.verbose.rpt -verbose -f 
Command         report done; 0.42 sec.
Execute         db_write -model StreamingConvolution -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.adb -f 
Command         db_write done; 0.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_1'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 857.279 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_1 
Execute         gen_rtl Resid_StreamingDataW.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_1 
Execute         gen_tb_info Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_1_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_1_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.adb -f 
Command         db_write done; 0.32 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NaivePopCount' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model NaivePopCount -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'NaivePopCount'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 858.726 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl NaivePopCount -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/NaivePopCount -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl NaivePopCount -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/NaivePopCount 
Execute         gen_rtl NaivePopCount -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/NaivePopCount 
Execute         gen_tb_info NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/NaivePopCount_csynth.rpt -f 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/NaivePopCount_csynth.xml -f -x 
Execute         report -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.verbose.rpt -verbose -f 
Command         report done; 0.21 sec.
Execute         db_write -model NaivePopCount -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.adb -f 
Command         db_write done; 0.43 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_4'.
Command         create_rtl_model done; 0.65 sec.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 872.289 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_4 
Execute         gen_rtl StreamingMatrixVecto.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_4 
Execute         gen_tb_info StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.36 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_4_csynth.rpt -f 
Command         report done; 0.38 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_4_csynth.xml -f -x 
Command         report done; 0.35 sec.
Execute         report -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.verbose.rpt -verbose -f 
Command         report done; 5.12 sec.
Execute         db_write -model StreamingMatrixVecto.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.adb -f 
Command         db_write done; 2.34 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_5'.
INFO: [HLS 200-111]  Elapsed time: 9.11 seconds; current allocated memory: 897.593 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_5 
Execute         gen_rtl Resid_StreamingDataW.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_5 
Execute         gen_tb_info Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_5_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_5_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.adb -f 
Command         db_write done; 0.53 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool'.
Command         create_rtl_model done; 0.94 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 906.420 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool 
Execute         gen_rtl StreamingMaxPool -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool 
Execute         gen_tb_info StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.34 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_csynth.rpt -f 
Command         report done; 0.36 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_csynth.xml -f -x 
Command         report done; 0.34 sec.
Execute         report -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.verbose.rpt -verbose -f 
Command         report done; 3.07 sec.
Execute         db_write -model StreamingMaxPool -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.adb -f 
Command         db_write done; 2.15 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Bat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool_Bat -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Bat'.
INFO: [HLS 200-111]  Elapsed time: 6.77 seconds; current allocated memory: 927.932 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_Bat -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_Bat 
Execute         gen_rtl StreamingMaxPool_Bat -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_Bat 
Execute         gen_tb_info StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_csynth.rpt -f 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_csynth.xml -f -x 
Execute         report -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.verbose.rpt -verbose -f 
Command         report done; 0.96 sec.
Execute         db_write -model StreamingMaxPool_Bat -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.adb -f 
Command         db_write done; 0.68 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_1'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 929.769 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_1 
Execute         gen_rtl StreamingConvolution.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_1 
Execute         gen_tb_info StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_1_csynth.rpt -f 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_1_csynth.xml -f -x 
Execute         report -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.adb -f 
Command         db_write done; 0.93 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_2'.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 933.308 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_2 
Execute         gen_rtl Resid_StreamingDataW.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_2 
Execute         gen_tb_info Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_2_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_2_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.adb -f 
Command         db_write done; 0.76 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.6 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_6'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 940.300 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_6 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_6 
Execute         gen_rtl StreamingMatrixVecto.6 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_6 
Execute         gen_tb_info StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.22 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_6_csynth.rpt -f 
Command         report done; 0.2 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_6_csynth.xml -f -x 
Command         report done; 0.19 sec.
Execute         report -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.verbose.rpt -verbose -f 
Command         report done; 2.64 sec.
Execute         db_write -model StreamingMatrixVecto.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.adb -f 
Command         db_write done; 1.75 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.13 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_13'.
INFO: [HLS 200-111]  Elapsed time: 5.29 seconds; current allocated memory: 953.824 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_13 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_13 
Execute         gen_rtl Resid_StreamingDataW.13 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_13 
Execute         gen_tb_info Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_13_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_13_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.13 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.adb -f 
Command         db_write done; 0.83 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_5'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 955.885 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_5 
Execute         gen_rtl StreamingConvolution.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_5 
Execute         gen_tb_info StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_5_csynth.rpt -f 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_5_csynth.xml -f -x 
Execute         report -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.adb -f 
Command         db_write done; 1.05 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.14 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_14'.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 959.376 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_14 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_14 
Execute         gen_rtl Resid_StreamingDataW.14 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_14 
Execute         gen_tb_info Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_14_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_14_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.14 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.adb -f 
Command         db_write done; 0.89 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.7 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_7'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 966.414 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_7 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_7 
Execute         gen_rtl StreamingMatrixVecto.7 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_7 
Execute         gen_tb_info StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.21 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_7_csynth.rpt -f 
Command         report done; 0.21 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_7_csynth.xml -f -x 
Command         report done; 0.19 sec.
Execute         report -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.verbose.rpt -verbose -f 
Command         report done; 2.66 sec.
Execute         db_write -model StreamingMatrixVecto.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.adb -f 
Command         db_write done; 1.87 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.12 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_12'.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 979.835 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_12 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_12 
Execute         gen_rtl Resid_StreamingDataW.12 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_12 
Execute         gen_tb_info Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_12_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_12_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.12 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.adb -f 
Command         db_write done; 1.01 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_1'.
Command         create_rtl_model done; 1.97 sec.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 996.851 MB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_1 
Execute         gen_rtl StreamingMaxPool.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_1 
Execute         gen_tb_info StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.68 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_1_csynth.rpt -f 
Command         report done; 0.71 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_1_csynth.xml -f -x 
Command         report done; 0.66 sec.
Execute         report -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.verbose.rpt -verbose -f 
Command         report done; 6.05 sec.
Execute         db_write -model StreamingMaxPool.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.adb -f 
Command         db_write done; 4.42 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMaxPool_Bat_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMaxPool_Bat.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMaxPool_Bat_1'.
INFO: [HLS 200-111]  Elapsed time: 13.56 seconds; current allocated memory: 1.015 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMaxPool_Bat_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMaxPool_Bat_1 
Execute         gen_rtl StreamingMaxPool_Bat.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMaxPool_Bat_1 
Execute         gen_tb_info StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_1_csynth.rpt -f 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMaxPool_Bat_1_csynth.xml -f -x 
Execute         report -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.verbose.rpt -verbose -f 
Command         report done; 1.89 sec.
Execute         db_write -model StreamingMaxPool_Bat.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.adb -f 
Command         db_write done; 1.31 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_128_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_4'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 1.017 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_4 
Execute         gen_rtl StreamingConvolution.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_4 
Execute         gen_tb_info StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_4_csynth.rpt -f 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_4_csynth.xml -f -x 
Execute         report -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.adb -f 
Command         db_write done; 1.58 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.15 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_15'.
INFO: [HLS 200-111]  Elapsed time: 2.36 seconds; current allocated memory: 1.020 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_15 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_15 
Execute         gen_rtl Resid_StreamingDataW.15 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_15 
Execute         gen_tb_info Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_15_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_15_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.15 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.adb -f 
Command         db_write done; 1.39 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_3'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 1.023 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_3 
Execute         gen_rtl StreamingMatrixVecto.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_3 
Execute         gen_tb_info StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_3_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_3_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.verbose.rpt -verbose -f 
Command         report done; 0.77 sec.
Execute         db_write -model StreamingMatrixVecto.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.adb -f 
Command         db_write done; 1.69 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.4 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_4'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.027 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_4 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_4 
Execute         gen_rtl Resid_StreamingDataW.4 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_4 
Execute         gen_tb_info Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_4_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_4_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.4 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.adb -f 
Command         db_write done; 1.41 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingConvolution_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingConvolution.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mux_42_256_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingConvolution_3'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.029 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingConvolution_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingConvolution_3 
Execute         gen_rtl StreamingConvolution.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingConvolution_3 
Execute         gen_tb_info StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_3_csynth.rpt -f 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingConvolution_3_csynth.xml -f -x 
Execute         report -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.verbose.rpt -verbose -f 
Command         report done; 0.41 sec.
Execute         db_write -model StreamingConvolution.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.adb -f 
Command         db_write done; 1.62 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.7 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_7'.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 1.033 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_7 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_7 
Execute         gen_rtl Resid_StreamingDataW.7 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_7 
Execute         gen_tb_info Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_7_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_7_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.7 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.adb -f 
Command         db_write done; 1.45 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.5 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_5'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 1.81 seconds; current allocated memory: 1.035 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_5 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_5 
Execute         gen_rtl StreamingMatrixVecto.5 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_5 
Execute         gen_tb_info StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_5_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_5_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.verbose.rpt -verbose -f 
Command         report done; 0.48 sec.
Execute         db_write -model StreamingMatrixVecto.5 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.adb -f 
Command         db_write done; 1.68 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.10 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_10'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 1.039 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_10 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_10 
Execute         gen_rtl Resid_StreamingDataW.10 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_10 
Execute         gen_tb_info Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_10_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_10_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.10 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.adb -f 
Command         db_write done; 1.52 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.6 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_6'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 1.040 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_6 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_6 
Execute         gen_rtl Resid_StreamingDataW.6 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_6 
Execute         gen_tb_info Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_6_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_6_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.6 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.adb -f 
Command         db_write done; 1.48 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.2 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_2'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 1.042 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_2 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_2 
Execute         gen_rtl StreamingMatrixVecto.2 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_2 
Execute         gen_tb_info StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_2_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_2_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.verbose.rpt -verbose -f 
Command         report done; 0.27 sec.
Execute         db_write -model StreamingMatrixVecto.2 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.adb -f 
Command         db_write done; 1.6 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.9 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_9'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 1.044 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_9 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_9 
Execute         gen_rtl Resid_StreamingDataW.9 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_9 
Execute         gen_tb_info Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_9_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_9_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.9 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.adb -f 
Command         db_write done; 1.5 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.045 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW 
Execute         gen_rtl Resid_StreamingDataW -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW 
Execute         gen_tb_info Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.adb -f 
Command         db_write done; 1.5 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto.1 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_24s_24s_48_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_16s_24s_24_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto_1'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 1.047 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto_1 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto_1 
Execute         gen_rtl StreamingMatrixVecto.1 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto_1 
Execute         gen_tb_info StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_1_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_1_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.verbose.rpt -verbose -f 
Command         report done; 0.3 sec.
Execute         db_write -model StreamingMatrixVecto.1 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.adb -f 
Command         db_write done; 1.62 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.8 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_8'.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 1.049 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_8 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_8 
Execute         gen_rtl Resid_StreamingDataW.8 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_8 
Execute         gen_tb_info Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_8_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_8_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.8 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.adb -f 
Command         db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Resid_StreamingDataW_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Resid_StreamingDataW.3 -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Resid_StreamingDataW_3'.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.050 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Resid_StreamingDataW_3 -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Resid_StreamingDataW_3 
Execute         gen_rtl Resid_StreamingDataW.3 -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Resid_StreamingDataW_3 
Execute         gen_tb_info Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3 -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_3_csynth.rpt -f 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Resid_StreamingDataW_3_csynth.xml -f -x 
Execute         report -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.verbose.rpt -verbose -f 
Execute         db_write -model Resid_StreamingDataW.3 -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.adb -f 
Command         db_write done; 1.57 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingMatrixVecto' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingMatrixVecto -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'BlackBoxJam_mul_mul_24s_16s_40_3_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingMatrixVecto'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.053 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingMatrixVecto -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingMatrixVecto 
Execute         gen_rtl StreamingMatrixVecto -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingMatrixVecto 
Execute         gen_tb_info StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_csynth.rpt -f 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingMatrixVecto_csynth.xml -f -x 
Execute         report -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.verbose.rpt -verbose -f 
Command         report done; 0.65 sec.
Execute         db_write -model StreamingMatrixVecto -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.adb -f 
Command         db_write done; 1.85 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'StreamingDataWidthCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model StreamingDataWidthCo -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'StreamingDataWidthCo'.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 1.057 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/StreamingDataWidthCo -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/StreamingDataWidthCo 
Execute         gen_rtl StreamingDataWidthCo -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/StreamingDataWidthCo 
Execute         gen_tb_info StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_csynth.rpt -f 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/StreamingDataWidthCo_csynth.xml -f -x 
Execute         report -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.verbose.rpt -verbose -f 
Execute         db_write -model StreamingDataWidthCo -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.adb -f 
Command         db_write done; 1.51 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Stream2Mem -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.058 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Stream2Mem -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Stream2Mem -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Stream2Mem -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Stream2Mem 
Execute         gen_rtl Stream2Mem -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Stream2Mem 
Execute         gen_tb_info Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_csynth.rpt -f 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_csynth.xml -f -x 
Execute         report -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.verbose.rpt -verbose -f 
Execute         db_write -model Stream2Mem -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.adb -f 
Command         db_write done; 1.54 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream2Mem_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model Stream2Mem_Batch -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream2Mem_Batch'.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 1.059 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/Stream2Mem_Batch -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/Stream2Mem_Batch 
Execute         gen_rtl Stream2Mem_Batch -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/Stream2Mem_Batch 
Execute         gen_tb_info Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_Batch_csynth.rpt -f 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/Stream2Mem_Batch_csynth.xml -f -x 
Execute         report -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.verbose.rpt -verbose -f 
Execute         db_write -model Stream2Mem_Batch -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.adb -f 
Command         db_write done; 1.54 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoCompute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model DoCompute -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoCompute'.
Command         create_rtl_model done; 1.36 sec.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 1.071 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl DoCompute -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/DoCompute -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl DoCompute -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/DoCompute 
Execute         gen_rtl DoCompute -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/DoCompute 
Execute         gen_tb_info DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Command         gen_tb_info done; 0.17 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoCompute_csynth.rpt -f 
Command         report done; 0.17 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoCompute_csynth.xml -f -x 
Command         report done; 0.13 sec.
Execute         report -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.verbose.rpt -verbose -f 
Command         report done; 10.75 sec.
Execute         db_write -model DoCompute -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.adb -f 
Command         db_write done; 1.81 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DoMemInit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model DoMemInit -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'means_out1_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out2_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out3_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out4_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out5_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out6_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out7_V_1' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'DoMemInit' is 7573 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'DoMemInit'.
Command         create_rtl_model done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 13.56 seconds; current allocated memory: 1.085 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl DoMemInit -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/DoMemInit -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl DoMemInit -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/DoMemInit 
Execute         gen_rtl DoMemInit -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/DoMemInit 
Execute         gen_tb_info DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoMemInit_csynth.rpt -f 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/DoMemInit_csynth.xml -f -x 
Execute         report -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.verbose.rpt -verbose -f 
Command         report done; 1.31 sec.
Execute         db_write -model DoMemInit -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.adb -f 
Command         db_write done; 2.46 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BlackBoxJam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -prefix 
Execute         get_config_rtl -auto_prefix 
Execute         create_rtl_model BlackBoxJam -vendor xilinx -mg_file /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/hostmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/in_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/doInit' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetLayer' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/targetInd' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BlackBoxJam/fix_val_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BlackBoxJam' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'means_in1_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in1_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in2_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in2_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in3_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in3_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in4_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in4_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in5_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in5_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in6_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in6_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in7_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in7_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out1_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out2_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out3_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out4_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out5_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out6_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_out7_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in8_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'means_in8_V_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'in_V', 'out_V', 'doInit', 'targetLayer', 'targetMem', 'targetInd', 'val_V' and 'fix_val_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'BlackBoxJam'.
Command         create_rtl_model done; 6.31 sec.
INFO: [HLS 200-111]  Elapsed time: 10.56 seconds; current allocated memory: 1.121 GB.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         gen_rtl BlackBoxJam -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/systemc/BlackBoxJam -synmodules Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam 
Execute         gen_rtl BlackBoxJam -istop -style xilinx -f -lang vhdl -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/vhdl/BlackBoxJam 
Command         gen_rtl done; 1.25 sec.
Execute         gen_rtl BlackBoxJam -istop -style xilinx -f -lang vlog -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/verilog/BlackBoxJam 
Command         gen_rtl done; 0.63 sec.
Execute         export_constraint_db -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl -f -tool general 
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.design.xml -verbose -f -dv 
Command         report done; 7.85 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.sdaccel.xml -verbose -f -sdaccel 
Command         report done; 1.85 sec.
Execute         gen_tb_info BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam -p /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db 
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/BlackBoxJam_csynth.rpt -f 
Command         report done; 0.64 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/syn/report/BlackBoxJam_csynth.xml -f -x 
Command         report done; 0.62 sec.
Execute         report -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.verbose.rpt -verbose -f 
Command         report done; 11.47 sec.
Execute         db_write -model BlackBoxJam -o /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.adb -f 
Command         db_write done; 2.22 sec.
Execute         sc_get_clocks BlackBoxJam 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain BlackBoxJam 
INFO-FLOW: Model list for RTL component generation: Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo.1 StreamingDataWidthCo.2 StreamingConvolution.2 StreamingFxdMatrixVe Resid_StreamingDataW.11 StreamingConvolution Resid_StreamingDataW.1 NaivePopCount StreamingMatrixVecto.4 Resid_StreamingDataW.5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution.1 Resid_StreamingDataW.2 StreamingMatrixVecto.6 Resid_StreamingDataW.13 StreamingConvolution.5 Resid_StreamingDataW.14 StreamingMatrixVecto.7 Resid_StreamingDataW.12 StreamingMaxPool.1 StreamingMaxPool_Bat.1 StreamingConvolution.4 Resid_StreamingDataW.15 StreamingMatrixVecto.3 Resid_StreamingDataW.4 StreamingConvolution.3 Resid_StreamingDataW.7 StreamingMatrixVecto.5 Resid_StreamingDataW.10 Resid_StreamingDataW.6 StreamingMatrixVecto.2 Resid_StreamingDataW.9 Resid_StreamingDataW StreamingMatrixVecto.1 Resid_StreamingDataW.8 Resid_StreamingDataW.3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: Handling components in module [Mem2Stream] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
INFO-FLOW: Handling components in module [Mem2Stream_Batch10] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingDataWidthCo_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_24_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_24_1_1
INFO-FLOW: Found component StreamingConvolution_2_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_2_inputBuf_0_0_V
INFO-FLOW: Handling components in module [StreamingFxdMatrixVe] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_24s_24s_48_4_1.
INFO-FLOW: Append model BlackBoxJam_mul_24s_24s_48_4_1
INFO-FLOW: Found component StreamingFxdMatrixVe_inputBuf_V.
INFO-FLOW: Append model StreamingFxdMatrixVe_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_11] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_64_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_64_1_1
INFO-FLOW: Found component StreamingConvolution_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
INFO-FLOW: Handling components in module [NaivePopCount] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_mul_16s_24s_24_3_1.
INFO-FLOW: Append model BlackBoxJam_mul_mul_16s_24s_24_3_1
INFO-FLOW: Found component BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1.
INFO-FLOW: Append model BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1
INFO-FLOW: Found component StreamingMatrixVecto_4_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_4_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_buf_0_V.
INFO-FLOW: Append model StreamingMaxPool_buf_0_V
INFO-FLOW: Handling components in module [StreamingMaxPool_Bat] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO-FLOW: Found component StreamingConvolution_1_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_1_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_6] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_13] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_128_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_128_1_1
INFO-FLOW: Found component StreamingConvolution_5_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_5_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_14] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_7] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_7_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_7_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_12] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMaxPool_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO-FLOW: Found component StreamingMaxPool_1_buf_0_V.
INFO-FLOW: Append model StreamingMaxPool_1_buf_0_V
INFO-FLOW: Handling components in module [StreamingMaxPool_Bat_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO-FLOW: Found component StreamingConvolution_4_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_4_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_15] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_4] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingConvolution_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mux_42_256_1_1.
INFO-FLOW: Append model BlackBoxJam_mux_42_256_1_1
INFO-FLOW: Found component StreamingConvolution_3_inputBuf_0_0_V.
INFO-FLOW: Append model StreamingConvolution_3_inputBuf_0_0_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_7] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_5] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_5_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_5_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_10] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_6] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_2] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_2_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_2_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_9] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto_1] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO-FLOW: Found component StreamingMatrixVecto_1_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_1_inputBuf_V
INFO-FLOW: Handling components in module [Resid_StreamingDataW_8] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
INFO-FLOW: Handling components in module [Resid_StreamingDataW_3] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
INFO-FLOW: Handling components in module [StreamingMatrixVecto] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_mul_mul_24s_16s_40_3_1.
INFO-FLOW: Append model BlackBoxJam_mul_mul_24s_16s_40_3_1
INFO-FLOW: Found component StreamingMatrixVecto_inputBuf_V.
INFO-FLOW: Append model StreamingMatrixVecto_inputBuf_V
INFO-FLOW: Found component StreamingMatrixVecto_accPopCount_0_V.
INFO-FLOW: Append model StreamingMatrixVecto_accPopCount_0_V
INFO-FLOW: Handling components in module [StreamingDataWidthCo] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
INFO-FLOW: Handling components in module [Stream2Mem] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
INFO-FLOW: Handling components in module [Stream2Mem_Batch] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
INFO-FLOW: Handling components in module [DoCompute] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w61_d38_A.
INFO-FLOW: Append model fifo_w61_d38_A
INFO-FLOW: Found component fifo_w192_d2_A.
INFO-FLOW: Append model fifo_w192_d2_A
INFO-FLOW: Found component fifo_w24_d128_A.
INFO-FLOW: Append model fifo_w24_d128_A
INFO-FLOW: Found component fifo_w24_d2_A.
INFO-FLOW: Append model fifo_w24_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w128_d128_A.
INFO-FLOW: Append model fifo_w128_d128_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w128_d81_A.
INFO-FLOW: Append model fifo_w128_d81_A
INFO-FLOW: Found component fifo_w128_d2_A.
INFO-FLOW: Append model fifo_w128_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w256_d1_A.
INFO-FLOW: Append model fifo_w256_d1_A
INFO-FLOW: Found component fifo_w256_d2_A.
INFO-FLOW: Append model fifo_w256_d2_A
INFO-FLOW: Found component fifo_w32_d2_A.
INFO-FLOW: Append model fifo_w32_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w256_d1_A.
INFO-FLOW: Append model fifo_w256_d1_A
INFO-FLOW: Found component fifo_w4_d2_A.
INFO-FLOW: Append model fifo_w4_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d128_A.
INFO-FLOW: Append model fifo_w64_d128_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d3_A.
INFO-FLOW: Append model fifo_w64_d3_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component fifo_w64_d2_A.
INFO-FLOW: Append model fifo_w64_d2_A
INFO-FLOW: Found component start_for_StreamingDataWidthCo_1_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_1_U0
INFO-FLOW: Found component start_for_Stream2Mem_Batch_U0.
INFO-FLOW: Append model start_for_Stream2Mem_Batch_U0
INFO-FLOW: Found component start_for_StreamingDataWidthCo_2_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_2_U0
INFO-FLOW: Found component start_for_StreamingConvolution_2_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_2_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_11_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_11_U0
INFO-FLOW: Found component start_for_StreamingConvolution_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_1_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_1_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_5_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_5_U0
INFO-FLOW: Found component start_for_StreamingMaxPool_Bat_U0.
INFO-FLOW: Append model start_for_StreamingMaxPool_Bat_U0
INFO-FLOW: Found component start_for_StreamingConvolution_1_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_1_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_2_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_2_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_13_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_13_U0
INFO-FLOW: Found component start_for_StreamingConvolution_5_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_5_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_14_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_14_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_12_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_12_U0
INFO-FLOW: Found component start_for_StreamingMaxPool_Bat_1_U0.
INFO-FLOW: Append model start_for_StreamingMaxPool_Bat_1_U0
INFO-FLOW: Found component start_for_StreamingConvolution_4_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_4_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_15_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_15_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_4_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_4_U0
INFO-FLOW: Found component start_for_StreamingConvolution_3_U0.
INFO-FLOW: Append model start_for_StreamingConvolution_3_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_7_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_7_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_10_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_10_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_6_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_6_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_9_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_9_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_8_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_8_U0
INFO-FLOW: Found component start_for_Resid_StreamingDataW_3_U0.
INFO-FLOW: Append model start_for_Resid_StreamingDataW_3_U0
INFO-FLOW: Found component start_for_StreamingDataWidthCo_U0.
INFO-FLOW: Append model start_for_StreamingDataWidthCo_U0
INFO-FLOW: Handling components in module [DoMemInit] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
INFO-FLOW: Handling components in module [BlackBoxJam] ... 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: Found component BlackBoxJam_weightMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem5_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem5_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem6_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem6_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem6_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem6_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem7_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem7_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem7_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem7_V_0
INFO-FLOW: Found component BlackBoxJam_alphaMem5_V_0.
INFO-FLOW: Append model BlackBoxJam_alphaMem5_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem0_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem0_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem0_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem0_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem1_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem1_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem1_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem1_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem2_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem2_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem2_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem2_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem3_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem3_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem4_V_0
INFO-FLOW: Found component BlackBoxJam_thresMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_thresMem4_V_0
INFO-FLOW: Found component BlackBoxJam_weightMem8_V_0.
INFO-FLOW: Append model BlackBoxJam_weightMem8_V_0
INFO-FLOW: Found component BlackBoxJam_alphaMem4_V_0.
INFO-FLOW: Append model BlackBoxJam_alphaMem4_V_0
INFO-FLOW: Found component BlackBoxJam_control_s_axi.
INFO-FLOW: Append model BlackBoxJam_control_s_axi
INFO-FLOW: Found component BlackBoxJam_hostmem_m_axi.
INFO-FLOW: Append model BlackBoxJam_hostmem_m_axi
INFO-FLOW: Append model Mem2Stream
INFO-FLOW: Append model Mem2Stream_Batch10
INFO-FLOW: Append model StreamingDataWidthCo_1
INFO-FLOW: Append model StreamingDataWidthCo_2
INFO-FLOW: Append model StreamingConvolution_2
INFO-FLOW: Append model StreamingFxdMatrixVe
INFO-FLOW: Append model Resid_StreamingDataW_11
INFO-FLOW: Append model StreamingConvolution
INFO-FLOW: Append model Resid_StreamingDataW_1
INFO-FLOW: Append model NaivePopCount
INFO-FLOW: Append model StreamingMatrixVecto_4
INFO-FLOW: Append model Resid_StreamingDataW_5
INFO-FLOW: Append model StreamingMaxPool
INFO-FLOW: Append model StreamingMaxPool_Bat
INFO-FLOW: Append model StreamingConvolution_1
INFO-FLOW: Append model Resid_StreamingDataW_2
INFO-FLOW: Append model StreamingMatrixVecto_6
INFO-FLOW: Append model Resid_StreamingDataW_13
INFO-FLOW: Append model StreamingConvolution_5
INFO-FLOW: Append model Resid_StreamingDataW_14
INFO-FLOW: Append model StreamingMatrixVecto_7
INFO-FLOW: Append model Resid_StreamingDataW_12
INFO-FLOW: Append model StreamingMaxPool_1
INFO-FLOW: Append model StreamingMaxPool_Bat_1
INFO-FLOW: Append model StreamingConvolution_4
INFO-FLOW: Append model Resid_StreamingDataW_15
INFO-FLOW: Append model StreamingMatrixVecto_3
INFO-FLOW: Append model Resid_StreamingDataW_4
INFO-FLOW: Append model StreamingConvolution_3
INFO-FLOW: Append model Resid_StreamingDataW_7
INFO-FLOW: Append model StreamingMatrixVecto_5
INFO-FLOW: Append model Resid_StreamingDataW_10
INFO-FLOW: Append model Resid_StreamingDataW_6
INFO-FLOW: Append model StreamingMatrixVecto_2
INFO-FLOW: Append model Resid_StreamingDataW_9
INFO-FLOW: Append model Resid_StreamingDataW
INFO-FLOW: Append model StreamingMatrixVecto_1
INFO-FLOW: Append model Resid_StreamingDataW_8
INFO-FLOW: Append model Resid_StreamingDataW_3
INFO-FLOW: Append model StreamingMatrixVecto
INFO-FLOW: Append model StreamingDataWidthCo
INFO-FLOW: Append model Stream2Mem
INFO-FLOW: Append model Stream2Mem_Batch
INFO-FLOW: Append model DoCompute
INFO-FLOW: Append model DoMemInit
INFO-FLOW: Append model BlackBoxJam
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: BlackBoxJam_mux_42_24_1_1 StreamingConvolution_2_inputBuf_0_0_V BlackBoxJam_mul_24s_24s_48_4_1 StreamingFxdMatrixVe_inputBuf_V BlackBoxJam_mux_42_64_1_1 StreamingConvolution_inputBuf_0_0_V BlackBoxJam_mul_mul_16s_24s_24_3_1 BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1 StreamingMatrixVecto_4_inputBuf_V StreamingMaxPool_buf_0_V StreamingConvolution_1_inputBuf_0_0_V BlackBoxJam_mux_42_128_1_1 StreamingConvolution_5_inputBuf_0_0_V StreamingMatrixVecto_7_inputBuf_V StreamingMaxPool_1_buf_0_V StreamingConvolution_4_inputBuf_0_0_V BlackBoxJam_mux_42_256_1_1 StreamingConvolution_3_inputBuf_0_0_V StreamingMatrixVecto_5_inputBuf_V StreamingMatrixVecto_2_inputBuf_V StreamingMatrixVecto_1_inputBuf_V BlackBoxJam_mul_mul_24s_16s_40_3_1 StreamingMatrixVecto_inputBuf_V StreamingMatrixVecto_accPopCount_0_V fifo_w64_d2_A fifo_w61_d38_A fifo_w192_d2_A fifo_w24_d128_A fifo_w24_d2_A fifo_w16_d2_A fifo_w64_d128_A fifo_w64_d2_A fifo_w32_d2_A fifo_w32_d2_A fifo_w64_d2_A fifo_w64_d128_A fifo_w64_d2_A fifo_w32_d2_A fifo_w16_d2_A fifo_w128_d128_A fifo_w128_d2_A fifo_w32_d2_A fifo_w16_d2_A fifo_w128_d2_A fifo_w128_d81_A fifo_w128_d2_A fifo_w32_d2_A fifo_w4_d2_A fifo_w256_d1_A fifo_w256_d2_A fifo_w32_d2_A fifo_w1_d2_A fifo_w256_d1_A fifo_w4_d2_A fifo_w1_d2_A fifo_w64_d128_A fifo_w8_d2_A fifo_w1_d2_A fifo_w64_d3_A fifo_w1_d2_A fifo_w64_d2_A fifo_w64_d2_A start_for_StreamingDataWidthCo_1_U0 start_for_Stream2Mem_Batch_U0 start_for_StreamingDataWidthCo_2_U0 start_for_StreamingConvolution_2_U0 start_for_Resid_StreamingDataW_11_U0 start_for_StreamingConvolution_U0 start_for_Resid_StreamingDataW_1_U0 start_for_Resid_StreamingDataW_5_U0 start_for_StreamingMaxPool_Bat_U0 start_for_StreamingConvolution_1_U0 start_for_Resid_StreamingDataW_2_U0 start_for_Resid_StreamingDataW_13_U0 start_for_StreamingConvolution_5_U0 start_for_Resid_StreamingDataW_14_U0 start_for_Resid_StreamingDataW_12_U0 start_for_StreamingMaxPool_Bat_1_U0 start_for_StreamingConvolution_4_U0 start_for_Resid_StreamingDataW_15_U0 start_for_Resid_StreamingDataW_4_U0 start_for_StreamingConvolution_3_U0 start_for_Resid_StreamingDataW_7_U0 start_for_Resid_StreamingDataW_10_U0 start_for_Resid_StreamingDataW_6_U0 start_for_Resid_StreamingDataW_9_U0 start_for_Resid_StreamingDataW_U0 start_for_Resid_StreamingDataW_8_U0 start_for_Resid_StreamingDataW_3_U0 start_for_StreamingDataWidthCo_U0 BlackBoxJam_weightMem5_V_0 BlackBoxJam_thresMem5_V_0 BlackBoxJam_weightMem6_V_0 BlackBoxJam_thresMem6_V_0 BlackBoxJam_weightMem7_V_0 BlackBoxJam_thresMem7_V_0 BlackBoxJam_alphaMem5_V_0 BlackBoxJam_weightMem0_V_0 BlackBoxJam_thresMem0_V_0 BlackBoxJam_weightMem1_V_0 BlackBoxJam_thresMem1_V_0 BlackBoxJam_weightMem2_V_0 BlackBoxJam_thresMem2_V_0 BlackBoxJam_weightMem3_V_0 BlackBoxJam_weightMem4_V_0 BlackBoxJam_thresMem4_V_0 BlackBoxJam_weightMem8_V_0 BlackBoxJam_alphaMem4_V_0 BlackBoxJam_control_s_axi BlackBoxJam_hostmem_m_axi Mem2Stream Mem2Stream_Batch10 StreamingDataWidthCo_1 StreamingDataWidthCo_2 StreamingConvolution_2 StreamingFxdMatrixVe Resid_StreamingDataW_11 StreamingConvolution Resid_StreamingDataW_1 NaivePopCount StreamingMatrixVecto_4 Resid_StreamingDataW_5 StreamingMaxPool StreamingMaxPool_Bat StreamingConvolution_1 Resid_StreamingDataW_2 StreamingMatrixVecto_6 Resid_StreamingDataW_13 StreamingConvolution_5 Resid_StreamingDataW_14 StreamingMatrixVecto_7 Resid_StreamingDataW_12 StreamingMaxPool_1 StreamingMaxPool_Bat_1 StreamingConvolution_4 Resid_StreamingDataW_15 StreamingMatrixVecto_3 Resid_StreamingDataW_4 StreamingConvolution_3 Resid_StreamingDataW_7 StreamingMatrixVecto_5 Resid_StreamingDataW_10 Resid_StreamingDataW_6 StreamingMatrixVecto_2 Resid_StreamingDataW_9 Resid_StreamingDataW StreamingMatrixVecto_1 Resid_StreamingDataW_8 Resid_StreamingDataW_3 StreamingMatrixVecto StreamingDataWidthCo Stream2Mem Stream2Mem_Batch DoCompute DoMemInit BlackBoxJam
INFO-FLOW: To file: write model BlackBoxJam_mux_42_24_1_1
INFO-FLOW: To file: write model StreamingConvolution_2_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mul_24s_24s_48_4_1
INFO-FLOW: To file: write model StreamingFxdMatrixVe_inputBuf_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_64_1_1
INFO-FLOW: To file: write model StreamingConvolution_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mul_mul_16s_24s_24_3_1
INFO-FLOW: To file: write model BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1
INFO-FLOW: To file: write model StreamingMatrixVecto_4_inputBuf_V
INFO-FLOW: To file: write model StreamingMaxPool_buf_0_V
INFO-FLOW: To file: write model StreamingConvolution_1_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_128_1_1
INFO-FLOW: To file: write model StreamingConvolution_5_inputBuf_0_0_V
INFO-FLOW: To file: write model StreamingMatrixVecto_7_inputBuf_V
INFO-FLOW: To file: write model StreamingMaxPool_1_buf_0_V
INFO-FLOW: To file: write model StreamingConvolution_4_inputBuf_0_0_V
INFO-FLOW: To file: write model BlackBoxJam_mux_42_256_1_1
INFO-FLOW: To file: write model StreamingConvolution_3_inputBuf_0_0_V
INFO-FLOW: To file: write model StreamingMatrixVecto_5_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_2_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_1_inputBuf_V
INFO-FLOW: To file: write model BlackBoxJam_mul_mul_24s_16s_40_3_1
INFO-FLOW: To file: write model StreamingMatrixVecto_inputBuf_V
INFO-FLOW: To file: write model StreamingMatrixVecto_accPopCount_0_V
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w61_d38_A
INFO-FLOW: To file: write model fifo_w192_d2_A
INFO-FLOW: To file: write model fifo_w24_d128_A
INFO-FLOW: To file: write model fifo_w24_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w128_d128_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w128_d81_A
INFO-FLOW: To file: write model fifo_w128_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w256_d1_A
INFO-FLOW: To file: write model fifo_w256_d2_A
INFO-FLOW: To file: write model fifo_w32_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w256_d1_A
INFO-FLOW: To file: write model fifo_w4_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d128_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d3_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model fifo_w64_d2_A
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_1_U0
INFO-FLOW: To file: write model start_for_Stream2Mem_Batch_U0
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_2_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_2_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_11_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_1_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_5_U0
INFO-FLOW: To file: write model start_for_StreamingMaxPool_Bat_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_1_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_2_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_13_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_5_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_14_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_12_U0
INFO-FLOW: To file: write model start_for_StreamingMaxPool_Bat_1_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_4_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_15_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_4_U0
INFO-FLOW: To file: write model start_for_StreamingConvolution_3_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_7_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_10_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_6_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_9_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_8_U0
INFO-FLOW: To file: write model start_for_Resid_StreamingDataW_3_U0
INFO-FLOW: To file: write model start_for_StreamingDataWidthCo_U0
INFO-FLOW: To file: write model BlackBoxJam_weightMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem6_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem6_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem7_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem7_V_0
INFO-FLOW: To file: write model BlackBoxJam_alphaMem5_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem0_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem0_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem1_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem1_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem2_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem2_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem3_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_thresMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_weightMem8_V_0
INFO-FLOW: To file: write model BlackBoxJam_alphaMem4_V_0
INFO-FLOW: To file: write model BlackBoxJam_control_s_axi
INFO-FLOW: To file: write model BlackBoxJam_hostmem_m_axi
INFO-FLOW: To file: write model Mem2Stream
INFO-FLOW: To file: write model Mem2Stream_Batch10
INFO-FLOW: To file: write model StreamingDataWidthCo_1
INFO-FLOW: To file: write model StreamingDataWidthCo_2
INFO-FLOW: To file: write model StreamingConvolution_2
INFO-FLOW: To file: write model StreamingFxdMatrixVe
INFO-FLOW: To file: write model Resid_StreamingDataW_11
INFO-FLOW: To file: write model StreamingConvolution
INFO-FLOW: To file: write model Resid_StreamingDataW_1
INFO-FLOW: To file: write model NaivePopCount
INFO-FLOW: To file: write model StreamingMatrixVecto_4
INFO-FLOW: To file: write model Resid_StreamingDataW_5
INFO-FLOW: To file: write model StreamingMaxPool
INFO-FLOW: To file: write model StreamingMaxPool_Bat
INFO-FLOW: To file: write model StreamingConvolution_1
INFO-FLOW: To file: write model Resid_StreamingDataW_2
INFO-FLOW: To file: write model StreamingMatrixVecto_6
INFO-FLOW: To file: write model Resid_StreamingDataW_13
INFO-FLOW: To file: write model StreamingConvolution_5
INFO-FLOW: To file: write model Resid_StreamingDataW_14
INFO-FLOW: To file: write model StreamingMatrixVecto_7
INFO-FLOW: To file: write model Resid_StreamingDataW_12
INFO-FLOW: To file: write model StreamingMaxPool_1
INFO-FLOW: To file: write model StreamingMaxPool_Bat_1
INFO-FLOW: To file: write model StreamingConvolution_4
INFO-FLOW: To file: write model Resid_StreamingDataW_15
INFO-FLOW: To file: write model StreamingMatrixVecto_3
INFO-FLOW: To file: write model Resid_StreamingDataW_4
INFO-FLOW: To file: write model StreamingConvolution_3
INFO-FLOW: To file: write model Resid_StreamingDataW_7
INFO-FLOW: To file: write model StreamingMatrixVecto_5
INFO-FLOW: To file: write model Resid_StreamingDataW_10
INFO-FLOW: To file: write model Resid_StreamingDataW_6
INFO-FLOW: To file: write model StreamingMatrixVecto_2
INFO-FLOW: To file: write model Resid_StreamingDataW_9
INFO-FLOW: To file: write model Resid_StreamingDataW
INFO-FLOW: To file: write model StreamingMatrixVecto_1
INFO-FLOW: To file: write model Resid_StreamingDataW_8
INFO-FLOW: To file: write model Resid_StreamingDataW_3
INFO-FLOW: To file: write model StreamingMatrixVecto
INFO-FLOW: To file: write model StreamingDataWidthCo
INFO-FLOW: To file: write model Stream2Mem
INFO-FLOW: To file: write model Stream2Mem_Batch
INFO-FLOW: To file: write model DoCompute
INFO-FLOW: To file: write model DoMemInit
INFO-FLOW: To file: write model BlackBoxJam
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.12 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_2_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'BlackBoxJam_mul_24s_24s_48_4_1_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'StreamingFxdMatrixVe_inputBuf_V_ram (RAM)' using distributed RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_4_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_buf_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_1_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_5_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_7_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMaxPool_1_buf_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_4_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingConvolution_3_inputBuf_0_0_V_ram (RAM_2P)' using auto RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_5_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_2_inputBuf_V_ram (RAM)' using distributed RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_1_inputBuf_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_inputBuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'StreamingMatrixVecto_accPopCount_0_V_ram (RAM)' using block RAMs.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'inter0_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_offset_c_U(fifo_w61_d38_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_1_V_V_U(fifo_w192_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter0_2_V_V_U(fifo_w24_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_6_U(fifo_w24_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter1_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter2_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter3_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter4_V_V_U(fifo_w128_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_2_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter5_V_V_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter6_V_V_U(fifo_w128_d81_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_3_U(fifo_w128_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_4_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_V_V_4_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvIn_m_target_V_V_4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvOut_m_buffer_V_V_5_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_m_target_V_V_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_V_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter9_V_V_U(fifo_w64_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'wa_in_m_target_V_V_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'wa_out_m_buffer_V_V_1_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter10_V_V_U(fifo_w64_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2mvu_V_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mvu2out_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'memOutStrm_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_1_U0_U(start_for_StreamingDataWidthCo_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Stream2Mem_Batch_U0_U(start_for_Stream2Mem_Batch_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_2_U0_U(start_for_StreamingDataWidthCo_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_2_U0_U(start_for_StreamingConvolution_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_11_U0_U(start_for_Resid_StreamingDataW_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_U0_U(start_for_StreamingConvolution_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_1_U0_U(start_for_Resid_StreamingDataW_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_5_U0_U(start_for_Resid_StreamingDataW_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Bat_U0_U(start_for_StreamingMaxPool_Bat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_1_U0_U(start_for_StreamingConvolution_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_2_U0_U(start_for_Resid_StreamingDataW_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_13_U0_U(start_for_Resid_StreamingDataW_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_5_U0_U(start_for_StreamingConvolution_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_14_U0_U(start_for_Resid_StreamingDataW_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_12_U0_U(start_for_Resid_StreamingDataW_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingMaxPool_Bat_1_U0_U(start_for_StreamingMaxPool_Bat_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_4_U0_U(start_for_StreamingConvolution_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_15_U0_U(start_for_Resid_StreamingDataW_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_4_U0_U(start_for_Resid_StreamingDataW_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingConvolution_3_U0_U(start_for_StreamingConvolution_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_7_U0_U(start_for_Resid_StreamingDataW_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_10_U0_U(start_for_Resid_StreamingDataW_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_6_U0_U(start_for_Resid_StreamingDataW_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_9_U0_U(start_for_Resid_StreamingDataW_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_U0_U(start_for_Resid_StreamingDataW_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_8_U0_U(start_for_Resid_StreamingDataW_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Resid_StreamingDataW_3_U0_U(start_for_Resid_StreamingDataW_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_StreamingDataWidthCo_U0_U(start_for_StreamingDataWidthCo_U0)' using Shift Registers.
Command         ap_source done; 1.77 sec.
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem5_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem5_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem6_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem6_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem7_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem7_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_alphaMem5_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem0_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem1_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem1_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem2_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem2_V_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem3_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem4_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_thresMem4_V_0_ram (RAM_S2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_weightMem8_V_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'BlackBoxJam_alphaMem4_V_0_ram (RAM)' using block RAMs with power-on initialization.
Execute           source ./control.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.7 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute           source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.12 sec.
Execute               source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source done; 0.16 sec.
Execute             source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.16 sec.
Command         ap_source done; 0.16 sec.
Execute         source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=BlackBoxJam xml_exists=1
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=156 #gSsdmPorts=0
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_export -xo 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute         sc_get_clocks BlackBoxJam 
Execute         source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:27 ; elapsed = 00:09:18 . Memory (MB): peak = 1636.605 ; gain = 1194.754 ; free physical = 2036 ; free virtual = 10121
INFO: [SYSC 207-301] Generating SystemC RTL for BlackBoxJam.
INFO: [VHDL 208-304] Generating VHDL RTL for BlackBoxJam.
INFO: [VLOG 209-307] Generating Verilog RTL for BlackBoxJam.
Command       autosyn done; 340.25 sec.
Execute       get_part 
Execute       get_config_export -sdx_tcl 
Command     csynth_design done; 557.18 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.12 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Mem2Stream_Batch10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingFxdMatrixVe.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_11.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/NaivePopCount.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_13.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_14.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_12.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMaxPool_Bat_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_15.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_4.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingConvolution_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_7.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_5.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_10.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_6.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_2.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_9.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto_1.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_8.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Resid_StreamingDataW_3.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingMatrixVecto.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/StreamingDataWidthCo.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/Stream2Mem_Batch.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoCompute.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/DoMemInit.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.compgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=BlackBoxJam
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=BlackBoxJam
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.rtl_wrap.cfg.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.constraint.tcl 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/BlackBoxJam.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /home/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/.autopilot/db/global.setting.tcl 
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /home/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /home/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/yangyuan/下载/ReBNet/bnn/src/network/output/hls-syn/CIFAR10/sol1/impl/ip/pack.sh
Command     export_design done; 15.21 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.38 sec.
