{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "/home/pablo/GowinProjects/golab1/c05clockgen/src/div1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/pablo/GowinProjects/golab1/c05clockgen/src/gw_osc/gw_osc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/pablo/GowinProjects/golab1/c05clockgen/src/osc1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/pablo/GowinProjects/golab1/c05clockgen/src/osc2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/pablo/GowinProjects/golab1/c05clockgen/src/top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/pablo/GowinProjects/golab1/c05clockgen/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}