{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 22:51:20 2018 " "Info: Processing started: Sun May 27 22:51:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA1BIT -c ULA1BIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 14 1 " "Info: Found 14 design units, including 1 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compon-not_1 " "Info: Found design unit 1: compon-not_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 compon-and_1 " "Info: Found design unit 2: compon-and_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 compon-nand_1 " "Info: Found design unit 3: compon-nand_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 compon-or_1 " "Info: Found design unit 4: compon-or_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 compon-nor_1 " "Info: Found design unit 5: compon-nor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 compon-xor_1 " "Info: Found design unit 6: compon-xor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 compon-xnor_1 " "Info: Found design unit 7: compon-xnor_1" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 compon-som " "Info: Found design unit 8: compon-som" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 compon-subt " "Info: Found design unit 9: compon-subt" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 107 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 compon-decod " "Info: Found design unit 10: compon-decod" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 124 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 logica " "Info: Found design unit 11: logica" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 141 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 aritimetica " "Info: Found design unit 12: aritimetica" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 decodificador " "Info: Found design unit 13: decodificador" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 212 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compon " "Info: Found entity 1: compon" {  } { { "components.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/components.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1BIT-logica1 " "Info: Found design unit 1: ULA1BIT-logica1" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA1BIT " "Info: Found entity 1: ULA1BIT" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA1BIT " "Info: Elaborating entity \"ULA1BIT\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel ULA1BIT.vhd(11) " "Warning (10036): Verilog HDL or VHDL warning at ULA1BIT.vhd(11): object \"sel\" assigned a value but never read" {  } { { "ULA1BIT.vhd" "" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Error" "ESGN_ENTITY_IS_MISSING" "S0 decod " "Error: Node instance \"S0\" instantiates undefined entity \"decod\"" {  } { { "ULA1BIT.vhd" "S0" { Text "F:/CDII/Trabalho 1/ULA 1 BIT/ULA1BIT.vhd" 14 0 0 } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Error: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 27 22:51:22 2018 " "Error: Processing ended: Sun May 27 22:51:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
