// Seed: 2858796813
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd72,
    parameter id_7  = 32'd25
) (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 _id_7,
    input wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input wor id_16,
    input tri _id_17
);
  assign id_6 = -1'b0;
  wire [1  ==  id_17 : -1] id_19;
  logic [id_7  .  product : -1 'h0] id_20;
  assign id_3 = id_7 & 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
endmodule
