[["BAG_prim", "nmos4_standard"], ["xbase", "nmos4_stack"], ["BAG_prim", "pmos4_standard"], ["xbase", "pmos4_stack"], ["bag3_digital", "inv"], ["bag3_digital", "inv_chain"], ["bag3_digital", "strongarm_frontend"], ["bag3_digital", "sr_latch_symmetric_core"], ["bag3_digital", "sr_latch_symmetric"], ["bag3_digital", "flop_strongarm"], ["bag3_digital", "inv_tristate"], ["basic", "cds_thru"], ["xbase", "current_summer"], ["bag3_digital", "mux2to1_matched"], ["aib_ams", "aib_dcc_helper_core"], ["basic", "noConn"], ["aib_ams", "aib_dcc_helper"], ["bag3_digital", "nand"], ["aib_ams", "aib_dlycell_core"], ["bag3_digital", "passgate"], ["bag3_digital", "flop_scan_rstlb"], ["aib_ams", "aib_dlycell"], ["aib_ams", "aib_dlycell_no_flop"], ["aib_ams", "aib_dlyline"], ["aib_ams", "aib_driver_pu_pd"], ["bag3_digital", "nor"], ["aib_ams", "aib_driver_output_unit_cell"], ["aib_ams", "aib_driver_output_driver"], ["aib_ams", "aib_driver_output_model"], ["bag3_digital", "rst_latch"], ["bag3_digital", "rst_flop"], ["aib_ams", "aib_ff_chain"], ["bag3_digital", "lvshift_core"], ["bag3_digital", "lvshift_core_w_drivers"], ["bag3_digital", "lvshift"], ["aib_ams", "aib_se2diff_match"], ["bag3_digital", "se_to_diff"], ["aib_ams", "aib_se2diff"], ["aib_ams", "aib_rxanlg_core"], ["aib_ams", "aib_txanlg_core"], ["aib_ams", "aib_frontend_core"], ["BAG_prim", "res_metal_1"], ["xbase", "metal_short"], ["BAG_prim", "ndio_standard"], ["xbase", "esd_diode"], ["aib_ams", "aib_frontend"], ["bag3_analog", "phase_interp"], ["aib_ams", "aib_phase_interp"], ["aib_ams", "aib_phasedet"], ["aib_ams", "aib_por_vccl_buffer"], ["aib_ams", "phase_interp_wrapper"], ["analogLib", "cap"], ["analogLib", "res"], ["bag3_analog", "diffamp_self_biased"], ["bag3_analog", "diffamp_self_biased_buffer"], ["bag3_analog", "clk_rx_wrapper"], ["bag3_analog", "clock_receiver"], ["bag3_analog", "moscap"], ["bag3_analog", "sc_converter"], ["bag3_analog", "sc_converter_array"], ["bag3_analog", "variablecapchain2"], ["xbase", "momcap_core"], ["bag3_digital", "DynOffCompSB_coreN"], ["bag3_digital", "DynOffCompSB_CapN"], ["bag3_digital", "DynOffCompSB_coreN2"], ["bag3_digital", "DynOffCompSB_CapN2"], ["bag3_digital", "DynOffCompSB_coreN_split"], ["bag3_digital", "DynOffCompSB_CapN_split"], ["bag3_digital", "DynOffCompSB_coreP_split"], ["bag3_digital", "DynOffCompSB_CapP_split"], ["bag3_digital", "DynOffCompSB_core_split"], ["bag3_digital", "DynOffCompSB_Cap_split"], ["analogLib", "switch"], ["bag3_digital", "DynOffCompSB_IdealSwitch_coreN"], ["bag3_digital", "DynOffCompVb_core2N"], ["bag3_digital", "DynOffCompVb_Cap2N"], ["bag3_digital", "DynOffCompVb_coreN"], ["bag3_digital", "DynOffCompVb_CapN"], ["bag3_digital", "DynamicOffsetCompSB_core"], ["bag3_digital", "DynamicOffsetCompSB_Cap"], ["bag3_digital", "DynamicOffsetCompSB_IdealSwitch_core"], ["bag3_digital", "DynamicOffsetComp_core"], ["bag3_digital", "DynamicOffsetComp_Cap"], ["analogLib", "vpulse"], ["analogLib", "vcvs"], ["bag3_digital", "bag3_digitalDB_dut"], ["bag3_digital", "bag3_digitalDB_test"], ["bag3_digital", "break_before_make_buf"], ["bag3_testbenches", "dut"], ["bag3_digital", "cap_extract_wrapper"], ["bag3_digital", "col_decoder"], ["bag3_digital", "inv_nor2_sym"], ["bag3_digital", "reset_row_nand_core"], ["bag3_digital", "reset_row"], ["bag3_digital", "output_stage"], ["bag3_digital", "dyn_off_comp_w_out"], ["bag3_digital", "front_end_switch"], ["bag3_digital", "comparator_wrapper"], ["bag3_digital", "switch_arr"], ["bag3_digital", "dac_controller"], ["analogLib", "vdc"], ["bag3_digital", "digital_db_top"], ["bag3_digital", "doc_core2"], ["bag3_digital", "dut_model"], ["bag3_digital", "latch"], ["bag3_digital", "flop"], ["bag3_digital", "flop_scan_rstlb_array"], ["bag3_digital", "front_end_switch_dual"], ["bag3_digital", "sampler4_core"], ["bag3_digital", "inv_az"], ["bag3_digital", "inv_nand2_sym"], ["bag3_digital", "mos_dut"], ["bag3_digital", "mux2to1"], ["bag3_digital", "nand_chain"], ["bag3_digital", "pupd"], ["bag3_digital", "reset_row2"], ["bag3_digital", "sampler2_core"], ["bag3_digital", "sampler3_core"], ["bag3_digital", "sampler_core"], ["bag3_digital", "scan_rst_latch"], ["bag3_digital", "scan_rst_flop"], ["bag3_digital", "scan_rst_latch2"], ["bag3_digital", "scan_rst_flop2"], ["bag3_testbenches", "mos_dut"], ["bag3_digital", "wrapper_digital_db_cd"], ["bag3_digital", "wrapper_digital_db_cg"], ["bag3_digital", "wrapper_digital_db_res"], ["bag3_testbenches", "clock_buf_dut"], ["analogLib", "gnd"], ["bag3_testbenches", "clock_buf_wrapper"], ["bag3_testbenches", "clock_buf_tb"], ["analogLib", "dcblock"], ["analogLib", "dcfeed"], ["bag3_testbenches", "comparator_dut"], ["bag3_testbenches", "comp_dut_replica"], ["analogLib", "idc"], ["bag3_testbenches", "comparator_wrapper"], ["bag3_testbenches", "comparator_ac_tb"], ["analogLib", "vpwlf"], ["analogLib", "iprobe"], ["bag3_testbenches", "comparator_tb"], ["analogLib", "vsin"], ["bag3_testbenches", "comparator_tran_tb"], ["bag3_testbenches", "diff_gm"], ["bag3_testbenches", "digital_tb_tran"], ["bag3_testbenches", "digital_timing_tb"], ["bag3_testbenches", "diode_dut"], ["analogLib", "port"], ["bag3_testbenches", "diode_tb_sp"], ["analogLib", "ind"], ["bag3_testbenches", "esd_cdm_model"], ["bag3_testbenches", "esd_dut"], ["bag3_testbenches", "esd_cdm_rlc_tb_tran"], ["bag3_testbenches", "mismatch_tb"], ["bag3_testbenches", "mos_tb_ibias"], ["bag3_testbenches", "mos_tb_noise"], ["bag3_testbenches", "mos_tb_sp"], ["bag3_testbenches", "rstb_nand_sr_latch_tb"], ["xbase", "mos_char"], ["xbase", "nmos4_analog"], ["xbase", "pmos4_analog"], ["bullshit", "sch"]]