============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/softwares/TD5.6/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     78141
   Run Date =   Mon Jun 10 11:48:05 2024

   Run on =     XIAOMA
============================================================
RUN-1002 : start command "open_project HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/tx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/tx_pll.v(85)
HDL-1007 : analyze VHDL file ../../../HDMII/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../HDMII/enc_file/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../HDMII/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../HDMII/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../HDMII/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_1024768.enc.v' in ../../../HDMII/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_1080p.enc.v' in ../../../HDMII/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_12801024p.enc.v' in ../../../HDMII/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_1280800.enc.v' in ../../../HDMII/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_16801050p.enc.v' in ../../../HDMII/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../../HDMII/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../../HDMII/enc_file/video_tpg_800600.enc.v' in ../../../HDMII/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../../HDMII/hdmi_top.v
HDL-1007 : undeclared symbol 'VGA_HS', assumed default net type 'wire' in ../../../HDMII/hdmi_top.v(65)
HDL-1007 : undeclared symbol 'VGA_VS', assumed default net type 'wire' in ../../../HDMII/hdmi_top.v(66)
HDL-1007 : analyze VHDL file ../../../HDMII/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../HDMII/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../HDMII/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../HDMII/hdmi_tx_display.v
HDL-1007 : undeclared symbol 'reset_dispaly', assumed default net type 'wire' in ../../../HDMII/hdmi_tx_display.v(86)
HDL-1007 : analyze verilog file ../../../HDMII/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../HDMII/vga_pic.v
RUN-1001 : Project manager successfully analyzed 16 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/softwares/TD5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 20 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model hdmi_tx_display
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net clk25m driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net ux_hdmi/PXLCLK_I is clkc1 of pll inst/pll_inst.
SYN-4027 : Net ux_hdmi/PXLCLK_5X_I is clkc2 of pll inst/pll_inst.
SYN-4019 : Net FPGA_SYS_50M_CLK_P_dup_1 is refclk of pll inst/pll_inst.
SYN-4020 : Net FPGA_SYS_50M_CLK_P_dup_1 is fbclk of pll inst/pll_inst.
SYN-4025 : Tag rtl::Net FPGA_SYS_50M_CLK_P_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net ux_hdmi/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net ux_hdmi/PXLCLK_I as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model hdmi_tx_display.
RUN-1001 : There are total 562 instances
RUN-0007 : 238 luts, 198 seqs, 88 mslices, 22 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 654 nets
RUN-1001 : 503 nets have 2 pins
RUN-1001 : 57 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     102     
RUN-1001 :   No   |  No   |  Yes  |     23      
RUN-1001 :   No   |  Yes  |  No   |     57      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   3   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 7
PHY-3001 : Initial placement ...
PHY-3001 : design contains 560 instances, 238 luts, 198 seqs, 110 slices, 25 macros(110 instances: 88 mslices 22 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 149883
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 560.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 95567.9, overlap = 0
PHY-3002 : Step(2): len = 60748.7, overlap = 0
PHY-3002 : Step(3): len = 44382.9, overlap = 0
PHY-3002 : Step(4): len = 31100.4, overlap = 0
PHY-3002 : Step(5): len = 25373.2, overlap = 0
PHY-3002 : Step(6): len = 23971.9, overlap = 0
PHY-3002 : Step(7): len = 21188.6, overlap = 0
PHY-3002 : Step(8): len = 20199.2, overlap = 1
PHY-3002 : Step(9): len = 16491.2, overlap = 2.0625
PHY-3002 : Step(10): len = 16179.2, overlap = 2.90625
PHY-3002 : Step(11): len = 14072, overlap = 3.34375
PHY-3002 : Step(12): len = 12304.7, overlap = 5.03125
PHY-3002 : Step(13): len = 12005.9, overlap = 5.90625
PHY-3002 : Step(14): len = 11922, overlap = 7
PHY-3002 : Step(15): len = 10969.2, overlap = 3.5625
PHY-3002 : Step(16): len = 10946.9, overlap = 5.46875
PHY-3002 : Step(17): len = 10526.8, overlap = 6.53125
PHY-3002 : Step(18): len = 10123.6, overlap = 5.34375
PHY-3002 : Step(19): len = 10148.4, overlap = 4.4375
PHY-3002 : Step(20): len = 10067, overlap = 3.75
PHY-3002 : Step(21): len = 9485.8, overlap = 5.3125
PHY-3002 : Step(22): len = 9565.2, overlap = 5.25
PHY-3002 : Step(23): len = 8982.5, overlap = 7.40625
PHY-3002 : Step(24): len = 9037, overlap = 8.96875
PHY-3002 : Step(25): len = 9079.6, overlap = 10.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003113s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000909561
PHY-3002 : Step(26): len = 8572.2, overlap = 17.8438
PHY-3002 : Step(27): len = 8479.7, overlap = 17.8438
PHY-3002 : Step(28): len = 8524.8, overlap = 17.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.91075e-05
PHY-3002 : Step(29): len = 9473.1, overlap = 22.6875
PHY-3002 : Step(30): len = 9473.1, overlap = 22.6875
PHY-3002 : Step(31): len = 9200.9, overlap = 24.1875
PHY-3002 : Step(32): len = 9200.9, overlap = 24.1875
PHY-3002 : Step(33): len = 9117.2, overlap = 22.8125
PHY-3002 : Step(34): len = 9117.2, overlap = 22.8125
PHY-3002 : Step(35): len = 9009.5, overlap = 23.0625
PHY-3002 : Step(36): len = 9009.5, overlap = 23.0625
PHY-3002 : Step(37): len = 8992, overlap = 22.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.82149e-05
PHY-3002 : Step(38): len = 9025.6, overlap = 18.4375
PHY-3002 : Step(39): len = 9025.6, overlap = 18.4375
PHY-3002 : Step(40): len = 8776, overlap = 21.125
PHY-3002 : Step(41): len = 8776, overlap = 21.125
PHY-3002 : Step(42): len = 8835.4, overlap = 19.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011643
PHY-3002 : Step(43): len = 9141.2, overlap = 17.5625
PHY-3002 : Step(44): len = 9162, overlap = 17.4688
PHY-3002 : Step(45): len = 8911.7, overlap = 20.4375
PHY-3002 : Step(46): len = 8984.1, overlap = 20.5312
PHY-3002 : Step(47): len = 8984.1, overlap = 20.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00023286
PHY-3002 : Step(48): len = 8803.4, overlap = 21.5625
PHY-3002 : Step(49): len = 8825.3, overlap = 21.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000465719
PHY-3002 : Step(50): len = 8825.9, overlap = 21.3438
PHY-3002 : Step(51): len = 8873.1, overlap = 21.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000931439
PHY-3002 : Step(52): len = 8948.4, overlap = 20.8438
PHY-3002 : Step(53): len = 8948.4, overlap = 20.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00186288
PHY-3002 : Step(54): len = 9087.5, overlap = 19.1875
PHY-3002 : Step(55): len = 9290.3, overlap = 18.7812
PHY-3002 : Step(56): len = 9312.9, overlap = 18.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00372576
PHY-3002 : Step(57): len = 9294.1, overlap = 16.0312
PHY-3002 : Step(58): len = 9294.1, overlap = 16.0312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 35.56 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/654.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 10224, over cnt = 46(0%), over = 138, worst = 13
PHY-1001 : End global iterations;  0.016990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.36, top5 = 6.76, top10 = 3.87, top15 = 2.58.
PHY-1001 : End incremental global routing;  0.049251s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_tx_display.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2310, tnet num: 652, tinst num: 560, tnode num: 2829, tedge num: 3634.
TMR-2508 : Levelizing timing graph completed, there are 25 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.075618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.130164s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (24.0%)

OPT-1001 : Current memory(MB): used = 162, reserve = 131, peak = 162.
OPT-1001 : End physical optimization;  0.133843s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 238 LUT to BLE ...
SYN-4008 : Packed 238 LUT and 123 SEQ to BLE.
SYN-4003 : Packing 75 remaining SEQ's ...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 95 single LUT's are left
SYN-4006 : 49 single SEQ's are left
SYN-4011 : Packing model "hdmi_tx_display" (AL_USER_NORMAL) with 287/413 primitive instances ...
PHY-3001 : End packing;  0.011635s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model hdmi_tx_display.
RUN-1001 : There are total 284 instances
RUN-1001 : 134 mslices, 134 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 542 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 282 instances, 268 slices, 25 macros(110 instances: 88 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 9588.8, Over = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.38267e-05
PHY-3002 : Step(59): len = 9401.1, overlap = 21
PHY-3002 : Step(60): len = 9427.6, overlap = 20
PHY-3002 : Step(61): len = 9429.9, overlap = 19.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167653
PHY-3002 : Step(62): len = 9364.8, overlap = 20.75
PHY-3002 : Step(63): len = 9373.3, overlap = 20.5
PHY-3002 : Step(64): len = 9457.8, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335307
PHY-3002 : Step(65): len = 9505.7, overlap = 18.75
PHY-3002 : Step(66): len = 9505.7, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.072245s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (21.6%)

PHY-3001 : Trial Legalized: Len = 15105.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(67): len = 12006.4, overlap = 5
PHY-3002 : Step(68): len = 11187.5, overlap = 8.75
PHY-3002 : Step(69): len = 10857, overlap = 9.75
PHY-3002 : Step(70): len = 10780.2, overlap = 10.75
PHY-3002 : Step(71): len = 10745.9, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.67611e-05
PHY-3002 : Step(72): len = 10638.1, overlap = 10.5
PHY-3002 : Step(73): len = 10667.1, overlap = 10.25
PHY-3002 : Step(74): len = 10667.1, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000173522
PHY-3002 : Step(75): len = 10665.4, overlap = 10
PHY-3002 : Step(76): len = 10665.4, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003670s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12927.8, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 12955.8, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/542.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 15016, over cnt = 37(0%), over = 54, worst = 3
PHY-1002 : len = 15320, over cnt = 12(0%), over = 16, worst = 3
PHY-1002 : len = 15520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029147s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.86, top5 = 9.41, top10 = 5.48, top15 = 3.66.
PHY-1001 : End incremental global routing;  0.060807s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_tx_display.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1960, tnet num: 540, tinst num: 283, tnode num: 2364, tedge num: 3266.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.060691s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.126737s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.0%)

OPT-1001 : Current memory(MB): used = 165, reserve = 133, peak = 165.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 446/542.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 15520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001226s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.86, top5 = 9.41, top10 = 5.48, top15 = 3.66.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000550s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 18.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.161074s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (38.8%)

RUN-1003 : finish command "place" in  2.022935s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (10.8%)

RUN-1004 : used memory is 144 MB, reserved memory is 114 MB, peak memory is 165 MB
RUN-1002 : start command "export_db HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/softwares/TD5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 20 thread(s)
RUN-1001 : There are total 285 instances
RUN-1001 : 134 mslices, 134 lslices, 11 pads, 0 brams, 0 dsps
RUN-1001 : There are total 542 nets
RUN-1001 : 399 nets have 2 pins
RUN-1001 : 49 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model hdmi_tx_display.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 1960, tnet num: 540, tinst num: 283, tnode num: 2364, tedge num: 3266.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 134 mslices, 134 lslices, 11 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 540 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 258 clock pins, and constraint 404 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 14952, over cnt = 32(0%), over = 53, worst = 4
PHY-1002 : len = 15312, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 15384, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.031372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 18.94, top5 = 9.35, top10 = 5.41, top15 = 3.61.
PHY-1001 : End global routing;  0.061478s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 192, reserve = 162, peak = 210.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net FPGA_SYS_50M_CLK_P_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk25m will be merged with clock inst/clk0_buf
PHY-1001 : net ux_hdmi/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : net ux_hdmi/PXLCLK_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 461, reserve = 434, peak = 461.
PHY-1001 : End build detailed router design. 2.524788s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (22.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.456937s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (37.6%)

PHY-1001 : Current memory(MB): used = 492, reserve = 467, peak = 492.
PHY-1001 : End phase 1; 0.461260s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (37.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 82% nets.
PHY-1022 : len = 53352, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 493, reserve = 467, peak = 493.
PHY-1001 : End initial routed; 0.244549s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.6%)

PHY-1001 : Current memory(MB): used = 493, reserve = 467, peak = 493.
PHY-1001 : End phase 2; 0.244594s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (25.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 53208, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.012329s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 53224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.008514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.043906s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 502, reserve = 476, peak = 502.
PHY-1001 : End phase 3; 0.145898s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (10.7%)

PHY-1003 : Routed, final wirelength = 53224
PHY-1001 : Current memory(MB): used = 502, reserve = 476, peak = 502.
PHY-1001 : End export database. 0.004621s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (338.1%)

PHY-1001 : End detail routing;  3.519996s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (24.0%)

RUN-1003 : finish command "route" in  3.688556s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (23.3%)

RUN-1004 : used memory is 436 MB, reserved memory is 411 MB, peak memory is 503 MB
RUN-1002 : start command "report_area -io_info -file HDMI_phy.area"
RUN-1001 : standard
***Report Model: hdmi_tx_display Device: EG4S20BG256***

IO Statistics
#IO                         7
  #input                    2
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      458   out of  19600    2.34%
#reg                      200   out of  19600    1.02%
#le                       507
  #lut only               307   out of    507   60.55%
  #reg only                49   out of    507    9.66%
  #lut&reg                151   out of    507   29.78%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     0
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                    Type               DriverType         Driver                         Fanout
#1        ux_hdmi/PXLCLK_I            GCLK               pll                inst/pll_inst.clkc1            90
#2        ux_hdmi/PXLCLK_5X_I         GCLK               pll                inst/pll_inst.clkc2            35
#3        FPGA_SYS_50M_CLK_P_dup_1    GCLK               io                 FPGA_SYS_50M_CLK_P_syn_2.di    5
#4        inst/clk0_buf               GCLK               pll                inst/pll_inst.clkc0            0


Detailed IO Report

         Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  FPGA_SYS_50M_CLK_P      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      display_on          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      HDMI_CLK_P         OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
    HDMI_CLK_P(n)        OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
      HDMI_D0_P          OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
     HDMI_D0_P(n)        OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
      HDMI_D1_P          OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
     HDMI_D1_P(n)        OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
      HDMI_D2_P          OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
     HDMI_D2_P(n)        OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
         LED             OUTPUT        B15        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------+
|Instance                           |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------+
|top                                |hdmi_tx_display     |507    |348     |110     |205     |0       |0       |
|  inst                             |tx_pll              |1      |1       |0       |0       |0       |0       |
|  ux_hdmi                          |hdmi_top            |456    |329     |100     |168     |0       |0       |
|    u3_hdmi_tx                     |hdmi_tx             |301    |237     |38      |137     |0       |0       |
|      Inst_DVITransmitter          |DVITransmitter      |301    |237     |38      |137     |0       |0       |
|        Inst_TMDSEncoder_blue      |TMDSEncoder         |88     |73      |14      |27      |0       |0       |
|        Inst_TMDSEncoder_green     |TMDSEncoder         |79     |66      |12      |30      |0       |0       |
|        Inst_TMDSEncoder_red       |TMDSEncoder         |79     |66      |12      |26      |0       |0       |
|        Inst_blue_serializer_10_1  |Serial_N_1_lvds_dat |20     |12      |0       |19      |0       |0       |
|        Inst_clk_serializer_10_1   |Serial_N_1_lvds     |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1 |Serial_N_1_lvds_dat |14     |10      |0       |14      |0       |0       |
|        Inst_red_serializer_10_1   |Serial_N_1_lvds_dat |14     |8       |0       |14      |0       |0       |
|    vga_ctrl_inst                  |vga_ctrl            |143    |80      |62      |22      |0       |0       |
|    vga_pic_inst                   |vga_pic             |12     |12      |0       |9       |0       |0       |
+-------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       391   
    #2         2        25   
    #3         3        9    
    #4         4        15   
    #5        5-10      76   
    #6       11-50      13   
  Average     2.42           

RUN-1002 : start command "export_db HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid HDMI_inst.bid"
RUN-1002 : start command "bitgen -bit HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 20 threads.
BIT-1002 : Init instances completely, inst num: 283
BIT-1002 : Init pips with 20 threads.
BIT-1002 : Init pips completely, net num: 542, pip num: 4082
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 20 threads.
BIT-1003 : Generate bitstream completely, there are 656 valid insts, and 13794 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file HDMI.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240610_114805.log"
RUN-1001 : Backing up run's log file succeed.
