// Seed: 4130630332
module module_0 (
    output tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wor   id_4
);
  wire id_6, id_7;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1[-1 : -1],
    input tri0 id_2,
    input wire id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    output wor id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    output supply1 id_12,
    output tri id_13,
    input tri1 id_14,
    output supply1 id_15,
    output tri0 id_16,
    input supply1 id_17,
    input tri id_18,
    input tri1 id_19,
    input wire id_20,
    input wor id_21,
    output supply0 id_22,
    input supply0 id_23,
    output supply0 id_24
);
  parameter id_26 = -1;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_5,
      id_16,
      id_1
  );
  assign id_13 = id_18;
  final
  `define pp_27 0
  struct packed {
    logic id_28 = 1;
    logic id_29;
    logic id_30[-1 'b0 : -1];
  } id_31 = `pp_27;
  logic [1 'b0 ?  1 : ~  -1 : 1 'b0] id_32;
  logic id_33;
  parameter id_34 = -1;
endmodule
