{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1462116002978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462116002982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:20:02 2016 " "Processing started: Sun May 01 10:20:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462116002982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116002982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116002982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1462116003485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019458 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019460 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_pll-SYN " "Found design unit 1: video_pll-SYN" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019462 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_PLL " "Found entity 1: video_PLL" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC_module-a " "Found design unit 1: VGA_SYNC_module-a" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019463 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC_module " "Found entity 1: VGA_SYNC_module" {  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Ball-structural " "Found design unit 1: VGA_Ball-structural" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019465 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ball " "Found entity 1: VGA_Ball" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_CONTROL-CONTROL " "Found design unit 1: SENSOR_CONTROL-CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019466 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_CONTROL " "Found entity 1: SENSOR_CONTROL" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy-behavior " "Found design unit 1: enemy-behavior" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019467 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy " "Found entity 1: enemy" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR_GENERIC-RTL " "Found design unit 1: LFSR_GENERIC-RTL" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019469 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR_GENERIC " "Found entity 1: LFSR_GENERIC" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116019469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116019469 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Ball " "Elaborating entity \"VGA_Ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1462116019718 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N VGA_Ball.vhd(63) " "VHDL Signal Declaration warning at VGA_Ball.vhd(63): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1462116019726 "|VGA_Ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC_module VGA_SYNC_module:U1 " "Elaborating entity \"VGA_SYNC_module\" for hierarchy \"VGA_SYNC_module:U1\"" {  } { { "VGA_Ball.vhd" "U1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116019762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL VGA_SYNC_module:U1\|video_PLL:video_PLL_inst " "Elaborating entity \"video_PLL\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\"" {  } { { "VGA_SYNC.VHD" "video_PLL_inst" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116019796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "altpll_component" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116019998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\"" {  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116020001 ""}  } { { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462116020001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_PLL_altpll " "Found entity 1: video_PLL_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116020080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_PLL_altpll VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated " "Elaborating entity \"video_PLL_altpll\" for hierarchy \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball:U2 " "Elaborating entity \"ball\" for hierarchy \"ball:U2\"" {  } { { "VGA_Ball.vhd" "U2" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BALL_X_INT BALL.VHD(144) " "Verilog HDL or VHDL warning at BALL.VHD(144): object \"BALL_X_INT\" assigned a value but never read" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462116020086 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BALL_Y_INT BALL.VHD(144) " "Verilog HDL or VHDL warning at BALL.VHD(144): object \"BALL_Y_INT\" assigned a value but never read" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462116020086 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIZE_INT BALL.VHD(144) " "Verilog HDL or VHDL warning at BALL.VHD(144): object \"SIZE_INT\" assigned a value but never read" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1462116020086 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Size BALL.VHD(220) " "VHDL Process Statement warning at BALL.VHD(220): signal \"Size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020100 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GAME_RESET BALL.VHD(222) " "VHDL Process Statement warning at BALL.VHD(222): signal \"GAME_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020100 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_int BALL.VHD(217) " "VHDL Process Statement warning at BALL.VHD(217): inferring latch(es) for signal or variable \"x_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020101 "|VGA_Ball|ball:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_int BALL.VHD(217) " "VHDL Process Statement warning at BALL.VHD(217): inferring latch(es) for signal or variable \"y_int\", which holds its previous value in one or more paths through the process" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 217 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020102 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:y_int\[0\] BALL.VHD(222) " "Inferred latch for \"Move_Ball:y_int\[0\]\" at BALL.VHD(222)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020105 "|VGA_Ball|ball:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Move_Ball:x_int\[0\] BALL.VHD(222) " "Inferred latch for \"Move_Ball:x_int\[0\]\" at BALL.VHD(222)" {  } { { "BALL.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020107 "|VGA_Ball|ball:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST " "Elaborating entity \"enemy\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\"" {  } { { "BALL.VHD" "\\GEN_ENEMY:0:ENEMY_INST" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/BALL.VHD" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020176 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(74) " "VHDL Process Statement warning at enemy.vhd(74): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020178 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(75) " "VHDL Process Statement warning at enemy.vhd(75): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020178 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(78) " "VHDL Process Statement warning at enemy.vhd(78): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(81) " "VHDL Process Statement warning at enemy.vhd(81): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(84) " "VHDL Process Statement warning at enemy.vhd(84): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(85) " "VHDL Process Statement warning at enemy.vhd(85): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(86) " "VHDL Process Statement warning at enemy.vhd(86): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(87) " "VHDL Process Statement warning at enemy.vhd(87): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(89) " "VHDL Process Statement warning at enemy.vhd(89): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(91) " "VHDL Process Statement warning at enemy.vhd(91): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(92) " "VHDL Process Statement warning at enemy.vhd(92): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count enemy.vhd(94) " "VHDL Process Statement warning at enemy.vhd(94): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020179 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random enemy.vhd(95) " "VHDL Process Statement warning at enemy.vhd(95): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetn enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"resetn\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"load\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random1 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random1\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random2 enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"random2\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count enemy.vhd(71) " "VHDL Process Statement warning at enemy.vhd(71): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random1 enemy.vhd(109) " "VHDL Process Statement warning at enemy.vhd(109): signal \"random1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random2 enemy.vhd(110) " "VHDL Process Statement warning at enemy.vhd(110): signal \"random2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_X_pos enemy.vhd(166) " "VHDL Process Statement warning at enemy.vhd(166): signal \"Ball_X_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ball_Y_pos enemy.vhd(167) " "VHDL Process Statement warning at enemy.vhd(167): signal \"Ball_Y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] enemy.vhd(71) " "Inferred latch for \"count\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] enemy.vhd(71) " "Inferred latch for \"count\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] enemy.vhd(71) " "Inferred latch for \"count\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] enemy.vhd(71) " "Inferred latch for \"count\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] enemy.vhd(71) " "Inferred latch for \"count\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] enemy.vhd(71) " "Inferred latch for \"count\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] enemy.vhd(71) " "Inferred latch for \"count\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] enemy.vhd(71) " "Inferred latch for \"count\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] enemy.vhd(71) " "Inferred latch for \"count\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] enemy.vhd(71) " "Inferred latch for \"count\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] enemy.vhd(71) " "Inferred latch for \"count\[10\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] enemy.vhd(71) " "Inferred latch for \"count\[11\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020180 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] enemy.vhd(71) " "Inferred latch for \"count\[12\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] enemy.vhd(71) " "Inferred latch for \"count\[13\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] enemy.vhd(71) " "Inferred latch for \"count\[14\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] enemy.vhd(71) " "Inferred latch for \"count\[15\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] enemy.vhd(71) " "Inferred latch for \"count\[16\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] enemy.vhd(71) " "Inferred latch for \"count\[17\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] enemy.vhd(71) " "Inferred latch for \"count\[18\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] enemy.vhd(71) " "Inferred latch for \"count\[19\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] enemy.vhd(71) " "Inferred latch for \"count\[20\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] enemy.vhd(71) " "Inferred latch for \"count\[21\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] enemy.vhd(71) " "Inferred latch for \"count\[22\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] enemy.vhd(71) " "Inferred latch for \"count\[23\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] enemy.vhd(71) " "Inferred latch for \"count\[24\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] enemy.vhd(71) " "Inferred latch for \"count\[25\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] enemy.vhd(71) " "Inferred latch for \"count\[26\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] enemy.vhd(71) " "Inferred latch for \"count\[27\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] enemy.vhd(71) " "Inferred latch for \"count\[28\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] enemy.vhd(71) " "Inferred latch for \"count\[29\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] enemy.vhd(71) " "Inferred latch for \"count\[30\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] enemy.vhd(71) " "Inferred latch for \"count\[31\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[0\] enemy.vhd(71) " "Inferred latch for \"random2\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[1\] enemy.vhd(71) " "Inferred latch for \"random2\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[2\] enemy.vhd(71) " "Inferred latch for \"random2\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[3\] enemy.vhd(71) " "Inferred latch for \"random2\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[4\] enemy.vhd(71) " "Inferred latch for \"random2\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[5\] enemy.vhd(71) " "Inferred latch for \"random2\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[6\] enemy.vhd(71) " "Inferred latch for \"random2\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[7\] enemy.vhd(71) " "Inferred latch for \"random2\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[8\] enemy.vhd(71) " "Inferred latch for \"random2\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020181 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random2\[9\] enemy.vhd(71) " "Inferred latch for \"random2\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[0\] enemy.vhd(71) " "Inferred latch for \"random1\[0\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[1\] enemy.vhd(71) " "Inferred latch for \"random1\[1\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[2\] enemy.vhd(71) " "Inferred latch for \"random1\[2\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[3\] enemy.vhd(71) " "Inferred latch for \"random1\[3\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[4\] enemy.vhd(71) " "Inferred latch for \"random1\[4\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[5\] enemy.vhd(71) " "Inferred latch for \"random1\[5\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[6\] enemy.vhd(71) " "Inferred latch for \"random1\[6\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[7\] enemy.vhd(71) " "Inferred latch for \"random1\[7\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[8\] enemy.vhd(71) " "Inferred latch for \"random1\[8\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random1\[9\] enemy.vhd(71) " "Inferred latch for \"random1\[9\]\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load enemy.vhd(71) " "Inferred latch for \"load\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetn enemy.vhd(71) " "Inferred latch for \"resetn\" at enemy.vhd(71)" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020182 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_GENERIC ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1 " "Elaborating entity \"LFSR_GENERIC\" for hierarchy \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\"" {  } { { "enemy.vhd" "r1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020183 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn lfsr_generic.vhd(63) " "VHDL Process Statement warning at lfsr_generic.vhd(63): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020229 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load lfsr_generic.vhd(106) " "VHDL Process Statement warning at lfsr_generic.vhd(106): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020229 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(110) " "VHDL Process Statement warning at lfsr_generic.vhd(110): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020229 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed lfsr_generic.vhd(111) " "VHDL Process Statement warning at lfsr_generic.vhd(111): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020229 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TapsArray lfsr_generic.vhd(52) " "VHDL Process Statement warning at lfsr_generic.vhd(52): inferring latch(es) for signal or variable \"TapsArray\", which holds its previous value in one or more paths through the process" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[0\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[0\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[1\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[1\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[2\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[2\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[3\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[3\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[4\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[4\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[5\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[5\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[6\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[6\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[7\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[7\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LFSR:TapsArray\[10\]\[8\] lfsr_generic.vhd(63) " "Inferred latch for \"LFSR:TapsArray\[10\]\[8\]\" at lfsr_generic.vhd(63)" {  } { { "lfsr_generic.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/lfsr_generic.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116020230 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SENSOR_CONTROL SENSOR_CONTROL:UP_DOWN " "Elaborating entity \"SENSOR_CONTROL\" for hierarchy \"SENSOR_CONTROL:UP_DOWN\"" {  } { { "VGA_Ball.vhd" "UP_DOWN" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116020236 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN sensor_control.vhd(22) " "VHDL Process Statement warning at sensor_control.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensor_control.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/sensor_control.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1462116020236 "|VGA_Ball|SENSOR_CONTROL:UP_DOWN"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod0\"" {  } { { "enemy.vhd" "Mod0" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Mod1\"" {  } { { "enemy.vhd" "Mod1" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116021810 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1462116021810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116021935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0 " "Instantiated megafunction \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116021935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116021935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116021935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116021935 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 109 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462116021935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116022009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116022009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116022033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116022033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116022078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116022078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116022173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116022173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1462116022259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116022259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116022344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1 " "Instantiated megafunction \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116022344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116022344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116022344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1462116022344 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 110 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1462116022344 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462116023083 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1462116023083 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1462116023083 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462116023083 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1462116023083 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1462116023083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023096 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023097 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023097 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023098 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023098 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023099 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023099 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023100 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023100 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023101 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023101 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023102 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023102 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023103 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023104 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023104 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023105 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023105 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023106 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023106 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023107 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023108 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023109 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023110 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023110 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[2\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[3\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[4\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[5\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023111 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023111 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[6\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[7\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[8\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[9\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[10\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[11\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[12\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[13\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023112 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[14\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[15\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[16\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[17\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[18\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[19\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[20\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[21\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023113 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[22\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[23\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[24\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[25\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[26\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[27\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[28\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[29\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[30\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023114 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023115 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023116 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023116 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|resetn " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|resetn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023116 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|load " "Latch ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1462116023116 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1462116023116 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1462116023126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1462116023126 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[8\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[7\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[6\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[5\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[3\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[4\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[2\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[1\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[0\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_Y_pos\[9\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_Y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[9\]~1\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~5 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[8\]~5\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~9 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[7\]~9\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~13 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[6\]~13\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~17 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[5\]~17\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~21 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[3\]~21\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~25 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[4\]~25\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~29 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[2\]~29\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~33 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[1\]~33\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~37 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|Ball_X_pos\[0\]~37\"" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|Ball_X_pos[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:0:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:1:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:2:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:3:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1 " "Register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]\" is converted into an equivalent circuit using register \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~_emulated\" and latch \"ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1462116023136 "|VGA_Ball|ball:U2|enemy:GEN_ENEMY:4:ENEMY_INST|LFSR_GENERIC:r1|LFSR:LFSR_Reg[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1462116023136 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116023976 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116023976 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1462116023976 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1462116023977 "|VGA_Ball|VGA_B[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1462116023977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1462116024266 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[8\] High " "Register ball:U2\|\\Move_Ball:x_int\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[6\] High " "Register ball:U2\|\\Move_Ball:x_int\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:x_int\[3\] High " "Register ball:U2\|\\Move_Ball:x_int\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[7\] High " "Register ball:U2\|\\Move_Ball:y_int\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[6\] High " "Register ball:U2\|\\Move_Ball:y_int\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[5\] High " "Register ball:U2\|\\Move_Ball:y_int\[5\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[4\] High " "Register ball:U2\|\\Move_Ball:y_int\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[3\] High " "Register ball:U2\|\\Move_Ball:y_int\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball:U2\|\\Move_Ball:y_int\[31\] Low " "Register ball:U2\|\\Move_Ball:y_int\[31\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1462116024496 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1462116024496 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1462116025974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1462116026686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1462116026686 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1462116027177 "|VGA_Ball|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1462116027177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2584 " "Implemented 2584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1462116027180 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1462116027180 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1462116027180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2527 " "Implemented 2527 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1462116027180 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1462116027180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1462116027180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 580 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 580 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462116027267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:20:27 2016 " "Processing ended: Sun May 01 10:20:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462116027267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462116027267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462116027267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1462116027267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1462116035208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462116035212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:20:34 2016 " "Processing started: Sun May 01 10:20:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462116035212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462116035212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off prob3 -c prob3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462116035212 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462116035371 ""}
{ "Info" "0" "" "Project  = prob3" {  } {  } 0 0 "Project  = prob3" 0 0 "Fitter" 0 0 1462116035372 ""}
{ "Info" "0" "" "Revision = prob3" {  } {  } 0 0 "Revision = prob3" 0 0 "Fitter" 0 0 1462116035372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462116035539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "prob3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"prob3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462116035567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462116035656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462116035656 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 915 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1462116035801 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 915 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1462116035801 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462116036300 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462116036319 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1462116036567 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462116036567 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5190 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462116036603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5192 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462116036603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5194 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462116036603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5196 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462116036603 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5198 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1462116036603 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462116036603 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462116036612 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "394 " "TimeQuest Timing Analyzer is analyzing 394 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1462116038782 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prob3.sdc " "Synopsys Design Constraints File file not found: 'prob3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462116038785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462116038785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462116038795 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038805 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038805 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038806 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038806 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038806 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038807 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1462116038808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116038808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116038808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116038808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116038808 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116038808 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1462116038808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462116038817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462116038819 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462116038824 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039039 ""}  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5182 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039039 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 915 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC_module:U1\|vert_sync_out  " "Automatically promoted node VGA_SYNC_module:U1\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039039 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5150 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039039 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039039 ""}  } { { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 979 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039039 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]~0  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 787 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 757 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039040 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4468 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]~0  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1468 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1498 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039040 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4357 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]~0  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1393 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1363 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039040 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4689 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]~0  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1288 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1258 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039040 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4803 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]~0  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[31\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\] " "Destination node ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[1\]" {  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 1153 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039041 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4580 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~6  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[9\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~0 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~0" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2183 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[8\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2185 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[7\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2190 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[6\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2195 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[5\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[4\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2205 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[3\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2210 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[2\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2215 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[1\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2220 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~2 " "Destination node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|LFSR_GENERIC:r1\|\\LFSR:LFSR_Reg\[0\]~2" {  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 2225 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1462116039041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1462116039041 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1462116039041 ""}  } { { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 5104 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 3916 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|random2\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|random2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 3938 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 3976 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|random2\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|random2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 3865 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4068 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|random2\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|random2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4090 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4141 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|random2\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|random2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4163 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4022 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|random2\[0\]~1  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|random2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 71 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4188 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load~2  " "Automatically promoted node ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|load~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1462116039042 ""}  } { { "enemy.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/enemy.vhd" 61 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 4450 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462116039042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462116039824 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462116039827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462116039827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462116039831 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462116039835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462116039839 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462116039839 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462116039841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462116040116 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1462116040119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462116040119 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"VGA_SYNC_module:U1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|video_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/video_pll_altpll.v" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/db/video_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "video_PLL.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/video_PLL.vhd" 134 0 0 } } { "VGA_SYNC.VHD" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_SYNC.VHD" 69 0 0 } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 146 0 0 } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 61 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1462116040207 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1462116040665 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1462116040665 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462116040685 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1462116040707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462116045173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462116046409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462116046484 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462116055950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462116055950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462116056778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1462116066989 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462116066989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1462116076454 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462116076454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462116076459 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.65 " "Total time spent on timing analysis during the Fitter is 8.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1462116076532 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462116076643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462116077284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462116077370 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462116077921 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462116079145 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1462116080025 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 78 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1462116080055 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1462116080055 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462116080055 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "VGA_Ball.vhd" "" { Text "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/VGA_Ball.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1462116080055 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1462116080055 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/output_files/prob3.fit.smsg " "Generated suppressed messages file D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/output_files/prob3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462116080355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 488 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 488 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1631 " "Peak virtual memory: 1631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462116081222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:21:21 2016 " "Processing ended: Sun May 01 10:21:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462116081222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462116081222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462116081222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462116081222 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462116089209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462116089213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:21:28 2016 " "Processing started: Sun May 01 10:21:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462116089213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462116089213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off prob3 -c prob3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462116089213 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1462116093330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462116093474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "757 " "Peak virtual memory: 757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462116095048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:21:35 2016 " "Processing ended: Sun May 01 10:21:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462116095048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462116095048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462116095048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462116095048 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462116095965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462116102256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462116102261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:21:41 2016 " "Processing started: Sun May 01 10:21:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462116102261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta prob3 -c prob3 " "Command: quartus_sta prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102261 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1462116102439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "394 " "TimeQuest Timing Analyzer is analyzing 394 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116102970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "prob3.sdc " "Synopsys Design Constraints File file not found: 'prob3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103065 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103065 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462116103075 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1462116103075 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC_module:U1\|vert_sync_out VGA_SYNC_module:U1\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC_module:U1\|vert_sync_out VGA_SYNC_module:U1\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[0\] SW\[0\] " "create_clock -period 1.000 -name SW\[0\] SW\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "create_clock -period 1.000 -name ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1462116103079 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103079 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103412 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103412 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103413 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103413 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103413 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103413 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103414 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103414 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103414 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103414 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116103415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116103415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116103415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout " "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116103415 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116103415 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103415 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103438 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1462116103444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462116103502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462116103841 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.476 " "Worst-case setup slack is -20.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.476             -48.726 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -20.476             -48.726 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.162            -663.774 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "  -19.162            -663.774 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.552           -1594.960 VGA_SYNC_module:U1\|vert_sync_out  " "  -14.552           -1594.960 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.685            -946.577 SW\[0\]  " "  -13.685            -946.577 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.580            -465.306 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "  -13.580            -465.306 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.304            -332.843 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "  -12.304            -332.843 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.379            -322.113 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "  -11.379            -322.113 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.753            -335.148 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "  -10.753            -335.148 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.429             -77.534 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -8.429             -77.534 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.392               0.000 CLOCK_50  " "    8.392               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.432 " "Worst-case hold slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432              -1.100 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -0.432              -1.100 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -0.902 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -0.377              -0.902 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.754 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -0.262              -0.754 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.070 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.070              -0.070 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.403               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "    0.521               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.998               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.298               0.000 SW\[0\]  " "    2.298               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -19.603 " "Worst-case recovery slack is -19.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.603           -1099.215 VGA_SYNC_module:U1\|vert_sync_out  " "  -19.603           -1099.215 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.295             -85.422 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -6.295             -85.422 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.104 " "Worst-case removal slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.104               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.833               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284            -351.932 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "   -2.284            -351.932 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.168            -342.853 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -2.168            -342.853 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.451            -133.307 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -1.451            -133.307 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -257.000 VGA_SYNC_module:U1\|vert_sync_out  " "   -1.285            -257.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242             -68.701 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -1.242             -68.701 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546             -29.841 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.546             -29.841 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.392               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 CLOCK_50  " "    9.678               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.711               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116103939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116103939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462116104646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116104691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105497 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105668 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105668 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105669 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105669 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105670 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105670 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105670 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105671 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105671 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105671 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116105672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116105672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116105672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout " "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116105672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116105672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462116105760 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.368 " "Worst-case setup slack is -18.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.368             -43.507 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -18.368             -43.507 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.500            -615.377 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "  -17.500            -615.377 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.039           -1427.185 VGA_SYNC_module:U1\|vert_sync_out  " "  -13.039           -1427.185 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.367            -426.666 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "  -12.367            -426.666 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.274            -845.334 SW\[0\]  " "  -12.274            -845.334 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.088            -308.801 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "  -11.088            -308.801 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.459            -295.848 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "  -10.459            -295.848 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.851            -307.731 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -9.851            -307.731 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.576             -71.151 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -7.576             -71.151 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.229               0.000 CLOCK_50  " "    9.229               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.410 " "Worst-case hold slack is -0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410              -0.940 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -0.410              -0.940 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.212              -0.298 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -0.212              -0.298 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.188              -0.347 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -0.188              -0.347 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.007              -0.007 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "    0.347               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.354               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.804               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003               0.000 SW\[0\]  " "    2.003               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -17.750 " "Worst-case recovery slack is -17.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.750            -988.828 VGA_SYNC_module:U1\|vert_sync_out  " "  -17.750            -988.828 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.680             -78.937 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -5.680             -78.937 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.024 " "Worst-case removal slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -0.024              -0.024 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.745               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 SW\[0\]  " "   -3.000              -3.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169            -312.327 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "   -2.169            -312.327 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061            -305.938 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -2.061            -305.938 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.295            -110.143 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -1.295            -110.143 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -257.000 VGA_SYNC_module:U1\|vert_sync_out  " "   -1.285            -257.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021             -57.185 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -1.021             -57.185 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548             -22.524 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.548             -22.524 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.273               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 CLOCK_50  " "    9.688               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.696               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.696               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116105876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116105876 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1462116106786 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106943 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106943 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106944 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106944 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106945 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106945 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106945 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106945 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106946 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " "Clock target ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] of clock ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106946 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:0:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116106946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:1:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116106946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout " "Cell: U2\|\\GEN_ENEMY:2:ENEMY_INST\|random1\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116106946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout " "Cell: U2\|\\GEN_ENEMY:3:ENEMY_INST\|random1\[0\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116106946 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout " "Cell: U2\|\\GEN_ENEMY:4:ENEMY_INST\|random1\[0\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1462116106946 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1462116106988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116106988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.012 " "Worst-case setup slack is -10.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.012             -23.580 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.012             -23.580 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.659            -336.353 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "   -9.659            -336.353 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.962            -733.796 VGA_SYNC_module:U1\|vert_sync_out  " "   -6.962            -733.796 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.939            -229.600 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -6.939            -229.600 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.207            -417.156 SW\[0\]  " "   -6.207            -417.156 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.164            -157.623 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -6.164            -157.623 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.720            -151.437 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -5.720            -151.437 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.381            -159.906 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -5.381            -159.906 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -36.074 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -4.540             -36.074 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.174               0.000 CLOCK_50  " "   14.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116107085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.281 " "Worst-case hold slack is -0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281              -1.449 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -0.281              -1.449 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -1.436 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -0.263              -1.436 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -1.148 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -0.197              -1.148 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.348 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.139              -0.348 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "    0.083               0.000 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.182               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.387               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.880               0.000 SW\[0\]  " "    0.880               0.000 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116107138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.385 " "Worst-case recovery slack is -9.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.385            -536.920 VGA_SYNC_module:U1\|vert_sync_out  " "   -9.385            -536.920 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.961             -37.510 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "   -2.961             -37.510 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116107165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.072 " "Worst-case removal slack is 0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.072               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 VGA_SYNC_module:U1\|vert_sync_out  " "    0.301               0.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116107194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.432 SW\[0\]  " "   -3.000              -7.432 SW\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238            -138.011 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\]  " "   -1.238            -138.011 ball:U2\|enemy:\\GEN_ENEMY:1:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -200.000 VGA_SYNC_module:U1\|vert_sync_out  " "   -1.000            -200.000 VGA_SYNC_module:U1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969            -106.013 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\]  " "   -0.969            -106.013 ball:U2\|enemy:\\GEN_ENEMY:3:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525             -12.379 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\]  " "   -0.525             -12.379 ball:U2\|enemy:\\GEN_ENEMY:4:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483             -18.573 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\]  " "   -0.483             -18.573 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.180              -3.554 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\]  " "   -0.180              -3.554 ball:U2\|enemy:\\GEN_ENEMY:2:ENEMY_INST\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load  " "    0.207               0.000 ball:U2\|enemy:\\GEN_ENEMY:0:ENEMY_INST\|load " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 CLOCK_50  " "    9.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.781               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.781               0.000 U1\|video_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1462116107217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116107217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116108928 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116108929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462116109232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:21:49 2016 " "Processing ended: Sun May 01 10:21:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462116109232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462116109232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462116109232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116109232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1462116116668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1462116116672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 10:21:56 2016 " "Processing started: Sun May 01 10:21:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1462116116672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462116116672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off prob3 -c prob3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off prob3 -c prob3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1462116116672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_7_1200mv_85c_slow.vho D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_7_1200mv_85c_slow.vho in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116117872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_7_1200mv_0c_slow.vho D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_7_1200mv_0c_slow.vho in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116118232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_min_1200mv_0c_fast.vho D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_min_1200mv_0c_fast.vho in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116118591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3.vho D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3.vho in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116118949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_7_1200mv_85c_vhd_slow.sdo D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_7_1200mv_85c_vhd_slow.sdo in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116119296 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_7_1200mv_0c_vhd_slow.sdo D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_7_1200mv_0c_vhd_slow.sdo in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116119617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_min_1200mv_0c_vhd_fast.sdo D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_min_1200mv_0c_vhd_fast.sdo in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116119939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "prob3_vhd.sdo D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/ simulation " "Generated file prob3_vhd.sdo in folder \"D:/OneDrive/Documents/Undergraduate/Spring 2016/EECE 4377/Lab 3/project/flappy square/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1462116120263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1462116120402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 10:22:00 2016 " "Processing ended: Sun May 01 10:22:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1462116120402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1462116120402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1462116120402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462116120402 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1103 s " "Quartus Prime Full Compilation was successful. 0 errors, 1103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1462116121119 ""}
