# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do interpolador_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Guilherme/Desktop/UFJF/Laboratório\ de\ Sistemas\ Eletrônicos\ III/interpolador {C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/zero_cross.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module zero_cross
# 
# Top level modules:
# 	zero_cross
# vlog -vlog01compat -work work +incdir+C:/Users/Guilherme/Desktop/UFJF/Laboratório\ de\ Sistemas\ Eletrônicos\ III/interpolador {C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/top_level.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Guilherme/Desktop/UFJF/Laboratório\ de\ Sistemas\ Eletrônicos\ III/interpolador {C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/exemplo1_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module exemplo1_tb
# 
# Top level modules:
# 	exemplo1_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  exemplo1_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps exemplo1_tb 
# Loading work.exemplo1_tb
# Loading work.top_level
# Loading work.zero_cross
# ** Warning: (vsim-PLI-3691) C:/Users/Guilherme/Desktop/UFJF/Laboratório de Sistemas Eletrônicos III/interpolador/exemplo1_tb.v(38): Expected a system task, not a system function '$fscanf'.
# 
#         Region: /exemplo1_tb
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Guilherme  Hostname: DESKTOP-O6QEOMR  ProcessID: 13840
# 
#           Attempting to use alternate WLF file "./wlftbgmxjk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftbgmxjk
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 us
