Oh no...

Cycle: 3
RARS instruction number: 5	Instruction: addi x28,x0,1
Expected:	Register Write to Reg: 0x1C Val: 0x00000001
Got     :	Register Write to Reg: 0x0C Val: 0xFFFFFFFA
Incorrect write

Cycle: 4
RARS instruction number: 8	Instruction: addi x29,x0,1
Expected:	Register Write to Reg: 0x1D Val: 0x00000001
Got     :	Register Write to Reg: 0x1C Val: 0x00000001
Incorrect write

Cycle: 6
RARS instruction number: na	Instruction: na
Expected:	Execution stopped
Got     :	Register Write to Reg: 0x1C Val: 0x00000000
Student execution improperly continued

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


