sim_seconds                                  0.032850                       # Number of seconds simulated
sim_ticks                                 32850177000                       # Number of ticks simulated
final_tick                               119045377544500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              589858837                       # Simulator instruction rate (inst/s)
host_op_rate                                607435519                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              491318995                       # Simulator tick rate (ticks/s)
host_mem_usage                                2644628                       # Number of bytes of host memory used
host_seconds                                    66.86                       # Real time elapsed on the host
sim_insts                                 39438658344                       # Number of instructions simulated
sim_ops                                   40613861989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      1478144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1499392                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data      1475840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      1473792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data      1487616                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         9984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data      1488896                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data      1466624                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data      1485056                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total         11890176                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        127232                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         5774                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         5857                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data         5765                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         5757                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data         5811                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         5816                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data         5729                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data         5801                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             46446                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          497                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              497                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       218203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     44996531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     45643346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data     44926394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        31172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     44864051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       116894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data     45284870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst       303925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data     45323835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst       179238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data     44645848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data     45206941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total           361951657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       218203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        31172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       116894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst       303925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst       179238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total        1059842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       3873099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            3873099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       3873099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       218203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     44996531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     45643346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data     44926394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        31172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     44864051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       116894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data     45284870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst       303925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data     45323835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst       179238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data     44645848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data     45206941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total          365824756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     46446                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      497                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  371568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   3976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM             11890176                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                127744                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys              11890176                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             127232                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           48352                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           44960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           45160                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           48088                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           46560                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           44040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           48928                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           45480                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             592                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             480                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             559                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             481                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             448                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             464                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 32998364000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              371568                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               3976                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 42909                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 43188                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 43381                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 43595                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 43727                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 43901                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 44097                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 44310                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                  3405                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                  3149                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                 2968                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                 2767                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                 2650                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                 2482                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                 2293                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                 2089                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                  130                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                  107                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                   96                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                   83                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                   69                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                   63                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                   56                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                   47                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  155                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  157                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  159                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  162                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  171                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  172                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  172                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  170                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  168                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  168                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  168                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        47616                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.392473                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   249.169603                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    24.988362                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          362      0.76%      0.76% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95          173      0.36%      1.12% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127          130      0.27%      1.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           12      0.03%      1.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191          131      0.28%      1.70% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223          174      0.37%      2.06% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          357      0.75%      2.81% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        46277     97.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        47616                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          171                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean  2179.789474                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean  1266.992615                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev  1899.699209                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-255           29     16.96%     16.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-511           10      5.85%     22.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-767           10      5.85%     28.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-1023            7      4.09%     32.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1279            9      5.26%     38.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1535           10      5.85%     43.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1791            6      3.51%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-2047           14      8.19%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2303            8      4.68%     60.23% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2559            7      4.09%     64.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2815            8      4.68%     69.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2816-3071           12      7.02%     76.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3072-3327            7      4.09%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3328-3583            3      1.75%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3584-3839            3      1.75%     83.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3840-4095            4      2.34%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4096-4351            3      1.75%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4352-4607            3      1.75%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::4608-4863            5      2.92%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5120-5375            1      0.58%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5376-5631            1      0.58%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5632-5887            2      1.17%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::5888-6143            2      1.17%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::6912-7167            1      0.58%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7168-7423            2      1.17%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7424-7679            1      0.58%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::7936-8191            1      0.58%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8192-8447            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::9216-9471            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          171                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          171                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.345029                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.221641                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     2.207798                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              9      5.26%      5.26% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              3      1.75%      7.02% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              2      1.17%      8.19% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20              2      1.17%      9.36% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              2      1.17%     10.53% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              3      1.75%     12.28% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            149     87.13%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          171                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                11464012020                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat           17762089620                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat               1189017600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   30853.07                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47803.07                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                     361.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       3.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                  361.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    3.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       3.66                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.86                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 324623                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3321                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                   702945.36                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  26494826215                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    3468923132                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2920989254.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2845882771.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          2859689750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3            2966994576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0            1970508624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          1919841552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2            1929155784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3            2001543960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0          17924971584                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         17417968089.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2          17460303744                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         18069107596.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        747955814.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        737932861.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        744485852.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        781551452.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      602439909494.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      602074055021.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      602371630972.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      603371197437.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      6435360151680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      6435681076656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      6435420045120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      6434543232432.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        9060852510794.880859                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        9060164781295.679688                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        9060273335567.039062                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        9061221651797.761719                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.067992                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.062067                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.063002                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.071173                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker       345856                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      1647360                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker       339968                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1657856                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker       340992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data      1650944                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker       338432                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1640704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker       332288                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data      1660416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker       336384                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data      1654784                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker       344832                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data      1684992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker       320768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data      1656064                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total         15991040                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       148224                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        148224                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker         1351                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         6435                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker         1328                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         6476                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker         1332                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data         6449                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker         1322                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         6409                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker         1298                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data         6486                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker         1314                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         6464                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker         1347                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data         6582                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker         1253                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data         6469                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             62465                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          579                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              579                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker     10528284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       241582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     50147675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker     10349046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        85723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     50467186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker     10380218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data     50256776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker     10302288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        85723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     49945058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker     10115258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       249375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data     50545116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker     10239945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst       171445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data     50373671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker     10497112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data     51293240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker      9764574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data     50412636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total           486787027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       241582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        85723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        85723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       249375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst       171445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total        1168943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       4512122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            4512122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       4512122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker     10528284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       241582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     50147675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker     10349046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        85723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     50467186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker     10380218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data     50256776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker     10302288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        85723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     49945058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker     10115258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       249375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data     50545116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker     10239945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst       171445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data     50373671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker     10497112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data     51293240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker      9764574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data     50412636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total          491299149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     62465                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      579                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  499720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4632                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM             15990368                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   672                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                148736                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys              15991040                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             148224                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           58304                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           60016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           62729                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           61401                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           68984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           63080                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           63888                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           61297                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             640                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             632                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             592                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 33028143000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              499720                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4632                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 56158                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 56629                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 56924                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 57316                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 57572                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 57889                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 58240                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 58575                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                  6006                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                  5578                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                 5317                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                 4948                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                 4715                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                 4417                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                 4082                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                 3757                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                  286                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                  240                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                  206                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                  184                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                  162                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                  145                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                  131                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                  122                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                   13                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                   12                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  179                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  179                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  183                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  183                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  183                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  186                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  203                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  203                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  194                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  194                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  194                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  191                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        63957                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.343043                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   249.171727                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    25.006430                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          455      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95          257      0.40%      1.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127          185      0.29%      1.40% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           37      0.06%      1.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191          183      0.29%      1.75% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223          260      0.41%      2.15% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          440      0.69%      2.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        62140     97.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        63957                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean  2493.163366                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  1369.067792                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev  2407.820089                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-255           29     14.36%     14.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-511           14      6.93%     21.29% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-767           14      6.93%     28.22% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-1023           12      5.94%     34.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1279           11      5.45%     39.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1535           11      5.45%     45.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1791            8      3.96%     49.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-2047            9      4.46%     53.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2303            7      3.47%     56.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2304-2559            7      3.47%     60.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2815            8      3.96%     64.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2816-3071            7      3.47%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-3327            9      4.46%     72.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3328-3583            3      1.49%     73.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3584-3839            6      2.97%     76.73% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3840-4095            7      3.47%     80.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-4351            2      0.99%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4352-4607            8      3.96%     85.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4608-4863            2      0.99%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4864-5119            5      2.48%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5120-5375            1      0.50%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5376-5631            4      1.98%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5632-5887            1      0.50%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5888-6143            2      0.99%     92.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-6399            1      0.50%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6400-6655            1      0.50%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6656-6911            1      0.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6912-7167            1      0.50%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7168-7423            1      0.50%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7936-8191            3      1.49%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-8447            1      0.50%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8448-8703            1      0.50%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9216-9471            2      0.99%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9984-10239            1      0.50%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12032-12287            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::13824-14079            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          202                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.009901                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    22.845938                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     2.539225                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             16      7.92%      7.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              3      1.49%      9.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              4      1.98%     11.39% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              6      2.97%     14.36% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              4      1.98%     16.34% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              3      1.49%     17.82% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            165     81.68%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          202                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                15764825262                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat           24234723312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat               1599036800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   31548.64                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              48498.64                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                     486.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       4.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                  486.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    4.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       4.91                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   4.87                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.67                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.64                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 436522                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  3868                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                   523890.35                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  25375245422                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    4588503925                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3309896822.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          3420490550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3569285865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3550751164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0            2232866904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1            2307473784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2            2407851576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3            2395348008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         20480281036.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         21110208038.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         22104797145.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         21792285964.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        739583032.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        778420730.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        744324526.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        835827102.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      605141582379.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      606156817040.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      607281900569.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      607576240981.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      6432990263184                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      6432099706464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      6431112791088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      6430854597744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        9064382497703.039062                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        9065361140952                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        9066708975114.240234                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        9066493075309.439453                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.098407                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.106839                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.118451                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.116591                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      1486848                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1438464                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data      1498624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1460480                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data      1443584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data      1461504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data      1458432                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data      1457152                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total         11745536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        40448                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       137728                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        137728                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         5808                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         5619                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data         5854                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         5705                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data         5639                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         5709                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data         5697                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data         5692                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             45881                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          538                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              538                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       272753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     45261491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     43788623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       116894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data     45619967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       116894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     44458817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       148066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data     43944482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst       210410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data     44489989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst       202617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data     44396473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data     44357508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total           357548637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       272753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       116894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       116894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       148066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst       210410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst       202617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total        1231287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       4192611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            4192611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       4192611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       272753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     45261491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     43788623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       116894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data     45619967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       116894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     44458817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       148066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data     43944482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst       210410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data     44489989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst       202617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data     44396473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data     44357508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total          361741247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     45881                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      538                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  367048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4304                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM             11742720                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  2816                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                137984                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys              11745536                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             137728                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   88                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           46248                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           45016                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           44662                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           44120                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           48569                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           46048                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           46641                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           45656                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             680                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             489                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             776                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             471                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 33014031000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              367048                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4304                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 42507                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 42758                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 42951                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 43140                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 43282                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 43450                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 43645                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 43876                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                  3238                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                  3007                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                 2827                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                 2644                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                 2515                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                 2357                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                 2167                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                 1943                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                  123                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                  102                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                   89                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                   83                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                   70                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                   59                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                   54                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                   48                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  170                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  173                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  175                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  181                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  180                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  178                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        47079                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.356762                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   249.147595                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    25.032878                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          351      0.75%      0.75% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95          171      0.36%      1.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127          139      0.30%      1.40% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           19      0.04%      1.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191          139      0.30%      1.74% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223          173      0.37%      2.11% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          343      0.73%      2.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        45744     97.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        47079                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean  2026.594595                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean  1151.384929                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev  1964.373181                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-255           30     16.22%     16.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-511           18      9.73%     25.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-767           11      5.95%     31.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-1023            9      4.86%     36.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1279           14      7.57%     44.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1535           14      7.57%     51.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1791            7      3.78%     55.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-2047            9      4.86%     60.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-2303           10      5.41%     65.95% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2559            8      4.32%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2815            8      4.32%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2816-3071            8      4.32%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-3327            3      1.62%     80.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3328-3583            1      0.54%     81.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3584-3839            5      2.70%     83.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3840-4095            5      2.70%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-4351            4      2.16%     88.65% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4352-4607            2      1.08%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4608-4863            2      1.08%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4864-5119            5      2.70%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5376-5631            2      1.08%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5888-6143            2      1.08%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6400-6655            1      0.54%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6656-6911            2      1.08%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6912-7167            1      0.54%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7168-7423            1      0.54%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7680-7935            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9728-9983            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11776-12031            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          185                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.308108                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.186306                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     2.198613                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16             10      5.41%      5.41% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              2      1.08%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.54%      7.03% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              1      0.54%      7.57% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              6      3.24%     10.81% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              1      0.54%     11.35% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.54%     11.89% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              4      2.16%     14.05% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            156     84.32%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25              2      1.08%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          185                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                11301678856                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat           17521650856                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat               1174272000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   30798.12                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              47748.12                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                     357.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       4.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                  357.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    4.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       3.62                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.47                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.53                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 320603                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3590                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                   711218.06                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  26525318147                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    3438431200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          2829539865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          2781336700.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          2967688886.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          2888058499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0            1908816576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1            1876298568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2            2002012344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          1948293432.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         17286049996.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         16995988339.199999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         18171769075.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         17491058457.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        775088455.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        737242767.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        740405007.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        814029004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      601858297782.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      601620277711.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      603114401237.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      602904503471.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      6435870337392.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      6436079126928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      6434768492256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      6434952613104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        9060016154412.480469                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        9059578295358.720703                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        9061252793150.400391                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        9060486580312.320312                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.060786                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.057014                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.071441                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.064839                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker       330752                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      1629440                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker       321536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1619968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker       324352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data      1585152                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker       317952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      1602304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker       318976                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data      1591296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker       317696                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data      1591040                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker       311808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data      1605376                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker       343296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data      1636352                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total         15482624                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       140544                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        140544                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker         1292                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         6365                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker         1256                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         6328                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker         1267                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data         6192                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker         1242                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         6259                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker         1246                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data         6216                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker         1241                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         6215                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker         1218                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data         6271                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker         1341                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data         6392                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             60479                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          549                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              549                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker     10068500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst       179238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     49602168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker      9787953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     49313829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker      9873676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data     48253987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker      9678852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     48776115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker      9710024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       194824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data     48441018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker      9671059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst       194824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data     48433225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker      9491821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst       187031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data     48869630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker     10450355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data     49812578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total           471310215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       179238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       194824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst       194824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst       187031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total        1075428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       4278333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            4278333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       4278333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker     10068500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       179238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     49602168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker      9787953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     49313829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker      9873676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data     48253987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker      9678852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     48776115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker      9710024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       194824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data     48441018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker      9671059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst       194824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data     48433225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker      9491821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst       187031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data     48869630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker     10450355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data     49812578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total          475588549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     60479                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      549                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  483832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   4392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM             15482112                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                140544                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys              15482624                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             140544                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           54688                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           61408                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           57520                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           60256                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           63728                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           65480                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           63136                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           57600                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             464                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             593                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             576                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             640                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             456                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             871                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 33027291000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              483832                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               4392                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 54717                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 55164                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 55496                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 55807                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 56031                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 56360                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 56687                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 56982                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                  5479                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                  5064                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                 4752                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                 4470                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                 4261                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                 3954                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                 3642                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                 3362                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                  253                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                  224                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                  206                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                  178                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                  163                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                  142                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                  127                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                  113                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    3                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  168                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  169                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  171                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  174                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  176                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  188                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  188                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  187                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  185                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  183                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        61850                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.589426                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   249.572350                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    24.248905                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          434      0.70%      0.70% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95          210      0.34%      1.04% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127          172      0.28%      1.32% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           16      0.03%      1.35% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191          174      0.28%      1.63% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223          211      0.34%      1.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          426      0.69%      2.66% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        60207     97.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        61850                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean  2525.978947                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean  1206.415359                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  2618.987332                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-255           36     18.95%     18.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-511           19     10.00%     28.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-767           10      5.26%     34.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-1023           13      6.84%     41.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1279            4      2.11%     43.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1535            7      3.68%     46.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1791            6      3.16%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-2047            6      3.16%     53.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2303            7      3.68%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2304-2559            2      1.05%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2560-2815            8      4.21%     62.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2816-3071            7      3.68%     65.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-3327            8      4.21%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3328-3583            8      4.21%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3584-3839            4      2.11%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3840-4095            3      1.58%     77.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-4351            7      3.68%     81.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4352-4607            6      3.16%     84.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4608-4863            1      0.53%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4864-5119            4      2.11%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5376-5631            4      2.11%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-6399            2      1.05%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6400-6655            1      0.53%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6656-6911            2      1.05%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6912-7167            2      1.05%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7168-7423            1      0.53%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7424-7679            1      0.53%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8448-8703            1      0.53%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8704-8959            2      1.05%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9216-9471            1      0.53%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9472-9727            1      0.53%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9728-9983            2      1.05%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9984-10239            1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-10495            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10752-11007            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12032-12287            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.115789                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    22.973680                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     2.336112                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16             14      7.37%      7.37% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              2      1.05%      8.42% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              2      1.05%      9.47% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              3      1.58%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              3      1.58%     12.63% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              2      1.05%     13.68% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              3      1.58%     15.26% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            160     84.21%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                15155712084                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat           23356393284                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat               1548211200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   31325.36                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              48275.36                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                     471.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       4.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                  471.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    4.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       4.76                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   4.71                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.63                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.80                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 422699                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  3659                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                   541182.59                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  25516455112                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    4447294235                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0            3178602000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3300240585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          3480353654.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          3394495641.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0            2144295000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1            2226352776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2            2347857624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3            2289937536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         19630722508.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         20385733555.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         21453905740.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         20877034214.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        736924677.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        737224519.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        782088514.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        777442821.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      604212854348.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      605229605519.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      606772561501.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      606334169977.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      6433804936896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      6432913049904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      6431559579744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      6431944133712.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        9063196359773.759766                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        9064280231203.199219                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        9065884371122.878906                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        9065105238246.720703                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.088187                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.097525                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.111347                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.104634                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      1464320                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1501696                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data      1465088                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      1509888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data      1485312                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data      1516032                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data      1465600                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data      1502464                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total         11940608                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       141568                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        141568                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         5720                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         5866                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data         5723                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         5898                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data         5802                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         5922                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data         5725                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data         5869                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             46643                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          553                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              553                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst       249375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     44575711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     45713483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        23379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data     44599090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        23379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     45962857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data     45214734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst       187031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data     46149888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst       132480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data     44614676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data     45736862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total           363486869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       249375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        23379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        23379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst       187031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst       132480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         903983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       4309505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            4309505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       4309505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       249375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     44575711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     45713483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        23379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data     44599090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        23379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     45962857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data     45214734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst       187031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data     46149888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst       132480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data     44614676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data     45736862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total          367796374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     46643                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      553                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  373144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM             11939168                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  1440                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                141312                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys              11940608                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             141568                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           44680                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           43296                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           45392                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           46928                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           49145                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           47905                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           46616                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           49137                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             560                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             448                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             480                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             631                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             553                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             808                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             432                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 33005743000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              373144                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4424                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 43145                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 43367                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 43566                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 43772                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 43910                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 44100                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 44305                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 44517                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                  3340                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                  3133                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                 2947                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                 2756                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                 2636                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                 2456                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                 2261                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                 2063                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                  146                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                  129                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                  117                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                  103                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   86                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   77                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   67                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                   54                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    8                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  172                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  173                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  173                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  177                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  178                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  190                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  189                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  185                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  184                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        47885                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.281090                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.904747                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    25.462003                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          390      0.81%      0.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95          178      0.37%      1.19% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127          119      0.25%      1.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           19      0.04%      1.47% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191          119      0.25%      1.72% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223          178      0.37%      2.09% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          383      0.80%      2.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        46499     97.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        47885                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean  1965.236842                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean  1047.845219                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev  1977.267861                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-255           37     19.47%     19.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-511           18      9.47%     28.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-767           10      5.26%     34.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-1023           18      9.47%     43.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1279            9      4.74%     48.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1535            7      3.68%     52.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1791           14      7.37%     59.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-2047            7      3.68%     63.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2303            9      4.74%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2559            6      3.16%     71.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2815            5      2.63%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2816-3071            7      3.68%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3072-3327            6      3.16%     80.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3328-3583            4      2.11%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3584-3839            5      2.63%     85.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3840-4095            3      1.58%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4096-4351            2      1.05%     87.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4352-4607            2      1.05%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4608-4863            2      1.05%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4864-5119            1      0.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5120-5375            3      1.58%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5376-5631            1      0.53%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5632-5887            3      1.58%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::5888-6143            1      0.53%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6144-6399            1      0.53%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6400-6655            2      1.05%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::6912-7167            1      0.53%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7168-7423            1      0.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7424-7679            2      1.05%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7680-7935            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::7936-8191            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::10240-10495            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.242105                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.113969                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     2.212116                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16             13      6.84%      6.84% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.53%      7.37% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              3      1.58%      8.95% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              2      1.05%     10.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              3      1.58%     11.58% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.53%     12.11% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            167     87.89%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                11510746618                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat           17834774668                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat               1193916800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   30851.72                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              47801.72                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                     363.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       4.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                  363.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    4.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       3.68                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   3.63                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.49                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.57                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 325958                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3672                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                   699333.48                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  26466375846                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    3497373501                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          2772885830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2835830390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2979281692.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3            2895885216                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0            1870597584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1            1913060184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2            2009832888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3            1953573360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0          16973486400                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1          17344419456                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         18250184409.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         17566782105.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        737916272.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        740908892.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        742966732.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        804822635.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      601388073118.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      602009062107.839966                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      603177896465.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      602931381716.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      6436282815168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      6435738087984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      6434712794688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      6434929035696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        9059513798716.800781                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        9060069393358.080078                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        9061360981220.160156                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        9060569505072.960938                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.056458                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.061245                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.072373                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.065554                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       315904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      1579520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       327936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1615104                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker       335616                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data      1607936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker       321280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      1610240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker       329216                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data      1638144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker       339712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data      1628160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker       319744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data      1612544                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker       336128                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data      1637888                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total         15589376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       127744                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        127744                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker         1234                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         6170                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         1281                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         6309                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker         1311                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data         6281                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker         1255                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         6290                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker         1286                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data         6399                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker         1327                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         6360                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker         1249                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data         6299                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker         1313                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data         6398                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             60896                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          499                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              499                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker      9616508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       249375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     48082542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker      9982777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        31172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     49165762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker     10216566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data     48947560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker      9780160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     49017696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker     10021742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       187031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data     49867129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker     10341253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst       210410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data     49563203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker      9733403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data     49087833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker     10232152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data     49859336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total           474559878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       249375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        31172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       187031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst       210410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total        1044256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       3888685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            3888685                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       3888685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker      9616508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       249375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     48082542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker      9982777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        31172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     49165762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker     10216566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data     48947560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker      9780160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     49017696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker     10021742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       187031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data     49867129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker     10341253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst       210410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data     49563203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker      9733403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data     49087833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker     10232152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data     49859336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total          478448564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     60896                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      499                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  487168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   3992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM             15588352                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                127744                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys              15589376                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             127744                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                   32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           59832                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           59208                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           57776                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           62272                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           65464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           64296                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           58248                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           60040                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             494                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             480                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             496                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             473                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             481                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 32850176000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              487168                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               3992                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 54922                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 55336                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 55670                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 55998                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 56259                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 56576                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 56917                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 57264                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                  5668                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                  5285                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                 4980                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                 4681                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                 4439                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                 4141                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                 3826                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                 3496                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                  292                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                  262                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                  235                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                  206                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                  187                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                  169                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                  143                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                  129                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  149                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  151                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  153                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  154                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  155                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  156                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  156                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  159                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  174                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  172                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  171                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  170                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  169                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  166                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        62204                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.654106                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   249.691816                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    24.029052                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          425      0.68%      0.68% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95          221      0.36%      1.04% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127          152      0.24%      1.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           31      0.05%      1.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191          153      0.25%      1.58% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223          220      0.35%      1.93% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          420      0.68%      2.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        60582     97.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        62204                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          174                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean  2810.160920                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean  1438.646962                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev  2712.998285                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-255           27     15.52%     15.52% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-511           16      9.20%     24.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-767           11      6.32%     31.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-1023            4      2.30%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1279            7      4.02%     37.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1535            5      2.87%     40.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1791            8      4.60%     44.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-2047            3      1.72%     46.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2048-2303            6      3.45%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2304-2559            9      5.17%     55.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2560-2815            3      1.72%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-3071            8      4.60%     61.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3072-3327            4      2.30%     63.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3328-3583            9      5.17%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3584-3839            4      2.30%     71.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3840-4095            3      1.72%     72.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4096-4351            5      2.87%     75.86% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4352-4607            4      2.30%     78.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4608-4863            2      1.15%     79.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::4864-5119            9      5.17%     84.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5120-5375            4      2.30%     86.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5376-5631            3      1.72%     88.51% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5632-5887            2      1.15%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::5888-6143            4      2.30%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::6912-7167            2      1.15%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7168-7423            1      0.57%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::7936-8191            1      0.57%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8192-8447            1      0.57%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8448-8703            2      1.15%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8704-8959            1      0.57%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::9472-9727            1      0.57%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::9728-9983            2      1.15%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::11776-12031            1      0.57%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::12544-12799            1      0.57%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::14848-15103            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          174                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          174                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    22.942529                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    22.777612                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.520924                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16             15      8.62%      8.62% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17              3      1.72%     10.34% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              2      1.15%     11.49% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19              2      1.15%     12.64% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20              2      1.15%     13.79% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21              2      1.15%     14.94% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              2      1.15%     16.09% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              5      2.87%     18.97% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            139     79.89%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              2      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          174                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                15288828540                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat           23545783740                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat               1558835200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   31385.13                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              48335.13                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                     474.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       3.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                  474.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    3.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       4.78                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   4.75                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.65                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 425600                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3324                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                   535062.72                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  25501250843                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    4462458750                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3212028086.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          3307908844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          3428525318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          3276490089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0            2166844344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1            2231525808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2            2312894064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3            2210330616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19840449907.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         20424958195.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2          21156737472                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         20150253926.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        740634762.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        742690114.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        757964666.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        746295690.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      604446891240.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      605320751309.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      606345931877.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      605438688559.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      6433599641376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      6432833097456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      6431933816256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      6432729643728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        9063494514060.480469                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        9064348956072                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        9065423893998.720703                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        9064039726953.599609                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.090756                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.098118                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.107379                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.095453                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       351232                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      1679104                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       350720                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1652736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker       359424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data      1642496                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker       365568                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1629440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker       356864                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data      1653760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker       366080                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         8960                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data      1661184                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker       350208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data      1690880                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker       350976                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         7680                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data      1662976                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total         16173568                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       133632                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        133632                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         1372                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         6559                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         1370                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         6456                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker         1404                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data         6416                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker         1428                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         6365                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker         1394                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data         6460                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker         1430                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         6489                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker         1368                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data         6605                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker         1371                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data         6496                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             63178                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          522                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              522                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker     10691936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       288339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     51114002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker     10676350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       132480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     50311327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker     10941311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        85723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data     49999609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker     11128342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        77930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     49602168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker     10863381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       288339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data     50342499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker     11143928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst       272753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data     50568495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker     10660764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst       140273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data     51472478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker     10684143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       233789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data     50623045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total           492343405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       288339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       132480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        85723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        77930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       288339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst       272753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst       140273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       233789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total        1519627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       4067923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            4067923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       4067923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker     10691936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       288339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     51114002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker     10676350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       132480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     50311327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker     10941311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        85723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data     49999609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker     11128342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        77930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     49602168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker     10863381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       288339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data     50342499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker     11143928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst       272753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data     50568495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker     10660764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst       140273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data     51472478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker     10684143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       233789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data     50623045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total          496411328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     63178                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      522                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  505424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM             16171808                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  1760                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                133376                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys              16173568                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             133632                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           66400                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           68328                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           56376                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           61136                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           67384                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           59816                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           65153                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           60776                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             424                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             504                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             528                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             721                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             623                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 32850146000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              505424                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4176                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 56854                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 57319                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 57627                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 57988                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 58240                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 58563                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 58958                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 59320                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                  5973                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                  5554                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                 5279                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                 4952                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                 4725                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                 4425                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                 4057                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                 3714                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                  323                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                  277                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                  245                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                  212                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                  189                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                  166                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                  141                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                  125                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   14                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  158                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  161                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  167                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  181                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  180                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  180                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  180                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  180                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  177                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  174                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  171                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        64533                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.664280                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   249.761600                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    23.901455                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          426      0.66%      0.66% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95          213      0.33%      0.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127          191      0.30%      1.29% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           28      0.04%      1.33% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191          185      0.29%      1.62% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223          214      0.33%      1.95% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          417      0.65%      2.59% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        62859     97.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        64533                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          180                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean  2799.116667                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean  1538.089736                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev  2481.112190                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-255           28     15.56%     15.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-511           12      6.67%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-767           10      5.56%     27.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-1023            7      3.89%     31.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1279            6      3.33%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1535            5      2.78%     37.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1791            4      2.22%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-2047            6      3.33%     43.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2303            8      4.44%     47.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2304-2559            4      2.22%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2815            9      5.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2816-3071            8      4.44%     59.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3072-3327            9      5.00%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3328-3583            6      3.33%     67.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3584-3839            5      2.78%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3840-4095            7      3.89%     74.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4096-4351            7      3.89%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4352-4607            6      3.33%     81.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4608-4863            5      2.78%     84.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4864-5119            1      0.56%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5120-5375            2      1.11%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5376-5631            3      1.67%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5632-5887            4      2.22%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5888-6143            3      1.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6144-6399            1      0.56%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6400-6655            2      1.11%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::6656-6911            2      1.11%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7424-7679            1      0.56%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::7680-7935            2      1.11%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8448-8703            1      0.56%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::9216-9471            1      0.56%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::9728-9983            1      0.56%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::9984-10239            1      0.56%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::11008-11263            1      0.56%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::11264-11519            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::12032-12287            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          180                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          180                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.155556                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.030763                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     2.201630                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16             11      6.11%      6.11% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              3      1.67%      7.78% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              3      1.67%      9.44% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20              4      2.22%     11.67% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              3      1.67%     13.33% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              3      1.67%     15.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              3      1.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            147     81.67%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25              3      1.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          180                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                15929200338                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat           24495204888                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat               1617180800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   31519.94                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              48469.94                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                     492.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       4.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                  492.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    4.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       4.96                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.66                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 441537                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3467                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                   515700.88                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  25334653457                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    4629064036                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0            3505780656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3239518060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2            3469873680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          3466569052.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0            2365010760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1            2185389168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2            2340787800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3            2338558488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         21755844364.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         19986847795.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2          21461137152                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         21321764505.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        743174922.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        737634263.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        740101432.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        787967585.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      606490977525.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      604823394116.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      606597040206.719971                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      606873959029.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      6431806583232.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      6433269375696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      6431713545792.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      6431470634544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        9066155395803.841797                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        9063730183442.880859                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        9065810510406.720703                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        9065747477548.798828                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.113682                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.092786                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.110710                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.110167                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       344832                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      1620992                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       355328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1675008                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker       375296                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data      1711104                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker       356608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      1646336                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker       366336                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data      1655808                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker       349440                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         8704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data      1671424                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker       365056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data      1646592                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker       350976                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data      1681152                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total         16215040                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         8704                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       137472                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        137472                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker         1347                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         6332                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker         1388                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         6543                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker         1466                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data         6684                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker         1393                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         6431                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker         1431                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data         6468                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker         1365                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         6529                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker         1426                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data         6432                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker         1371                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data         6567                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             63340                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          537                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              537                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker     10497112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       218203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     49345000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker     10816624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        93515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     50989314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker     11424474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data     52088121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker     10855588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        70137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     50116503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker     11151721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       288339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data     50404843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker     10637386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst       264961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data     50880213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker     11112756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst       194824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data     50124296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker     10684143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst       109101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data     51176345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total           493605864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       218203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        93515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        70137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       288339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst       264961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst       194824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst       109101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total        1301424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       4184818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            4184818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       4184818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker     10497112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       218203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     49345000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker     10816624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        93515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     50989314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker     11424474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data     52088121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker     10855588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        70137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     50116503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker     11151721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       288339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data     50404843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker     10637386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst       264961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data     50880213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker     11112756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst       194824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data     50124296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker     10684143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst       109101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data     51176345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total          497790682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     63340                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      537                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  506720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM             16209600                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  5440                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                137472                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys              16215040                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             137472                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           57744                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           64546                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           62688                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           62296                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           66384                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           61586                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           64864                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           66442                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             712                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             569                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             432                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             511                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             400                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             472                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 32996131000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              506720                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4296                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 56869                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 57348                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 57679                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 58039                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 58282                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 58586                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 58964                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 59302                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                  6118                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                  5672                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                 5373                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                 5049                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                 4825                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                 4544                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                 4193                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                 3877                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                  327                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                  289                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                  258                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                  222                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                  204                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                  181                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                  155                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                  134                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  166                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  166                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  166                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  166                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  166                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  169                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  175                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  184                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  186                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  186                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  186                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  186                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  186                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  183                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  180                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  177                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        64733                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.530734                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   249.463526                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    24.460723                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          458      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95          238      0.37%      1.08% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127          165      0.25%      1.33% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           35      0.05%      1.38% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191          165      0.25%      1.64% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223          240      0.37%      2.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          444      0.69%      2.70% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        62988     97.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        64733                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          185                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean  2737.632432                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean  1413.463088                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev  2640.203476                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-255           29     15.68%     15.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-511           18      9.73%     25.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-767            8      4.32%     29.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-1023           12      6.49%     36.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1279            4      2.16%     38.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1535            8      4.32%     42.70% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1791            8      4.32%     47.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-2047            6      3.24%     50.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2048-2303            7      3.78%     54.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2304-2559            5      2.70%     56.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2560-2815            4      2.16%     58.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2816-3071           15      8.11%     67.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3072-3327            3      1.62%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3328-3583            3      1.62%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3584-3839            4      2.16%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3840-4095            4      2.16%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4096-4351            3      1.62%     76.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4352-4607            2      1.08%     77.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4608-4863            3      1.62%     78.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::4864-5119            5      2.70%     81.62% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5120-5375            5      2.70%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5376-5631            1      0.54%     84.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5632-5887            5      2.70%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::5888-6143            1      0.54%     88.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6144-6399            2      1.08%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6400-6655            3      1.62%     90.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6656-6911            1      0.54%     91.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::6912-7167            1      0.54%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7168-7423            3      1.62%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7424-7679            2      1.08%     94.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7680-7935            1      0.54%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::7936-8191            3      1.62%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8704-8959            1      0.54%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9216-9471            1      0.54%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9472-9727            1      0.54%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::9984-10239            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::12032-12287            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::13568-13823            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          185                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          185                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    23.221622                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.089543                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     2.288812                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16             10      5.41%      5.41% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              3      1.62%      7.03% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18              3      1.62%      8.65% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19              3      1.62%     10.27% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21              3      1.62%     11.89% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              3      1.62%     13.51% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              3      1.62%     15.14% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            156     84.32%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          185                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                15999423396                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat           24585445896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat               1620960000                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   31585.08                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              48535.08                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                     493.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       4.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                  493.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    4.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       4.98                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.68                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 442546                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3567                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                   516557.31                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  25313278044                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    4650471303                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          3296247091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1            3288306672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3393495302.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          3585355401.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0            2223658752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1            2218302120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2            2289262704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3            2418692136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         20335224499.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         20301545971.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         20918710924.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         22167641433.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        774841282.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        740465556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        763208386.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3           749181312                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      605114985012.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      605169706654.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      606136130637.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      607587923099.520020                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      6433013594208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      6432965592768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      6432117852432.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      6430844350272.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        9064246575189.121094                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        9064171944085.439453                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        9065106684730.560547                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        9066841167998.402344                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.097235                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.096592                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.104646                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.119590                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      1427200                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1443328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data      1458944                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      1442560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data      1475840                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data      1476352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data      1453568                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data      1450496                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total         11658752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        30464                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        122112                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         5575                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         5638                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data         5699                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         5635                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data         5765                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         5767                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data         5678                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data         5666                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             45542                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          477                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              477                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       187031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     43445732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     43936689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        38965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data     44412059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     43913310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       163652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data     44926394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst       163652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data     44941980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst       171445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data     44248407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        85723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data     44154891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total           354906824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       187031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        38965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       163652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst       163652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst       171445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        85723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         927362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       3717240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            3717240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       3717240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       187031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     43445732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     43936689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        38965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data     44412059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     43913310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       163652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data     44926394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst       163652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data     44941980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst       171445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data     44248407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        85723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data     44154891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total          358624065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     45542                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      477                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  364336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   3816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM             11657536                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                122112                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys              11658752                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             122112                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           45425                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           47608                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           44576                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           44280                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           43336                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           45192                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           46521                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           47360                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             464                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             432                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             448                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             448                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             528                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 33025050000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              364336                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               3816                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 42217                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 42470                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 42649                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 42884                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 43020                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 43177                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 43373                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 43564                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                  3215                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                  2979                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                 2822                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                 2599                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                 2471                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                 2320                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                 2129                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                 1943                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                  107                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                   88                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                   66                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                   54                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                   46                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                   40                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                   35                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                   30                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  149                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  150                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  151                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  152                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  153                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  154                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  164                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  163                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  162                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  160                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  159                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        46674                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.381369                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   249.117200                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    25.082452                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          363      0.78%      0.78% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95          173      0.37%      1.15% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127          115      0.25%      1.39% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           19      0.04%      1.44% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191          114      0.24%      1.68% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223          173      0.37%      2.05% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          360      0.77%      2.82% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        45357     97.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        46674                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          163                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean  2229.214724                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean  1225.455139                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev  2017.509970                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-255           28     17.18%     17.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-511           17     10.43%     27.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-767           10      6.13%     33.74% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-1023            5      3.07%     36.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1279            5      3.07%     39.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1535            4      2.45%     42.33% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1791           11      6.75%     49.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-2047            7      4.29%     53.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2303            8      4.91%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2559           12      7.36%     65.64% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2560-2815            9      5.52%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2816-3071            5      3.07%     74.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3072-3327            3      1.84%     76.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3328-3583            5      3.07%     79.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3584-3839            1      0.61%     79.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3840-4095            2      1.23%     80.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-4351            5      3.07%     84.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4352-4607            1      0.61%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4608-4863            2      1.23%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4864-5119            4      2.45%     88.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5120-5375            2      1.23%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5376-5631            3      1.84%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5632-5887            4      2.45%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::5888-6143            3      1.84%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6144-6399            1      0.61%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6400-6655            2      1.23%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::6656-6911            1      0.61%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::7168-7423            1      0.61%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::7680-7935            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::10496-10751            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          163                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          163                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.411043                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.303302                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     2.044958                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              9      5.52%      5.52% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.61%      6.13% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19              2      1.23%      7.36% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      1.23%      8.59% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21              1      0.61%      9.20% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.61%      9.82% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.61%     10.43% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            144     88.34%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.61%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::29              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          163                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                11131864796                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat           17306715896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat               1165753600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   30557.03                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              47507.03                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                     354.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       3.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                  354.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    3.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       3.59                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   3.55                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.46                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.39                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 318267                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3173                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.15                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                   717639.45                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  26557303989                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    3406445358                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          2833123305.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          2860996118.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2810821910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2923202217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0            1911233976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1            1930037064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2            1896189384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3            1972001496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         17343090086.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         17511821683.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2          17148261312                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3          17788627584                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        750882078.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        739040993.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        743613281.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        779007144.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      601840354219.199951                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      602176252884.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      602016435792                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      603068080812.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      6435886077360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      6435591429408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      6435731619840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      6434809124208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        9060052785369.599609                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        9060297602495.041016                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        9059834965863.359375                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        9060828067806.720703                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.061102                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.063211                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.059225                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.067782                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       348672                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      1621504                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker       331008                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1647872                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker       335360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data      1690368                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker       318976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1655552                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker       343552                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data      1666560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker       340480                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data      1638400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker       352768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data      1624576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker       324608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data      1672448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total         15939328                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       135936                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        135936                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker         1362                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         6334                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker         1293                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         6437                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker         1310                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data         6603                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker         1246                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         6467                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker         1342                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data         6510                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker         1330                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         6400                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker         1378                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data         6346                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker         1268                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data         6533                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             62263                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          531                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              531                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker     10614007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       171445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     49360586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker     10076293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        15586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     50163261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker     10208773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        38965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data     51456892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker      9710024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     50397050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker     10458148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data     50732147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker     10364632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst       202617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data     49874922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker     10738694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data     49454102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker      9881469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        54551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data     50911385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total           485212850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       171445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        15586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        38965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst       202617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        54551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         810467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       4138060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            4138060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       4138060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker     10614007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       171445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     49360586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker     10076293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        15586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     50163261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker     10208773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        38965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data     51456892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker      9710024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     50397050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker     10458148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data     50732147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker     10364632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst       202617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data     49874922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker     10738694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data     49454102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker      9881469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        54551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data     50911385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total          489350910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     62263                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      531                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  498104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM             15938816                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                136192                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys              15939328                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             135936                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           60656                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           61408                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           61752                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           65968                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           61496                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           61936                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           62168                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           62704                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             559                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             464                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             521                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             408                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             648                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             648                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 33010962000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              498104                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4248                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 56093                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 56528                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 56878                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 57220                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 57495                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 57781                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 58142                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 58514                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                  5855                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                  5463                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                 5142                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                 4829                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                 4569                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                 4305                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                 3972                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                 3621                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                  289                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                  248                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                  221                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                  193                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                  178                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                  156                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                  131                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                  111                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    2                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  158                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  158                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  158                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  160                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  164                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  165                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  166                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  168                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  186                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  187                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  187                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  187                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  187                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  185                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  181                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  180                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  179                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  176                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        63643                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.580928                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   249.601138                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    24.208540                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          426      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95          242      0.38%      1.05% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127          165      0.26%      1.31% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           36      0.06%      1.37% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191          164      0.26%      1.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223          241      0.38%      2.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          423      0.66%      2.67% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        61946     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        63643                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean  2696.043011                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean  1322.623205                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev  2771.500551                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-511           46     24.73%     24.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-1023           23     12.37%     37.10% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1535           18      9.68%     46.77% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-2047           11      5.91%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2559           11      5.91%     58.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2560-3071           12      6.45%     65.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3583            6      3.23%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3584-4095           12      6.45%     74.73% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4096-4607            7      3.76%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::4608-5119            9      4.84%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5120-5631           10      5.38%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::5632-6143            3      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6144-6655            3      1.61%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::6656-7167            2      1.08%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7168-7679            1      0.54%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::7680-8191            3      1.61%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8192-8703            1      0.54%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8704-9215            3      1.61%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9216-9727            1      0.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::9728-10239            1      0.54%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::11264-11775            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::13312-13823            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16384-16895            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          186                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    22.881720                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    22.700621                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     2.670558                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16             18      9.68%      9.68% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              2      1.08%     10.75% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.54%     11.29% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19              2      1.08%     12.37% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20              8      4.30%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21              2      1.08%     17.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.54%     18.28% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      1.08%     19.35% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            149     80.11%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          186                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                15705808782                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat           24148400382                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat               1593881600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   31532.20                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              48482.20                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                     485.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       4.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                  485.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    4.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       4.89                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.68                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.84                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 435163                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3538                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                   525702.49                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  25397167104                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    4566582243                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0            3281121648                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3401441769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3371383814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          3330749721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0            2213455080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1            2294623416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2            2274346224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3            2246934336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         20303228275.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         21053508403.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         20769541977.599998                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         20532799372.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        740551403.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        740561356.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        770750069.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        739588008.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      604937635084.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      605948599670.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      605990240222.400024                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      605778576696                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      6433169164320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      6432282353280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      6432245826480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      6432431496240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        9064133180155.199219                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        9065209112239.679688                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        9064910113131.839844                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        9064548168719.041016                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.096258                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.105529                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.102952                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.099834                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker       325888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      1636608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker       338176                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1663488                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker       321792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data      1605376                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker       326144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      1635072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker       341248                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data      1623296                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker       342528                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data      1651968                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.dtb.walker       328448                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data      1644544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.dtb.walker       333056                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data      1633792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total         15783936                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        32512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       143360                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        143360                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker         1273                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         6393                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker         1321                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         6498                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker         1257                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data         6271                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker         1274                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         6387                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker         1333                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data         6341                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker         1338                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         6453                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.dtb.walker         1283                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data         6424                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.dtb.walker         1301                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data         6382                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             61656                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          560                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              560                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker      9920434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst       179238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     49820371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker     10294496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        38965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     50638631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker      9795746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data     48869630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker      9928227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        70137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     49773613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker     10388011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       241582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data     49415137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker     10426976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst       194824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data     50287948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.dtb.walker      9998363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst       124687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data     50061952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.dtb.walker     10138636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        77930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data     49734648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total           480482525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       179238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        38965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        70137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       241582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst       194824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst       124687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        77930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         989705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       4364056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            4364056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       4364056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker      9920434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       179238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     49820371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker     10294496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        38965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     50638631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker      9795746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data     48869630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker      9928227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        70137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     49773613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker     10388011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       241582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data     49415137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker     10426976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst       194824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data     50287948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.dtb.walker      9998363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst       124687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data     50061952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.dtb.walker     10138636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        77930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data     49734648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total          484846581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     61656                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      560                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  493248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   4480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM             15783424                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                143872                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys              15783936                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             143360                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           56440                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           58272                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           60080                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           59216                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           64472                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           68712                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           61000                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           65040                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             424                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             528                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             657                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             519                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             664                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             432                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 33008906000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              493248                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               4480                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 55568                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 55989                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 56338                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 56709                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 56955                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 57261                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 57599                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 57949                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                  5762                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                  5382                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                 5067                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                 4718                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                 4487                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                 4199                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                 3881                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                 3556                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                  289                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                  252                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                  220                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                  200                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                  185                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                  168                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                  148                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                  124                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                   23                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                   21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                   19                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                   18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                   18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                   17                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  172                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  173                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  175                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  176                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  177                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  178                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  181                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  193                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  194                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  192                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  191                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  190                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  189                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  189                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  186                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        63100                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.413566                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   249.278665                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    24.808035                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          445      0.71%      0.71% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95          260      0.41%      1.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127          164      0.26%      1.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           30      0.05%      1.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191          164      0.26%      1.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223          265      0.42%      2.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          435      0.69%      2.79% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        61337     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        63100                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean  2542.680412                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean  1333.405122                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev  2426.699072                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-255           33     17.01%     17.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-511           17      8.76%     25.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-767            7      3.61%     29.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-1023            8      4.12%     33.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1279           13      6.70%     40.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1535            6      3.09%     43.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1791            8      4.12%     47.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-2047           10      5.15%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2303            9      4.64%     57.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2559            8      4.12%     61.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2560-2815            6      3.09%     64.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2816-3071            4      2.06%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3072-3327            4      2.06%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3328-3583            5      2.58%     71.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3584-3839            9      4.64%     75.77% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::3840-4095            4      2.06%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4096-4351            6      3.09%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4352-4607            3      1.55%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::4864-5119            4      2.06%     84.54% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5120-5375            3      1.55%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5376-5631            5      2.58%     88.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5632-5887            2      1.03%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::5888-6143            3      1.55%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6144-6399            2      1.03%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6656-6911            4      2.06%     94.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::6912-7167            1      0.52%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::7168-7423            1      0.52%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8192-8447            1      0.52%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8704-8959            1      0.52%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8960-9215            2      1.03%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::9216-9471            2      1.03%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::9728-9983            1      0.52%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10496-10751            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::10752-11007            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          194                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.175258                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.045375                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     2.234957                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16             12      6.19%      6.19% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              3      1.55%      7.73% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      1.03%      8.76% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              2      1.03%      9.79% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      1.03%     10.82% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              2      1.03%     11.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.52%     12.37% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              5      2.58%     14.95% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            165     85.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          194                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                15534709540                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat           23894991940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat               1578342400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   31495.75                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              48445.75                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                     480.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       4.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                  480.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    4.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       4.85                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   4.80                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.67                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.78                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 430887                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  3741                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                   530553.33                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  25431115328                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    4532634019                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3145507948.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3304362902.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3585966249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3            3408311088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          2121969648.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1            2229133704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2            2419104216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3            2299257480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         19407971980.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         20350261401.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         22145465971.200005                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         21021296524.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        739390187.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        776599695.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        783289958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        742258805.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      603994520180.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      605363497424.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      607528737236.159912                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      606329013985.920044                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      6433996458096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      6432795600864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      6430896267696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      6431948656512.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        9062893842384.960938                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        9064307480335.679688                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        9066846855671.041016                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        9065236818740.160156                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.085580                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.097760                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.119639                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.105767                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           30                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           30                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           30                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           30                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      1505792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1459456                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data      1501184                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      1492224                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data      1496832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data      1519872                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data      1496320                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data      1471488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total         11974912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       185600                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        185600                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         5882                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         5701                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data         5864                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         5829                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data         5847                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         5937                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data         5845                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data         5748                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             46777                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          725                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              725                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        15586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       163652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     45838170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     44427645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker        31172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data     45697897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        15586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        77930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     45425143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data     45565417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker        38965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst       132480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data     46266783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker        23379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst       140273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data     45549831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker        31172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        70137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data     44793914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total           364531126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       163652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         7793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        77930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst       132480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst       140273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        70137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         794882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       5649893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            5649893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       5649893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        15586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       163652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     45838170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     44427645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker        31172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data     45697897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        15586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        77930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     45425143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data     45565417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker        38965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst       132480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data     46266783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker        23379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst       140273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data     45549831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker        31172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        70137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data     44793914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total          370181019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     46777                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      725                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  374216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   5800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM             11968448                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  6464                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                185344                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys              11974912                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             185600                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  202                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           46233                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           45337                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           50512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           46489                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           45171                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           46808                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           46800                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           46664                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             696                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             688                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             999                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             840                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             456                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             745                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             488                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 33013195000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              374216                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               5800                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 43163                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 43402                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 43593                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 43782                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 43916                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 44107                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 44284                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 44502                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  3424                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  3196                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 3012                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 2844                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 2715                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                 2537                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                 2368                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                 2161                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                  162                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                  144                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                  138                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                  117                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                  113                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                  100                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   92                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   81                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  224                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  234                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  235                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  249                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  249                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  247                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  246                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  246                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  240                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        48198                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   252.163824                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   248.618287                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    25.960657                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          423      0.88%      0.88% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95          180      0.37%      1.25% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127          111      0.23%      1.48% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           18      0.04%      1.52% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191          112      0.23%      1.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223          181      0.38%      2.13% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          412      0.85%      2.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        46761     97.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        48198                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          249                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean  1490.562249                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   878.716459                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  1360.284252                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-127           16      6.43%      6.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-255           26     10.44%     16.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-383           19      7.63%     24.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-511           18      7.23%     31.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-639           10      4.02%     35.74% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-767           13      5.22%     40.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-895            9      3.61%     44.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-1023            9      3.61%     48.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1151           10      4.02%     52.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1279            7      2.81%     55.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1407           11      4.42%     59.44% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1535            6      2.41%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1663            8      3.21%     65.06% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1791            3      1.20%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1919            5      2.01%     68.27% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-2047            6      2.41%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2175            3      1.20%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2176-2303            9      3.61%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2304-2431            6      2.41%     77.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2432-2559            6      2.41%     80.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2560-2687            4      1.61%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2688-2815            2      0.80%     82.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2816-2943            7      2.81%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2944-3071            3      1.20%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-3199            1      0.40%     87.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3200-3327            5      2.01%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3328-3455            2      0.80%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3456-3583            2      0.80%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3584-3711            1      0.40%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3712-3839            2      0.80%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3840-3967            5      2.01%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-4223            2      0.80%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4352-4479            4      1.61%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4480-4607            1      0.40%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4736-4863            1      0.40%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4864-4991            1      0.40%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5120-5247            1      0.40%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5248-5375            1      0.40%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5376-5503            1      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5632-5759            1      0.40%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5760-5887            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-6271            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          249                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          249                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.261044                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.141329                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.144039                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             14      5.62%      5.62% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              2      0.80%      6.43% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18              6      2.41%      8.84% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.40%      9.24% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.40%      9.64% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22              7      2.81%     12.45% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.80%     13.25% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            214     85.94%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              2      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          249                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                11527337383                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat           17866874683                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat               1196844800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30820.60                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47770.60                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                     364.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       5.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                  364.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    5.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       3.70                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   3.64                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.50                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.30                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 326789                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  4819                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                   694985.37                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  26435901164                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    3527848183                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2802593001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2938249036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2866061318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3            2884569408                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0            1890638136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1            1982152128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2            1933454064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3            1945939680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         17159796825.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         17966850969.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         17480610700.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         17399988902.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        744057446.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        770247843.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        762345354.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3           856821888                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      601617396156.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      602791757398.079956                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      602429336824.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      603016903823.040039                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      6436081654608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      6435051513168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      6435369425952.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      6434854016304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        9059784160517.761719                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        9060988794888                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        9060329258557.441406                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        9060446264349.121094                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.058787                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.069167                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.063484                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.064492                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker       322816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      1584896                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker       343040                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      1628928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker       351488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data      1615872                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker       334080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      1628416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker       343552                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data      1616640                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker       338176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data      1654016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker       333568                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data      1631488                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker       343040                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data      1637120                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total         15742208                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       179968                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        179968                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker         1261                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         6191                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker         1340                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         6363                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker         1373                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data         6312                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker         1305                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         6361                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker         1342                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data         6315                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker         1321                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         6461                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker         1303                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data         6373                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker         1340                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data         6395                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             61493                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          703                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              703                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker      9826918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       202617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     48246194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker     10442562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        93515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     49586582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker     10699729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data     49189141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker     10169808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        85723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     49570996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker     10458148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst       194824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data     49212520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker     10294496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst       132480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data     50350292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker     10154222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data     49664512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker     10442562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst       140273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data     49835957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total           479212273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       202617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        93515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        85723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst       194824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst       132480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst       140273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total        1067635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5478448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5478448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5478448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker      9826918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       202617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     48246194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker     10442562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        93515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     49586582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker     10699729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data     49189141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker     10169808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        85723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     49570996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker     10458148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst       194824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data     49212520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker     10294496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst       132480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data     50350292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker     10154222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data     49664512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker     10442562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst       140273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data     49835957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total          484690722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     61493                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      703                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  491944                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM             15733824                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  8384                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                179008                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys              15742208                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             179968                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                  30                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           59880                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           58778                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           57385                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           64082                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           67648                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           58905                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           62305                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           62699                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             704                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             848                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             639                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             537                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             705                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1065                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 33017780000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              491944                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5624                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 55422                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 55809                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 56139                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 56494                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 56739                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 57077                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 57453                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 57794                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                  5717                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                  5358                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                 5054                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                 4728                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                 4510                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                 4193                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                 3850                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                 3528                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                  310                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                  272                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                  247                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                  218                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                  192                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                  172                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                  139                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                  121                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  211                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  213                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  214                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  215                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  221                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  238                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  236                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        63051                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   252.380327                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   249.111722                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    25.094215                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          496      0.79%      0.79% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95          217      0.34%      1.13% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127          165      0.26%      1.39% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           33      0.05%      1.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191          162      0.26%      1.70% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223          219      0.35%      2.05% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          477      0.76%      2.81% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        61282     97.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        63051                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean  2022.329218                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean  1272.362962                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev  1716.959512                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-255           31     12.76%     12.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-511           18      7.41%     20.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-767           14      5.76%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-1023           17      7.00%     32.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1279           20      8.23%     41.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1535           20      8.23%     49.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1791           15      6.17%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1792-2047           12      4.94%     60.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2303           11      4.53%     65.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2559            8      3.29%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2560-2815            8      3.29%     71.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2816-3071           10      4.12%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-3327           10      4.12%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3328-3583           10      4.12%     83.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3584-3839            4      1.65%     85.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3840-4095            7      2.88%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-4351            5      2.06%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4352-4607            2      0.82%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4608-4863            4      1.65%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4864-5119            3      1.23%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5120-5375            1      0.41%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5376-5631            3      1.23%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5632-5887            1      0.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5888-6143            2      0.82%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-6399            1      0.41%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6400-6655            2      0.82%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6656-6911            1      0.41%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6912-7167            1      0.41%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7936-8191            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::10240-10495            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          243                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    23.020576                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    22.861275                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     2.472073                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16             22      9.05%      9.05% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.41%      9.47% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              2      0.82%     10.29% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              4      1.65%     11.93% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              2      0.82%     12.76% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              4      1.65%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              2      0.82%     15.23% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              3      1.23%     16.46% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            199     81.89%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              4      1.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          243                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                15468102704                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat           23802112604                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat               1573382400                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   31459.57                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              48409.57                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                     478.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                  479.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       4.84                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   4.79                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.66                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 429566                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4659                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                   530866.62                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  25433263977                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    4530485370                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0            3226317696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1            3369419424                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          3364918502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3390819667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0            2176484160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1            2273021040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2            2269984704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3            2287457712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         19871483174.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         20834937676.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         20765763532.799999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3          20906473536                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        780758507.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        739777950.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        742049372.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        744980613.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      604633411036.799927                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      605741497274.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      605888106655.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      606222518304.959961                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      6433436027520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      6432464022048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      6432335417328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      6432042073776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        9063612506438.400391                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        9064910699758.080078                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        9064854264438.720703                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        9065082347952.960938                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.091772                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.102958                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.102471                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.104436                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      1516032                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1457920                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data      1498112                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1537024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data      1526272                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data      1510656                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data      1517824                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data      1507840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total         12097792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       135424                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        135424                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         5922                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         5695                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data         5852                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         6004                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data         5962                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         5901                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data         5929                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data         5890                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             47257                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          529                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              529                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       225996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     46149888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        15586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     44380887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        46758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data     45604381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        70137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     46788911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       101308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data     46461607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst       140273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data     45986236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data     46204439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst       132480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data     45900514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total           368271745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       225996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        15586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        46758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        70137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       101308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst       140273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst       132480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         794882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       4122474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            4122474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       4122474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       225996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     46149888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        15586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     44380887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        46758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data     45604381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        70137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     46788911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       101308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data     46461607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst       140273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data     45986236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data     46204439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst       132480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data     45900514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total          372394219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     47257                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      529                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  378056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM             12096800                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                135168                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys              12097792                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             135424                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           12                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           47008                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           47384                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           48784                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           45296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           47496                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           46952                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           48481                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           46624                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             736                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             439                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             648                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             449                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 33031759000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              378056                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4232                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 43606                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 43866                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 44074                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 44304                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 44444                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 44615                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 44809                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 45053                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                  3486                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                  3236                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                 3044                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                 2829                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                 2694                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                 2532                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                 2346                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                 2113                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                  143                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                  132                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                  116                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                  101                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   96                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   87                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   81                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   71                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  170                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  171                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  174                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  179                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  178                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        48462                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.403285                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   249.246573                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    24.846768                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          356      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95          165      0.34%      1.08% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127          153      0.32%      1.39% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           14      0.03%      1.42% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191          154      0.32%      1.74% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223          164      0.34%      2.08% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          354      0.73%      2.81% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        47102     97.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        48462                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          179                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean  2075.849162                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean  1201.854479                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev  1876.039512                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-255           26     14.53%     14.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-511           18     10.06%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-767           13      7.26%     31.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-1023            7      3.91%     35.75% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1279            9      5.03%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1535           14      7.82%     48.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1791            9      5.03%     53.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-2047            8      4.47%     58.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2303            9      5.03%     63.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2304-2559           10      5.59%     68.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2815            8      4.47%     73.18% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2816-3071            6      3.35%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-3327            2      1.12%     77.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3328-3583            8      4.47%     82.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3584-3839            1      0.56%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3840-4095            4      2.23%     84.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-4351            3      1.68%     86.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4352-4607            2      1.12%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4608-4863            2      1.12%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4864-5119            7      3.91%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5120-5375            1      0.56%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5376-5631            1      0.56%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5632-5887            1      0.56%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5888-6143            3      1.68%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6400-6655            3      1.68%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6656-6911            2      1.12%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7936-8191            1      0.56%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::9472-9727            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          179                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          179                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.597765                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.524240                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.671034                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              6      3.35%      3.35% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              2      1.12%      4.47% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.56%      5.03% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.56%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              3      1.68%      7.26% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            165     92.18%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          179                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                11855615110                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat           18263138860                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat               1209680000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   31361.99                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              48311.99                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                     368.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       4.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                  368.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    4.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       3.72                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.50                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.81                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 330270                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3517                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.10                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                   691243.44                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  26429747833                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    3534001514                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0            2873084256                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          2889224553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          2922957273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3            2959972848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0            1938191760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1            1949080056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2            1971836256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3            1996807080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0          17575351872                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         17704279257.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         17885017612.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         17956330828.800003                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        770098959.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        735268700.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        739462348.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        820728391.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      602159761644.479980                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      602381866567.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      602773130053.439941                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      603426084989.760010                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      6435605895408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      6435411066528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      6435067852944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      6434495085456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        9060410408243.521484                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        9060558810006.720703                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        9060848280832.320312                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        9061143033937.919922                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.064183                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.065462                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.067956                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.070495                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      1490176                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1462016                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data      1497856                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      1500160                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data      1485824                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data      1472000                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data      1472256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data      1468928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total         11875584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       122112                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        122112                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         5821                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         5711                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data         5851                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         5860                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data         5804                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         5750                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data         5751                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data         5738                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             46389                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          477                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              477                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     45362800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst         7793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     44505575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        15586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data     45596588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     45666725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       148066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data     45230319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst       179238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data     44809500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst       171445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data     44817293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        62344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data     44715984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total           361507459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst         7793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        15586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       148066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst       179238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst       171445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        62344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         802675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       3717240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            3717240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       3717240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     45362800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst         7793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     44505575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        15586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data     45596588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     45666725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       148066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data     45230319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst       179238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data     44809500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst       171445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data     44817293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        62344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data     44715984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total          365224699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     46389                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      477                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  371112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   3816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM             11874592                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   992                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                121856                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys              11875584                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             122112                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           46008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           46496                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           48304                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           47264                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           47352                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           42936                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           45649                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           47072                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             472                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             359                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             393                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             416                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             816                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             424                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 33019189000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              371112                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               3816                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 42952                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 43176                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 43385                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 43586                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 43721                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 43897                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 44099                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 44292                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                  3289                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                  3091                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                 2897                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                 2712                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                 2585                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                 2417                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                 2222                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                 2044                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                  140                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                  115                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                  101                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                   85                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                   77                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                   70                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                   63                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                   49                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  147                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  148                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  148                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  148                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  150                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  152                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  155                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  165                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  164                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  162                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  160                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  157                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  156                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        47496                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.578070                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   249.507953                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    24.359314                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          348      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95          154      0.32%      1.06% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127          120      0.25%      1.31% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           26      0.05%      1.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191          122      0.26%      1.62% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223          153      0.32%      1.94% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          343      0.72%      2.67% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        46230     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        47496                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          164                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean  2262.445122                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean  1213.149511                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev  2193.291776                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-255           25     15.24%     15.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-511           21     12.80%     28.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-767            7      4.27%     32.32% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-1023           13      7.93%     40.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1279            4      2.44%     42.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1535            7      4.27%     46.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1791            5      3.05%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-2047            3      1.83%     51.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2303           12      7.32%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2559            9      5.49%     64.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2560-2815            5      3.05%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2816-3071            7      4.27%     71.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3072-3327            3      1.83%     73.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3328-3583            5      3.05%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3584-3839            4      2.44%     79.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::3840-4095            6      3.66%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4096-4351            2      1.22%     84.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4352-4607            3      1.83%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4608-4863            5      3.05%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::4864-5119            2      1.22%     90.24% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5376-5631            2      1.22%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5632-5887            3      1.83%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::5888-6143            3      1.83%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6144-6399            1      0.61%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::6400-6655            2      1.22%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7168-7423            3      1.83%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::7424-7679            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::15360-15615            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          164                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          164                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.219512                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.098393                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     2.165113                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              9      5.49%      5.49% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.61%      6.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              4      2.44%      8.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              2      1.22%      9.76% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              1      0.61%     10.37% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              2      1.22%     11.59% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      1.22%     12.80% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              2      1.22%     14.02% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            140     85.37%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          164                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                11437259108                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat           17727082058                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat               1187459200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30821.46                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47771.46                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                     361.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       3.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                  361.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    3.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       3.65                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   3.61                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.43                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 324228                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3165                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              82.94                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                   704544.64                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  26504071671                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    3459677676                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          2829459427.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          2919051475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2            2831183712                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          2930643676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          1908762312.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1          1969201392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2            1909925520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3            1977021528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         17339233267.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         17899950681.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         17278074777.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         17832073459.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        739163750.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        734867665.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        742325575.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        780881264.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      601797722359.680054                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      602570058333.119995                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      602145779042.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      603111881819.520020                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      6435923473728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      6435245986032.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      6435618160848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      6434770702272.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        9060025839188.160156                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        9060827139923.521484                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        9060013473819.839844                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        9060891228363.841797                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.060870                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.067774                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.060763                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.068326                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      1489408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1467136                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data      1448448                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1485312                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data      1503744                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data      1516544                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data      1479680                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data      1508608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total         11931904                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       119040                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        119040                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         5818                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         5731                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data         5658                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         5802                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data         5874                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         5924                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data         5780                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data         5893                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             46609                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          465                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              465                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       210410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     45339421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        23379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     44661434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        70137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data     44092548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        77930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     45214734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       155859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data     45775826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst       202617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data     46165474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst       163652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data     45043289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst       101308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data     45923893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total           363221909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       210410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        23379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        70137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        77930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       155859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst       202617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst       163652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst       101308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total        1005291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       3623725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            3623725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       3623725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       210410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     45339421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        23379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     44661434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        70137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data     44092548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        77930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     45214734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       155859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data     45775826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst       202617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data     46165474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst       163652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data     45043289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst       101308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data     45923893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total          366845634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     46609                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      465                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  372872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   3720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM             11931200                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                119552                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys              11931904                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             119040                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           47272                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           46456                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           48353                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           46072                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           48473                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           47096                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           44336                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           44792                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             512                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             448                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             488                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             424                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             504                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             480                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             415                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             465                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 33013452000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              372872                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               3720                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 43127                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 43396                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 43583                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 43791                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 43924                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 44075                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 44279                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 44483                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                  3362                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                  3106                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                 2931                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                 2735                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                 2610                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                 2467                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                 2270                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                 2075                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                  113                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                  100                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                   90                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                   78                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                   70                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                   63                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                   56                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                   47                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  144                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  146                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  149                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  150                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  151                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  151                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  159                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  160                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  157                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  156                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  155                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  155                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  153                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        47692                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.678688                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   249.691453                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    24.013437                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          341      0.72%      0.72% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95          146      0.31%      1.02% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127          127      0.27%      1.29% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           10      0.02%      1.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191          127      0.27%      1.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223          148      0.31%      1.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          335      0.70%      2.59% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        46458     97.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        47692                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean  2333.712500                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean  1343.963887                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev  2022.311195                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-255           25     15.62%     15.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-511           15      9.38%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-767            6      3.75%     28.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-1023            6      3.75%     32.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1279            8      5.00%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1535            6      3.75%     41.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1791            6      3.75%     45.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-2047            9      5.62%     50.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2303            7      4.38%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2559            5      3.12%     58.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2815           10      6.25%     64.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2816-3071            8      5.00%     69.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3072-3327            6      3.75%     73.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3328-3583            9      5.62%     78.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3584-3839            5      3.12%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3840-4095            5      3.12%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4096-4351            2      1.25%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4352-4607            3      1.88%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4608-4863            2      1.25%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::4864-5119            2      1.25%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5120-5375            2      1.25%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5376-5631            2      1.25%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::5888-6143            1      0.62%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6144-6399            2      1.25%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::6400-6655            2      1.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::7424-7679            1      0.62%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::7680-7935            2      1.25%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::7936-8191            1      0.62%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8192-8447            1      0.62%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::10240-10495            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          160                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.350000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.249383                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.975319                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              6      3.75%      3.75% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              3      1.88%      5.62% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              2      1.25%      6.87% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      1.25%      8.12% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      1.25%      9.37% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              3      1.88%     11.25% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              3      1.88%     13.12% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            137     85.62%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25              2      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          160                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                11479985080                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat           17799792580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat               1193120000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   30789.82                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              47739.82                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                     363.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       3.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                  363.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    3.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       3.67                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   3.63                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.48                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.29                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 325780                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3114                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.71                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                   701309.68                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  26490503430                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    2886467400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    3473245917                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2863639094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          2921705942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          2872669363.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3            2817143280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0            1931820024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1            1970992104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2          1937911872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3            1900453800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         17563761446.399998                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1          17848920960                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         17547924825.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         17086189785.600002                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        738228142.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        776004157.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        743400529.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        781140464.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      1999488024343.680176                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      602025554825.280029                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      602685263194.559937                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      602448291832.320068                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      602341712648.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      6435723620688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      6435144929136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      6435352798752.000977                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      6435446289264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        9060334648563.839844                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        9060835839838.080078                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        9060391021518.720703                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        9059860953586.560547                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.063530                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.067849                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.064016                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.059449                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              866555                       # Transaction distribution
system.membus.trans_dist::ReadResp             866555                       # Transaction distribution
system.membus.trans_dist::WriteReq                 49                       # Transaction distribution
system.membus.trans_dist::WriteResp                49                       # Transaction distribution
system.membus.trans_dist::Writeback              8741                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              393                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            394                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              58                       # Transaction distribution
system.membus.trans_dist::ReadExReq               868                       # Transaction distribution
system.membus.trans_dist::ReadExResp              867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          312                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1744217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1744529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1744529                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave    224270081                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    224270705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               224270705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    433277500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp  14296483500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        49000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        24500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    144226500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       196999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq       197499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp        29000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       434000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     14305500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq        17342                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp       370281                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          251                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           54                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          319                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq     22649408                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp   3770555971                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        34000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        58901                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp        65000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        47498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      3184500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                         17666                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                       370611                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            22755807                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime         3773839471                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                              730                       # Total snoops (count)
system.membus.snoop_fanout::samples            876843                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  876843    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              876843                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              102000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 156                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           577913500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              876114                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy        14310842500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             43.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             867529                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             866447                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            866447                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             8741                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              49                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq             9                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp             58                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq              867                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp             867                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port        23959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port        22877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port        23337                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port        23686                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port        23085                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port        23642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port        23086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port        24029                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        31358                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        31474                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        30829                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        31718                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port        30377                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port        30271                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port        30844                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port        31299                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       435871                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port        23370                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port        23034                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port        23850                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port        23061                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port        23228                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port        23147                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port        23181                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port        24024                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        32130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        31302                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        30909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        31992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port        30386                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port        30492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port        31187                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port        30560                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       435854                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port        23281                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port        22920                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port        23475                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port        23336                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port        23838                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port        23357                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port        23124                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port        23439                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        31779                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        31002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        31095                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        31669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port        30782                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port        30320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port        30934                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port        31506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       435857                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port        23683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port        22736                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port        23177                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port        23176                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port        23538                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port        23247                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port        22921                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port        23575                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        31617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        31745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        30868                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        31844                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port        30752                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port        30424                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port        30907                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port        31694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       435905                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1743487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      3089664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      2942720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      3003648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      3048192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      2969344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      3041024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      2974208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      3091456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      4028928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      4047104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      3968768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      4077568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      3904768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      3894784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      3963904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      4022016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     56068096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      3015680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      2962176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      3072512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      2967296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      2989312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      2978304                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      2983680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      3089920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      4130816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      4024064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      3977984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      4113920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      3904000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      3919616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      4010240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      3927552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     56067072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      3003904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      2950400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      3023616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      3001088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      3066112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      3004928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      2976000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      3016192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      4084736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      3986944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      4001024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      4069632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      3955968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      3899904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      3977216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      4050176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     56067840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      3051264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      2925568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      2982400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      2981120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      3026176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      2993152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      2949376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      3035648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      4062720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      4081152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      3974400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      4091392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      3952384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      3908864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      3975936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      4075520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     56067073                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total              224270081                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq   1212260200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   8527758744                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     82159400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        68600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq        12600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp        81142                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1192600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      8483092                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq         1914                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp         4330                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback           15                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           53                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq      1388600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp     27105734                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         6000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        55200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp        24800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         1982                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                        4335                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            1449800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime          27130534                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           72276200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              47509                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           68218800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              46022                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           70460400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              47196                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           69400400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              46868                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           69593400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              47077                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           69666200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              46945                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           69268600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              46425                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           71109600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              47798                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           93293800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.3                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              63703                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           92839800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.3                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              63051                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          92642000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             62202                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          93656000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             63880                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          89892400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             61398                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          89764800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             61028                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          91517600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             62216                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          92093400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.3                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             62795                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        2134162232                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             6.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            216843                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        2133776444                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             6.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            216826                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        2134038624                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             6.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            216828                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        2134347178                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             6.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            216876                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       866447                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       866447                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         8741                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           49                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq            9                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp           58                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq          867                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp          867                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       435871                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       435854                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       435857                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       435905                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1743487                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     56068096                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     56067072                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     56067840                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     56067073                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total    224270081                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    693157600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   3465788000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     34964000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        39200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq         7200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp        46400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       693600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      3468000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        96987                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            1                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           69                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp    361422900                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         1500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       227400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 97057                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime    361651800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    182214400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       219028                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    182272000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.6                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       219028                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    182266400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.6                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       219029                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    182109700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.6                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       219029                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   3469303200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization         10.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       867373                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3684864                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3684864                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                49                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               49                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             453                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           428                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            881                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2611                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       295801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       620501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       297423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       620825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       298270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       623673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       296043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       622213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         2862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       299008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       624483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         2930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       299419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       625591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         2740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       296901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       622181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         3384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       298996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       623386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7383694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       223744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37953852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1241000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       241920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     38175556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1241648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       223488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     38288448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1247344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       208640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     37982012                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1244420                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       366336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     38373460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side      1248956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       375040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     38438980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side      1251176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       350720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     38093140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side      1244360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       433152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     38377353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side      1246768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              318071613                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1851247581                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  41211731058                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        49000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        24500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    339560998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       227498                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq       214499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp        78991                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq      1318474                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     78796467                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       135928                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        35853                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           21                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          697                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           31                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           25                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           14                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          155                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    488641143                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    169136847                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       111000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      2920500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       232500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       500500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       207500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq        11500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       624997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        74500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       136863                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       35878                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          493042140                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         169418847                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                            3566                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3698697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3698697    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3698697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2192619550                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3698854                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          28448306                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               874                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy        4792954624                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.6                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            147522                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         312528647                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            310251                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          30758284                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               945                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy        4815464579                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            14.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            148265                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         312682628                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            310413                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         28431746                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              873                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy       4829447993                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           14.7                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           148683                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy        314104655                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded           311837                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         26534299                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              815                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy       4795725593                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           14.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           147643                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        313404587                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           311108                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         46560738                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded             1431                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy       4841487589                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           14.7                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           149071                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy        314535084                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded           312244                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         47665192                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             1465                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy       4846285544                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.8                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           149233                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy        315071114                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded           312797                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy         44579183                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded             1370                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy       4808016105                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           14.6                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded           148061                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy        313364618                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded           311091                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         55048285                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded             1692                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy       4835528542                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           14.7                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded           149003                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             6499                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy        314014057                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded           311694                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3284    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3284                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3284    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3284                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3284    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3284                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3284    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3284                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3284    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3284                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3284                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3284    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3284                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    867734                       # number of replacements
system.l2.tags.tagsinuse                 16379.178945                       # Cycle average of tags in use
system.l2.tags.total_refs                     3534684                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    867734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.073465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      126.354745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker   413.736287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    11.589915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  1625.822267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker   415.249767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst     2.169736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  1618.793369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker   408.844796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     7.178519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data  1624.056308                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker   393.187581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     2.807876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  1630.113874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker   408.278426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst     5.897404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data  1639.448923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker   412.819072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     7.147246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1631.137282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker   360.864467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst     5.033203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data  1570.969594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker   419.482960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     9.911754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data  1628.283577                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.007712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.025252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.099232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.025345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.098803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.024954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.099125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.023998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.099494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.024919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.000360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.100064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.025196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.099557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.022025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.000307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.095884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.025603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.099383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999706                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023          3189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         13123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2         1154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3         1802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.194641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.800964                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30431597                       # Number of tag accesses
system.l2.tags.data_accesses                 30431597                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       299735                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          363                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        49924                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       299812                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          770                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        50249                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker       301096                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          659                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        50387                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       300614                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          590                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        49520                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker       301544                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          969                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        50712                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker       302104                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          972                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        50293                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker       300494                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           17                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst          966                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        49893                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker       301103                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst         1369                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        50104                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2814267                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10448                       # number of Writeback hits
system.l2.Writeback_hits::total                 10448                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   63                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 34                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          297                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          155                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data          117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data          181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1554                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       299735                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           363                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         50034                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       299812                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           770                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         50544                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker       301096                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           659                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         50684                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       300614                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           590                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         49675                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker       301544                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           969                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         50838                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker       302104                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           972                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         50566                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker       300494                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           17                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst           966                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         50010                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker       301103                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst          1369                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         50285                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2815821                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       299735                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          363                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        50034                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       299812                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          770                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        50544                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker       301096                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          659                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        50684                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       300614                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          590                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        49675                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker       301544                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          969                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        50838                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker       302104                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          972                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        50566                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker       300494                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           17                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst          966                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        50010                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker       301103                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst         1369                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        50285                       # number of overall hits
system.l2.overall_hits::total                 2815821                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker        10515                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          511                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data        97050                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker        10600                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          175                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data        97195                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker        10740                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          214                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        97462                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker        10491                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          225                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data        97459                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker        10695                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          462                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data        97603                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker        10690                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          493                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        98024                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker        10596                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          404                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data        97430                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker        10589                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          323                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data        97894                       # number of ReadReq misses
system.l2.ReadReq_misses::total                867840                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data           91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           90                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data          145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data          134                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data          103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data          113                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 870                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker        10515                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          511                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        97150                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker        10600                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          175                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        97286                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker        10740                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          214                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        97556                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker        10491                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          225                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        97549                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker        10695                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          462                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        97748                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker        10690                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          493                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        98158                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker        10596                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          404                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        97533                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker        10589                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          323                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        98007                       # number of demand (read+write) misses
system.l2.demand_misses::total                 868710                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker        10515                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          511                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        97150                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker        10600                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          175                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        97286                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker        10740                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          214                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        97556                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker        10491                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          225                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        97549                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker        10695                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          462                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        97748                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker        10690                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          493                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        98158                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker        10596                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          404                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        97533                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker        10589                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          323                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        98007                       # number of overall misses
system.l2.overall_misses::total                868710                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker   1461970368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     67882000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data  13332174497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker   1464142856                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     21072500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data  13361517000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker   1488116857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     26942500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data  13389739499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker   1454348874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     28950000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data  13393185998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker   1480702360                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     60415500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data  13401188997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker   1483255350                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     65438500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data  13467005497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker   1471447356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     53216500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data  13374311998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker   1464028363                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     41787000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data  13454963991                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    119307804361                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data        65000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       718000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       141000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        69000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       275000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     14692500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     12419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     13992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     13443000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data     21185500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data     20240000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data     15949500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data     16089000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     128011000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker   1461970368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     67882000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data  13346866997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker   1464142856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     21072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data  13373936000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker   1488116857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     26942500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data  13403731999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker   1454348874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     28950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data  13406628998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker   1480702360                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     60415500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data  13422374497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker   1483255350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     65438500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data  13487245497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker   1471447356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     53216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data  13390261498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker   1464028363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     41787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data  13471052991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     119435815361                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker   1461970368                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     67882000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data  13346866997                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker   1464142856                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     21072500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data  13373936000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker   1488116857                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     26942500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data  13403731999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker   1454348874                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     28950000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data  13406628998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker   1480702360                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     60415500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data  13422374497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker   1483255350                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     65438500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data  13487245497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker   1471447356                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     53216500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data  13390261498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker   1464028363                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     41787000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data  13471052991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    119435815361                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       310250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       146974                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       310412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          945                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       147444                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker       311836                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data       147849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       311105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       146979                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker       312239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst         1431                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data       148315                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker       312794                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         1465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       148317                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker       311090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst         1370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data       147323                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker       311692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst         1692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data       147998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3682107                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10448                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10448                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          210                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data          386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          391                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data          271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data          220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data          294                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2424                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       310250                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          874                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       147184                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       310412                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          945                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       147830                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker       311836                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          873                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data       148240                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       311105                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          815                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       147224                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker       312239                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst         1431                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data       148586                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker       312794                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         1465                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       148724                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker       311090                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst         1370                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data       147543                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker       311692                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst         1692                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data       148292                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3684531                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       310250                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          874                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       147184                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       310412                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          945                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       147830                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker       311836                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          873                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data       148240                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       311105                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          815                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       147224                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker       312239                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst         1431                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data       148586                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker       312794                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         1465                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       148724                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker       311090                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst         1370                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data       147543                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker       311692                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst         1692                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data       148292                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3684531                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.033892                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.584668                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.660321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.034148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.659199                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.034441                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.245132                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.659200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.033722                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.276074                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.663081                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.034253                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.322851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.658079                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.034176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.336519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.660909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.034061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.294891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.661336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.033973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.190898                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.661455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.235691                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.384615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.384615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.300000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.487179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.422018                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.125000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.209302                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.476190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.235751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.240409                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.367347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.535055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.329238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.468182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.384354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.358911                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.033892                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.584668                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.660058                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.034148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.658094                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.034441                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.245132                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.658095                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.033722                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.276074                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.662589                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.034253                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.322851                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.657855                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.034176                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.336519                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.660001                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.034061                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.294891                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.661048                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.033973                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.190898                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.660906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.235772                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.033892                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.584668                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.660058                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.034148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.658094                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.034441                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.245132                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.658095                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.033722                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.276074                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.662589                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.034253                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.322851                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.657855                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.034176                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.336519                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.660001                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.034061                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.294891                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.661048                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.033973                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.190898                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.660906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.235772                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 139036.649358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 132841.487280                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 137374.286419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 138126.684528                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 120414.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 137471.238232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 138558.366574                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 125899.532710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 137384.206142                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 138628.240778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 128666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 137423.798705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 138448.093502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 130769.480519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 137303.043933                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 138751.669785                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 132735.294118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 137384.778187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 138868.191393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 131724.009901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 137270.984276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 138259.359996                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129371.517028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 137444.215080                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 137476.728845                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data        43500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data        39100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data        32750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data        39300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 21666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 21666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15608.695652                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data        32500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data        70500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data        69000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 30555.555556                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data       146925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 136472.527473                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 148856.382979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 149366.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 146106.896552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 151044.776119                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 154849.514563                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 142380.530973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 147139.080460                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 139036.649358                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 132841.487280                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 137384.117313                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 138126.684528                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 120414.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 137470.304052                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 138558.366574                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 125899.532710                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 137395.260148                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 138628.240778                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 128666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 137434.817353                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 138448.093502                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 130769.480519                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 137316.103624                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 138751.669785                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 132735.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 137403.426078                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 138868.191393                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 131724.009901                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 137289.548132                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 138259.359996                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129371.517028                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 137449.906547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137486.405545                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 139036.649358                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 132841.487280                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 137384.117313                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 138126.684528                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 120414.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 137470.304052                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 138558.366574                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 125899.532710                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 137395.260148                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 138628.240778                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 128666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 137434.817353                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 138448.093502                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 130769.480519                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 137316.103624                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 138751.669785                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 132735.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 137403.426078                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 138868.191393                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 131724.009901                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 137289.548132                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 138259.359996                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129371.517028                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 137449.906547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137486.405545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8741                       # number of writebacks
system.l2.writebacks::total                      8741                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data           51                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           70                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          101                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data           82                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           81                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data           89                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           88                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data           48                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data           60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker           20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst           96                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst           94                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data           78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1393                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data           51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           70                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data           82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data           89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data           48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data           60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker           20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst           96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst           94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1393                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data           51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           70                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data           82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data           89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data           48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data           60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker           20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst           96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst           94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1393                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker        10494                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data        96999                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker        10578                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data        97137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker        10724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        97380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker        10468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          144                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data        97370                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker        10673                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          374                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data        97555                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker        10671                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        97964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker        10576                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          308                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data        97363                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker        10562                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          229                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data        97816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           866447                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          100                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           90                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data          145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data          134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data          103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data          113                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            870                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker        10494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        97099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker        10578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        97228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker        10724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        97474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker        10468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        97460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker        10673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        97700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker        10671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        98098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker        10576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data        97466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker        10562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data        97929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            867317                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker        10494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        97099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker        10578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        97228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker        10724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        97474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker        10468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        97460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker        10673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        97700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker        10671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        98098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker        10576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data        97466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker        10562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data        97929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           867317                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker   1344359868                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     55372500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data  12259196497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker   1345302856                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     12959500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data  12286416000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker   1368336357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     13883000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data  12308646999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker   1336423874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     17943500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data  12312357998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker   1361030360                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     47181000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data  12322808997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker   1363918350                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     51947000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data  12382937998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker   1352976357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     39852500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data  12295590999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker   1344823863                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     28378500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data  12369625991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 109622270864                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       109000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       272000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       162500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data       339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data      1038000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2517500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data       108000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data        58000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data       116500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       510500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     13592500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     11418000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     12958500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     12453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data     19590500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data     18766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data     14816500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data     14846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    118441000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker   1344359868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     55372500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data  12272788997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker   1345302856                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     12959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data  12297834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker   1368336357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     13883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data  12321605499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker   1336423874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     17943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data  12324810998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker   1361030360                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     47181000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data  12342399497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker   1363918350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     51947000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data  12401703998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker   1352976357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     39852500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data  12310407499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker   1344823863                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     28378500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data  12384471991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 109740711864                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker   1344359868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     55372500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data  12272788997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker   1345302856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     12959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data  12297834000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker   1368336357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     13883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data  12321605499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker   1336423874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     17943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data  12324810998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker   1361030360                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     47181000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data  12342399497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker   1363918350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     51947000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data  12401703998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker   1352976357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     39852500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data  12310407499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker   1344823863                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     28378500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data  12384471991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 109740711864                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       206000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       250500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       235500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       229500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       300000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       264000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data       303500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data       541500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      2330500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       117000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       116500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data       140000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data       140500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data       230500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1024500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       323000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       350500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       352000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       309500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       440000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       364000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data       444000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       772000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      3355000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.033824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.501144                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.659974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.034077                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.658806                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.034390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.129439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.658645                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.033648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.176687                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.662476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.034182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.261356                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.657755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.034115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.277133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.660504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.033997                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.224818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.660881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.033886                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.135343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.660928                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.235313                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.384615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.384615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.300000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.487179                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.422018                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.125000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.209302                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.476190                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.235751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.240409                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.367347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.535055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.329238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.468182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.384354                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358911                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.033824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.501144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.659712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.034077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.657701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.034390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.129439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.657542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.033648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.176687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.661984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.034182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.261356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.657532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.034115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.277133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.659598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.033997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.224818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.660594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.033886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.135343                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.660380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235394                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.033824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.501144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.659712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.034077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.657701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.034390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.129439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.657542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.033648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.176687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.661984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.034182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.261356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.657532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.034115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.277133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.659598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.033997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.224818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.660594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.033886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.135343                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.660380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235394                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 128107.477416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 126421.232877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 126384.771977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 127179.320855                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 123423.809524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 126485.438093                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 127595.706546                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 122858.407080                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 126398.100216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 127667.546236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 124607.638889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 126449.193776                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 127520.880727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 126152.406417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 126316.529107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 127815.420298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 127948.275862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 126402.943918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 127928.929368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 129391.233766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 126286.073755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 127326.629710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 123923.580786                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 126458.104921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 126519.303390                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data        54500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54400                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data        56500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54631.578947                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54728.260870                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data        54000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data        59500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data        58000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data        58250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 56722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data       135925                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 125472.527473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 137856.382979                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 138366.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 135106.896552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 140044.776119                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 143849.514563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 131380.530973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136139.080460                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 128107.477416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 126421.232877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 126394.597236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 127179.320855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 123423.809524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 126484.490065                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 127595.706546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 122858.407080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 126409.150122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 127667.546236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 124607.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 126460.199036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 127520.880727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 126152.406417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 126329.575200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 127815.420298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 127948.275862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 126421.578401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 127928.929368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 129391.233766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 126304.634426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 127326.629710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 123923.580786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 126463.784895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126528.952925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 128107.477416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 126421.232877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 126394.597236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 127179.320855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 123423.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 126484.490065                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 127595.706546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 122858.407080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 126409.150122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 127667.546236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 124607.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 126460.199036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 127520.880727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 126152.406417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 126329.575200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 127815.420298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 127948.275862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 126421.578401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 127928.929368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 129391.233766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 126304.634426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 127326.629710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 123923.580786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 126463.784895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 126528.952925                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                      17666                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss              21                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples       216831                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271       216831    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total        216831                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2185                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2185    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2185                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     1690036540.803898                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean    1658438892.694251                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    202904684.731350                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-1.34218e+08            8      0.24%      0.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.68435e+08           23      0.70%      0.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-4.02653e+08            4      0.12%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-5.36871e+08            4      0.12%      1.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.71089e+08            3      0.09%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-8.05306e+08            5      0.15%      1.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.21%      1.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.07374e+09            6      0.18%      1.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.20796e+09            7      0.21%      2.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.34218e+09            8      0.24%      2.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+09-1.4764e+09           31      0.94%      3.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.4764e+09-1.61061e+09          331     10.08%     13.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.61061e+09-1.74483e+09         1693     51.55%     64.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.74483e+09-1.87905e+09         1045     31.82%     96.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.87905e+09-2.01327e+09          109      3.32%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        1689754548.354488      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  55508736                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    17025091.352010                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   30823881.685182                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         2871     87.42%     87.42% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          259      7.89%     95.31% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08           73      2.22%     97.53% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08           42      1.28%     98.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08            9      0.27%     99.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08            9      0.27%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.37%     99.73% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            5      0.15%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       17027609.927338      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 559360                       # Number of bytes written
system.Lmon0.readLatencyHist::samples          216831                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       102434.261706                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      100647.841970                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      23602.564526                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           19      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303       181784     83.84%     83.85% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071        17272      7.97%     91.81% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839         9175      4.23%     96.04% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607         5326      2.46%     98.50% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375         2061      0.95%     99.45% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143          934      0.43%     99.88% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911          160      0.07%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679           74      0.03%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            8      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            5      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            5      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            2      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total            216831                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples              216831                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           151499.578012                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          84317.962289                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    7      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                4      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000              31      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000              62      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000             156      0.07%      0.12% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000             269      0.12%      0.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000             577      0.27%      0.51% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000             693      0.32%      0.83% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000            1030      0.48%      1.30% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000            1491      0.69%      1.99% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000            1788      0.82%      2.82% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000            1906      0.88%      3.70% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000            2862      1.32%      5.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000            3015      1.39%      6.41% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000            3222      1.49%      7.89% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000            4036      1.86%      9.75% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000            4601      2.12%     11.88% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000            4204      1.94%     13.81% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000            5853      2.70%     16.51% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000           5905      2.72%     19.24% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows            175119     80.76%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          11750000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                216831                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2185                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         15029192.677346                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        21351624.526834                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             2      0.09%      0.23% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.05%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.27% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.05%      0.32% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2178     99.68%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           46000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       220106000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2185                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                219016                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             149988.151551                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            83052.070852                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      7      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  4      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                31      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                64      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000               159      0.07%      0.12% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000               278      0.13%      0.25% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000               585      0.27%      0.52% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000               702      0.32%      0.84% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000              1061      0.48%      1.32% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000              1531      0.70%      2.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000              1834      0.84%      2.86% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000              1963      0.90%      3.75% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000              2944      1.34%      5.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000              3080      1.41%      6.50% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000              3329      1.52%      8.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000              4190      1.91%      9.94% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000              4682      2.14%     12.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000              4324      1.97%     14.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000              6063      2.77%     16.82% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000             6061      2.77%     19.58% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows              176124     80.42%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            11750000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                  219016                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.669915                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.545295                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             1209     36.81%     36.81% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1             1950     59.38%     96.19% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2              125      3.81%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3284                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3284    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3284                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            66.017052                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean           64.782681                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            7.921659                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-3                     4      0.12%      0.12% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-7                    10      0.30%      0.43% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-11                   18      0.55%      0.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-15                   3      0.09%      1.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-19                   4      0.12%      1.19% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-23                   3      0.09%      1.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-27                   0      0.00%      1.28% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-31                   5      0.15%      1.43% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-35                   3      0.09%      1.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-39                   9      0.27%      1.80% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::40-43                   3      0.09%      1.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::44-47                   6      0.18%      2.07% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::48-51                   6      0.18%      2.25% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::52-55                  14      0.43%      2.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::56-59                  79      2.41%      5.09% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::60-63                 442     13.46%     18.54% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::64-67                1191     36.27%     54.81% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::68-71                1143     34.81%     89.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::72-75                 317      9.65%     99.27% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::76-79                  24      0.73%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3284                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3284                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.665043                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.204058                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1929     58.74%     58.74% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                    942     28.68%     87.42% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    259      7.89%     95.31% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     73      2.22%     97.53% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     23      0.70%     98.23% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     19      0.58%     98.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      9      0.27%     99.09% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      9      0.27%     99.36% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      5      0.15%     99.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      7      0.21%     99.73% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     5      0.15%     99.88% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3284                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples       216809                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271       216809    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total        216809                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2203                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2203    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2203                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     1689857247.259439                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    203019574.205706                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-1.34218e+08            9      0.27%      0.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.68435e+08           21      0.64%      0.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-4.02653e+08            6      0.18%      1.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-5.36871e+08            2      0.06%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.71089e+08            4      0.12%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-8.05306e+08            4      0.12%      1.40% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-9.39524e+08            9      0.27%      1.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.07374e+09            7      0.21%      1.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.20796e+09            6      0.18%      2.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.34218e+09            6      0.18%      2.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+09-1.4764e+09           36      1.10%      3.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.4764e+09-1.61061e+09          318      9.68%     13.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.61061e+09-1.74483e+09         1739     52.95%     65.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.74483e+09-1.87905e+09         1002     30.51%     96.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.87905e+09-2.01327e+09          113      3.44%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+09-2.14748e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        1689583103.311742      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  55503104                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    17173203.410475                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   31779273.211935                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         1936     58.95%     58.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07          935     28.47%     87.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     87.42% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          264      8.04%     95.46% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           64      1.95%     97.41% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.41% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           18      0.55%     97.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           19      0.58%     98.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           14      0.43%     98.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           13      0.40%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.18%     99.54% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.09%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            4      0.12%     99.76% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            6      0.18%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       17167883.144130      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 563968                       # Number of bytes written
system.Lmon1.readLatencyHist::samples          216809                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       102532.027268                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      100714.257036                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      23838.239451                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535           28      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303       181508     83.72%     83.73% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071        17284      7.97%     91.70% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839         9265      4.27%     95.98% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607         5448      2.51%     98.49% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375         2041      0.94%     99.43% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143          961      0.44%     99.87% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911          163      0.08%     99.95% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           74      0.03%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447           17      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            5      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            3      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            4      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total            216809                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples              216809                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           152269.462984                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          362177.373811                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000               12      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000              14      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000              70      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000             174      0.08%      0.13% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000             276      0.13%      0.26% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000             527      0.24%      0.50% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000             732      0.34%      0.84% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000             981      0.45%      1.29% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000            1431      0.66%      1.95% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000            1727      0.80%      2.75% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000            1936      0.89%      3.64% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000            2867      1.32%      4.96% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000            3011      1.39%      6.35% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000            3196      1.47%      7.82% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000            4132      1.91%      9.73% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000            4581      2.11%     11.84% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000            4406      2.03%     13.87% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000            5844      2.70%     16.57% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000           5995      2.77%     19.34% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows            174888     80.66%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         163955000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                216809                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2203                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         14895463.912846                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        20683968.749838                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.09% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             2      0.09%      0.18% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             3      0.14%      0.32% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             5      0.23%      0.54% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             3      0.14%      0.68% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.68% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             1      0.05%      0.73% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            4      0.18%      0.91% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2183     99.09%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           25000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       232205000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2203                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                219012                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             149991.105510                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            82674.675979                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                 12      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                14      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                72      0.03%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000               181      0.08%      0.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000               282      0.13%      0.26% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000               533      0.24%      0.50% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000               746      0.34%      0.84% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000              1013      0.46%      1.31% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000              1472      0.67%      1.98% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000              1779      0.81%      2.79% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000              1997      0.91%      3.70% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000              2951      1.35%      5.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000              3076      1.40%      6.45% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000              3303      1.51%      7.96% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000              4300      1.96%      9.93% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000              4676      2.14%     12.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000              4537      2.07%     14.13% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000              6033      2.75%     16.89% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000             6143      2.80%     19.69% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows              175883     80.31%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value             9853000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                  219012                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.678745                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.549160                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             1192     36.30%     36.30% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1             1955     59.53%     95.83% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2              137      4.17%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3284                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3284    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3284                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            66.010049                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            7.947756                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-7                    13      0.40%      0.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-15                   23      0.70%      1.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-23                   6      0.18%      1.28% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-31                   5      0.15%      1.43% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-39                  12      0.37%      1.80% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::40-47                   8      0.24%      2.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::48-55                  17      0.52%      2.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::56-63                 520     15.83%     18.39% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::64-71                2326     70.83%     89.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::72-79                 352     10.72%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::80-87                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::88-95                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::96-103                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3284                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3284                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.670828                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.241378                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1936     58.95%     58.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                    935     28.47%     87.42% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    264      8.04%     95.46% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     64      1.95%     97.41% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     18      0.55%     97.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     19      0.58%     98.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     14      0.43%     98.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     13      0.40%     99.36% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      6      0.18%     99.54% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      3      0.09%     99.63% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     4      0.12%     99.76% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     6      0.18%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3284                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples       216814                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271       216814    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total        216814                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2201                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2201    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2201                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     1689888428.745432                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    203058859.137515                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-1.34218e+08            7      0.21%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.68435e+08           23      0.70%      0.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-4.02653e+08            5      0.15%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-5.36871e+08            3      0.09%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.71089e+08            5      0.15%      1.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-8.05306e+08            4      0.12%      1.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.21%      1.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.07374e+09            6      0.18%      1.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.20796e+09            9      0.27%      2.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.34218e+09            5      0.15%      2.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+09-1.4764e+09           31      0.94%      3.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.4764e+09-1.61061e+09          333     10.14%     13.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.61061e+09-1.74483e+09         1727     52.59%     65.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.74483e+09-1.87905e+09         1016     30.94%     96.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.87905e+09-2.01327e+09          101      3.08%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+09-2.14748e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        1689622068.094184      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  55504384                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    17157612.667479                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   30479693.482685                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         2860     87.09%     87.09% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          276      8.40%     95.49% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08           65      1.98%     97.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08           38      1.16%     98.63% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           16      0.49%     99.12% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           13      0.40%     99.51% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           10      0.30%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.06%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       17152297.231153      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 563456                       # Number of bytes written
system.Lmon2.readLatencyHist::samples          216814                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       102459.170994                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      100660.074789                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      23734.583441                       # Read request-response latency
system.Lmon2.readLatencyHist::0-65535              27      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-131071       198987     91.78%     91.79% # Read request-response latency
system.Lmon2.readLatencyHist::131072-196607        14518      6.70%     98.49% # Read request-response latency
system.Lmon2.readLatencyHist::196608-262143         3063      1.41%     99.90% # Read request-response latency
system.Lmon2.readLatencyHist::262144-327679          180      0.08%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::327680-393215           24      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-458751            5      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-524287            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-589823            2      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-655359            5      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::655360-720895            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::720896-786431            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total            216814                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples              216814                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           152265.831542                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          363021.510464                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                   11      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                7      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000              23      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000              90      0.04%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000             157      0.07%      0.13% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000             285      0.13%      0.26% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000             557      0.26%      0.52% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000             757      0.35%      0.87% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000             998      0.46%      1.33% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000            1420      0.65%      1.99% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000            1736      0.80%      2.79% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000            1884      0.87%      3.66% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000            2912      1.34%      5.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000            3000      1.38%      6.38% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000            3229      1.49%      7.87% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000            4141      1.91%      9.78% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000            4475      2.06%     11.85% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000            4391      2.03%     13.87% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000            5768      2.66%     16.53% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000           5944      2.74%     19.27% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows            175029     80.73%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         164352000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                216814                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2201                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         15023337.573830                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        21189780.086509                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             2      0.09%      0.09% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             2      0.09%      0.23% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.23% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             2      0.09%      0.32% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             2      0.09%      0.41% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.41% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             2      0.09%      0.50% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             1      0.05%      0.55% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.05%      0.59% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            5      0.23%      0.82% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2183     99.18%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           49000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       358844000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2201                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                219015                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             150735.629980                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            361007.285271                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                     11      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  7      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                23      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                93      0.04%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000               161      0.07%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000               295      0.13%      0.27% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000               569      0.26%      0.53% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000               764      0.35%      0.88% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000              1024      0.47%      1.35% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000              1461      0.67%      2.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000              1781      0.81%      2.83% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000              1963      0.90%      3.72% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000              2985      1.36%      5.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000              3072      1.40%      6.49% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000              3348      1.53%      8.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000              4290      1.96%      9.98% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000              4556      2.08%     12.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000              4516      2.06%     14.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000              5956      2.72%     16.84% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000             6121      2.79%     19.63% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows              176019     80.37%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           164352000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                  219015                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.680268                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.551431                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             1192     36.30%     36.30% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1             1950     59.38%     95.68% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2              142      4.32%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3284                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3284    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3284                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            66.011571                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            7.932620                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-7                    13      0.40%      0.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-15                   22      0.67%      1.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-23                   7      0.21%      1.28% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-31                   5      0.15%      1.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-39                  12      0.37%      1.80% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::40-47                   7      0.21%      2.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::48-55                  19      0.58%      2.59% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::56-63                 528     16.08%     18.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::64-71                2315     70.49%     89.16% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::72-79                 355     10.81%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::80-87                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::88-95                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::96-103                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3284                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3284                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.670219                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.190613                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1912     58.22%     58.22% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                    948     28.87%     87.09% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    276      8.40%     95.49% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     65      1.98%     97.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     25      0.76%     98.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     13      0.40%     98.63% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     16      0.49%     99.12% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     13      0.40%     99.51% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      7      0.21%     99.73% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      3      0.09%     99.82% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.06%     99.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3284                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples       216860                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271       216860    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total        216860                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2153                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean    255.881561                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   255.341505                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev     5.495639                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             1      0.05%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.05% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2152     99.95%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2153                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     1690254811.205846                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean    1657603051.724066                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    203032937.833394                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-1.34218e+08            9      0.27%      0.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.68435e+08           22      0.67%      0.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-4.02653e+08            4      0.12%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-5.36871e+08            3      0.09%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.71089e+08            4      0.12%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.18%      1.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-9.39524e+08            7      0.21%      1.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.07374e+09            5      0.15%      1.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.20796e+09            8      0.24%      2.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.34218e+09            7      0.21%      2.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+09-1.4764e+09           28      0.85%      3.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.4764e+09-1.61061e+09          336     10.23%     13.37% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.61061e+09-1.74483e+09         1708     52.01%     65.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.74483e+09-1.87905e+09         1019     31.03%     96.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.87905e+09-2.01327e+09          116      3.53%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+09-2.14748e+09            2      0.06%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        1689980544.092654      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  55516160                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    16775639.464068                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   30037516.855960                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         1944     59.20%     59.20% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07          940     28.62%     87.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     87.82% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          243      7.40%     95.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           68      2.07%     97.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     97.29% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           28      0.85%     98.14% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           20      0.61%     98.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           15      0.46%     99.21% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            9      0.27%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.48% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            5      0.15%     99.63% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            7      0.21%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            3      0.09%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3284                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       16770472.804454      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 550913                       # Number of bytes written
system.Lmon3.readLatencyHist::samples          216860                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       102452.234160                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      100663.215633                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      23641.739121                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           22      0.01%      0.01% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303       181686     83.78%     83.79% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071        17257      7.96%     91.75% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         9385      4.33%     96.08% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         5278      2.43%     98.51% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375         2065      0.95%     99.46% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143          907      0.42%     99.88% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911          161      0.07%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           69      0.03%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447           12      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            2      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            4      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            3      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            5      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total            216860                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples              216860                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           151479.276953                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          86048.285910                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    9      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                3      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000              21      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000              78      0.04%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000             167      0.08%      0.13% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000             320      0.15%      0.28% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000             569      0.26%      0.54% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000             765      0.35%      0.89% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000             977      0.45%      1.34% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000            1414      0.65%      1.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000            1711      0.79%      2.78% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000            1944      0.90%      3.68% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000            2850      1.31%      4.99% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000            2962      1.37%      6.36% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000            3217      1.48%      7.84% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000            4074      1.88%      9.72% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000            4537      2.09%     11.81% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000            4452      2.05%     13.87% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000            5843      2.69%     16.56% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000           5944      2.74%     19.30% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows            175003     80.70%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          13140000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                216860                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2153                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         15458986.994891                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        22677540.534708                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             1      0.05%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             1      0.05%      0.09% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.05%      0.14% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.14% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.05%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.19% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             2      0.09%      0.28% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             2      0.09%      0.37% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.05%      0.42% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             5      0.23%      0.65% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            1      0.05%      0.70% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2138     99.30%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           39000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       443428000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2153                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                219013                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             149993.246976                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            84761.357859                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      9      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  3      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                21      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                82      0.04%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000               170      0.08%      0.13% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000               327      0.15%      0.28% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000               589      0.27%      0.55% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000               779      0.36%      0.90% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000              1000      0.46%      1.36% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000              1446      0.66%      2.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000              1756      0.80%      2.82% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000              1990      0.91%      3.73% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000              2938      1.34%      5.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000              3034      1.39%      6.46% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000              3312      1.51%      7.97% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000              4222      1.93%      9.90% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000              4625      2.11%     12.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000              4579      2.09%     14.10% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000              6026      2.75%     16.85% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000             6106      2.79%     19.64% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows              175999     80.36%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            13140000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                  219013                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.679354                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.549516                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             1191     36.27%     36.27% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1             1955     59.53%     95.80% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2              138      4.20%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3284                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3284    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3284                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            66.025579                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean           64.752990                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            7.926864                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-7                    14      0.43%      0.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-15                   21      0.64%      1.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-23                   7      0.21%      1.28% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-31                   5      0.15%      1.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-39                  12      0.37%      1.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::40-47                   9      0.27%      2.07% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::48-55                  15      0.46%      2.53% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::56-63                 513     15.62%     18.15% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::64-71                2335     71.10%     89.25% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::72-79                 352     10.72%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::80-87                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::88-95                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::96-103                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3284                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3284                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.655298                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.173341                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1944     59.20%     59.20% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                    940     28.62%     87.82% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    243      7.40%     95.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     68      2.07%     97.29% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     28      0.85%     98.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     20      0.61%     98.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     15      0.46%     99.21% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      9      0.27%     99.48% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      5      0.15%     99.63% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      7      0.21%     99.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     3      0.09%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3284                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       867315                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       867315    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         867315                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         8742                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.970830                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.837667                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.727312                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         8741     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          8742                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      6760044823.386113                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     6632951806.533562                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     807626246.353462                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-5.36871e+08            7      0.21%      0.21% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-1.07374e+09           23      0.70%      0.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.61061e+09            5      0.15%      1.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-2.14748e+09            3      0.09%      1.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.68435e+09            4      0.12%      1.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-3.22123e+09            5      0.15%      1.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.7581e+09            7      0.21%      1.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.29497e+09            6      0.18%      1.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.83184e+09            8      0.24%      2.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.36871e+09            6      0.18%      2.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+09-5.90558e+09           28      0.85%      3.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.90558e+09-6.44245e+09          377     11.48%     14.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.44245e+09-6.97932e+09         1542     46.95%     61.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.97932e+09-7.51619e+09         1150     35.02%     96.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::7.51619e+09-8.05306e+09          113      3.44%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+09-8.58993e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.58993e+09-9.12681e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.12681e+09-9.66368e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.66368e+09-1.02005e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.02005e+10-1.07374e+10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         6758940263.853068      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                  222032384                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3284                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     68131546.894032                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    100140494.866337                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         2142     65.23%     65.23% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          918     27.95%     93.18% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           91      2.77%     95.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           28      0.85%     96.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           23      0.70%     97.50% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            7      0.21%     97.72% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           11      0.33%     98.05% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            9      0.27%     98.33% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08           14      0.43%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08           15      0.46%     99.21% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08           11      0.33%     99.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08           11      0.33%     99.88% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            3      0.09%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3284                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        68118263.107075      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2237697                       # Number of bytes written
system.Hmon.readLatencyHist::samples           867314                       # Read request-response latency
system.Hmon.readLatencyHist::mean        116499.232689                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       114293.386240                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       27073.893663                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535               90      0.01%      0.01% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071       750661     86.55%     86.56% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607        92667     10.68%     97.24% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143        20016      2.31%     99.55% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679         3644      0.42%     99.97% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215          170      0.02%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751           22      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287           17      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823           17      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359            9      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             867314                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               867315                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            37875.715282                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           39352.060085                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 88776     10.24%     10.24% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000             79766      9.20%     19.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000            74116      8.55%     27.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000            99456     11.47%     39.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000            58288      6.72%     46.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000            69426      8.00%     54.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000            52433      6.05%     60.22% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000            40785      4.70%     64.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000            39056      4.50%     69.42% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000            33542      3.87%     73.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000            28843      3.33%     76.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000            24187      2.79%     79.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000            26972      3.11%     82.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000            18845      2.17%     84.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000            17375      2.00%     86.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000            16084      1.85%     88.54% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000            13770      1.59%     90.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000            11303      1.30%     91.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000            11688      1.35%     92.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            9458      1.09%     93.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              53146      6.13%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            5136500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 867315                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               8742                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          3757741.592313                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         5087693.188352                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            119      1.36%      1.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              7      0.08%      1.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             20      0.23%      1.67% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             60      0.69%      2.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             19      0.22%      2.57% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             16      0.18%      2.76% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             40      0.46%      3.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             19      0.22%      3.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             22      0.25%      3.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             17      0.19%      3.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             35      0.40%      4.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             25      0.29%      4.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             20      0.23%      4.79% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             33      0.38%      5.17% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             12      0.14%      5.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             25      0.29%      5.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            26      0.30%      5.89% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             8227     94.11%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         67478000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 8742                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 876057                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              37497.762132                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             38997.915015                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   90065     10.28%     10.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000               80523      9.19%     19.47% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000              74787      8.54%     28.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000             103392     11.80%     39.81% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000              59070      6.74%     46.55% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000              70397      8.04%     54.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000              52909      6.04%     60.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000              41140      4.70%     65.32% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000              39423      4.50%     69.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000              33928      3.87%     73.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              29015      3.31%     77.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000              24425      2.79%     79.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000              27061      3.09%     82.89% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000              18775      2.14%     85.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              17393      1.99%     87.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000              16147      1.84%     88.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000              13633      1.56%     90.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000              11177      1.28%     91.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000              11669      1.33%     93.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              9310      1.06%     94.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                51818      5.91%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              5136500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   876057                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3284                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       3.078867                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      1.447063                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0               101      3.08%      3.08% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               338     10.29%     13.37% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               719     21.89%     35.26% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3               899     27.38%     62.64% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4               702     21.38%     84.01% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5               359     10.93%     94.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6               132      4.02%     98.96% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                29      0.88%     99.85% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 5      0.15%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3284                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3284                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3284    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3284                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3284                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean            264.064251                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean           259.102643                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev            31.562553                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-15                     6      0.18%      0.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-31                   10      0.30%      0.49% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-47                   17      0.52%      1.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-63                    2      0.06%      1.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-79                    3      0.09%      1.16% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-95                    4      0.12%      1.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-111                   0      0.00%      1.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-127                  6      0.18%      1.46% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-143                  5      0.15%      1.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-159                  6      0.18%      1.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::160-175                  3      0.09%      1.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::176-191                  6      0.18%      2.07% # Histogram of read transactions per sample period
system.Hmon.readTransHist::192-207                  7      0.21%      2.28% # Histogram of read transactions per sample period
system.Hmon.readTransHist::208-223                 10      0.30%      2.59% # Histogram of read transactions per sample period
system.Hmon.readTransHist::224-239                 96      2.92%      5.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::240-255                490     14.92%     20.43% # Histogram of read transactions per sample period
system.Hmon.readTransHist::256-271               1261     38.40%     58.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::272-287               1078     32.83%     91.66% # Histogram of read transactions per sample period
system.Hmon.readTransHist::288-303                259      7.89%     99.54% # Histogram of read transactions per sample period
system.Hmon.readTransHist::304-319                 15      0.46%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3284                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3284                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             2.661389                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            3.911738                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  2650     80.69%     80.69% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                   501     15.26%     95.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                   39      1.19%     97.14% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                  19      0.58%     97.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                  16      0.49%     98.20% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  18      0.55%     98.75% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  18      0.55%     99.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                  19      0.58%     99.88% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.09%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3284                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     2918188                       # DTB read hits
system.cpu0.dtb.read_misses                    155143                       # DTB read misses
system.cpu0.dtb.write_hits                    1130928                       # DTB write hits
system.cpu0.dtb.write_misses                       18                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 3073331                       # DTB read accesses
system.cpu0.dtb.write_accesses                1130946                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          4049116                       # DTB hits
system.cpu0.dtb.misses                         155161                       # DTB misses
system.cpu0.dtb.accesses                      4204277                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                     8020491                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                 8020491                       # ITB inst accesses
system.cpu0.itb.hits                          8020491                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                      8020491                       # DTB accesses
system.cpu0.numCycles                        64284684                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    8005075                       # Number of instructions committed
system.cpu0.committedOps                      8032587                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              6587940                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                      14437                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts       673686                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     6587940                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           11828324                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           4272451                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            32481208                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            4122637                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      4049984                       # number of memory refs
system.cpu0.num_load_insts                    2918414                       # Number of load instructions
system.cpu0.num_store_insts                   1131570                       # Number of store instructions
system.cpu0.num_idle_cycles              1385619.064504                       # Number of idle cycles
system.cpu0.num_busy_cycles              62899064.935496                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.978446                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.021554                       # Percentage of idle cycles
system.cpu0.Branches                          1077979                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  3983399     49.58%     49.58% # Class of executed instruction
system.cpu0.op_class::IntMult                     184      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     49.59% # Class of executed instruction
system.cpu0.op_class::MemRead                 2918414     36.33%     85.91% # Class of executed instruction
system.cpu0.op_class::MemWrite                1131570     14.09%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   8033569                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              874                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8348704                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              874                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9552.292906                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16041856                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16041856                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst      8019617                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8019617                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst      8019617                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8019617                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst      8019617                       # number of overall hits
system.cpu0.icache.overall_hits::total        8019617                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::total          874                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     74805806                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     74805806                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     74805806                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     74805806                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     74805806                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     74805806                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst      8020491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8020491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst      8020491                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8020491                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst      8020491                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8020491                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000109                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000109                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 85590.167048                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85590.167048                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 85590.167048                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85590.167048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 85590.167048                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85590.167048                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          874                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          874                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          874                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     72971194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     72971194                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     72971194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     72971194                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     72971194                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     72971194                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 83491.068650                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83491.068650                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 83491.068650                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83491.068650                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 83491.068650                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83491.068650                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry                65                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements           147289                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.561956                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1592529                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           147289                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.812274                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   510.561956                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.997191                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997191                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          8245658                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         8245658                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      2769875                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2769875                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1129578                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1129578                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           58                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           58                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data          995                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          995                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data         1066                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1066                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      3899453                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3899453                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      3899511                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3899511                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       147135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       147135                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data          259                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           22                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data           93                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           93                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data           20                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       147394                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        147394                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       147416                       # number of overall misses
system.cpu0.dcache.overall_misses::total       147416                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  14310958102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14310958102                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data     17411983                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     17411983                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data      5661499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5661499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data       485500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       485500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  14328370085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14328370085                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  14328370085                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14328370085                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      2917010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2917010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1129837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1129837                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           80                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data         1088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1086                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      4046847                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4046847                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      4046927                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4046927                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.050440                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050440                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.275000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.275000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.085478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.085478                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.018416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018416                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.036422                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.036422                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.036427                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.036427                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 97264.132273                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97264.132273                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 67227.733591                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67227.733591                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 60876.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 60876.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data        24275                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        24275                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 97211.352463                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97211.352463                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 97196.844881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97196.844881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1073                       # number of writebacks
system.cpu0.dcache.writebacks::total             1073                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       147135                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       147135                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data          259                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           22                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       147394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       147394                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       147416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       147416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  14015501840                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14015501840                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data     16887995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     16887995                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      2479001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2479001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data      3040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3040500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data       445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       445500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  14032389835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14032389835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  14034868836                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14034868836                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       329992                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       329992                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       201000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       201000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       530992                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       530992                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.050440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050440                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.275000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.275000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.065257                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.065257                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.018416                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018416                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.036422                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.036422                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.036427                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036427                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 95256.069868                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95256.069868                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 65204.613900                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65204.613900                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 112681.863636                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 112681.863636                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 42823.943662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42823.943662                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data        22275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        22275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 95203.263600                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95203.263600                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 95205.872063                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95205.872063                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              6613                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     2944835                       # DTB read hits
system.cpu1.dtb.read_misses                    155224                       # DTB read misses
system.cpu1.dtb.write_hits                    1141838                       # DTB write hits
system.cpu1.dtb.write_misses                       18                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 3100059                       # DTB read accesses
system.cpu1.dtb.write_accesses                1141856                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          4086673                       # DTB hits
system.cpu1.dtb.misses                         155242                       # DTB misses
system.cpu1.dtb.accesses                      4241915                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     8089717                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 8089717                       # ITB inst accesses
system.cpu1.itb.hits                          8089717                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                      8089717                       # DTB accesses
system.cpu1.numCycles                        64508075                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    8073871                       # Number of instructions committed
system.cpu1.committedOps                      8101464                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              6644971                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                      14391                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       678746                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     6644971                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           11936900                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           4310011                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            32766389                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            4154205                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      4087517                       # number of memory refs
system.cpu1.num_load_insts                    2945063                       # Number of load instructions
system.cpu1.num_store_insts                   1142454                       # Number of store instructions
system.cpu1.num_idle_cycles              1172053.380846                       # Number of idle cycles
system.cpu1.num_busy_cycles              63336021.619154                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.981831                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.018169                       # Percentage of idle cycles
system.cpu1.Branches                          1087004                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  4014748     49.55%     49.55% # Class of executed instruction
system.cpu1.op_class::IntMult                     167      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     49.55% # Class of executed instruction
system.cpu1.op_class::MemRead                 2945063     36.35%     85.90% # Class of executed instruction
system.cpu1.op_class::MemWrite                1142454     14.10%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   8102434                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              945                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8396556                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              945                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8885.244444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16180379                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16180379                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst      8088772                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8088772                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst      8088772                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8088772                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst      8088772                       # number of overall hits
system.cpu1.icache.overall_hits::total        8088772                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          945                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          945                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          945                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           945                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          945                       # number of overall misses
system.cpu1.icache.overall_misses::total          945                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     32653784                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     32653784                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     32653784                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     32653784                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     32653784                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     32653784                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst      8089717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8089717                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst      8089717                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8089717                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst      8089717                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8089717                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000117                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000117                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000117                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 34554.268783                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34554.268783                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 34554.268783                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34554.268783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 34554.268783                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34554.268783                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          945                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          945                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          945                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          945                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          945                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          945                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     30672216                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     30672216                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     30672216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     30672216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     30672216                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     30672216                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 32457.371429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32457.371429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 32457.371429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32457.371429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 32457.371429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32457.371429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                60                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements           147978                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          510.767831                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3617453                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           147978                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.445884                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   510.767831                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.997593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997593                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8321457                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8321457                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      2795874                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2795874                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1140184                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1140184                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           82                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           82                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data         1103                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         1135                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1135                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      3936058                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3936058                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      3936140                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3936140                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       147651                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147651                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data          466                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          466                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           31                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data           82                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data           47                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       148117                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        148117                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       148148                       # number of overall misses
system.cpu1.dcache.overall_misses::total       148148                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  14348122568                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14348122568                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data     18418494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     18418494                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data      3713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3713500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data      1175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1175500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  14366541062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14366541062                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  14366541062                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14366541062                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      2943525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2943525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1140650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1140650                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          113                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data         1185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data         1182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1182                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      4084175                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4084175                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      4084288                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4084288                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.050161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050161                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000409                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.274336                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.274336                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.069198                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069198                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.039763                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039763                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.036266                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.036266                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.036273                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.036273                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 97175.925446                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97175.925446                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 39524.665236                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39524.665236                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 45286.585366                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45286.585366                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 25010.638298                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25010.638298                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 96994.545272                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96994.545272                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 96974.249143                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96974.249143                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1293                       # number of writebacks
system.cpu1.dcache.writebacks::total             1293                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       147651                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       147651                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data          466                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          466                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           31                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data           47                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       148117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       148117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       148148                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       148148                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  14051579404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14051579404                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data     17483500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     17483500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      1023000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      1023000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data      2588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2588500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data      1081500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1081500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  14069062904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14069062904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  14070085904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14070085904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       400989                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       400989                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       187500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       187500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       588489                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       588489                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.050161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.274336                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.274336                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.044726                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.044726                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.039763                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.039763                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.036266                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036266                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.036273                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036273                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 95167.519380                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95167.519380                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 37518.240343                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37518.240343                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data        33000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        33000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 48839.622642                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48839.622642                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 23010.638298                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23010.638298                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 94986.145439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94986.145439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 94973.174825                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94973.174825                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              6545                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     2944473                       # DTB read hits
system.cpu2.dtb.read_misses                    155936                       # DTB read misses
system.cpu2.dtb.write_hits                    1141508                       # DTB write hits
system.cpu2.dtb.write_misses                       19                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 3100409                       # DTB read accesses
system.cpu2.dtb.write_accesses                1141527                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          4085981                       # DTB hits
system.cpu2.dtb.misses                         155955                       # DTB misses
system.cpu2.dtb.accesses                      4241936                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                     8087436                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                 8087436                       # ITB inst accesses
system.cpu2.itb.hits                          8087436                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                      8087436                       # DTB accesses
system.cpu2.numCycles                        64649850                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                    8071291                       # Number of instructions committed
system.cpu2.committedOps                      8098905                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses              6643780                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                      14495                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       678363                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                     6643780                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           11934619                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           4310161                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            32757365                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            4154360                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      4086802                       # number of memory refs
system.cpu2.num_load_insts                    2944679                       # Number of load instructions
system.cpu2.num_store_insts                   1142123                       # Number of store instructions
system.cpu2.num_idle_cycles              1033856.736530                       # Number of idle cycles
system.cpu2.num_busy_cycles              63615993.263470                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.984008                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.015992                       # Percentage of idle cycles
system.cpu2.Branches                          1086069                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  4012858     49.54%     49.54% # Class of executed instruction
system.cpu2.op_class::IntMult                     176      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     49.54% # Class of executed instruction
system.cpu2.op_class::MemRead                 2944679     36.35%     85.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                1142123     14.10%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                   8099838                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              873                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8374484                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              873                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9592.765178                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         16175745                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        16175745                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst      8086563                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8086563                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst      8086563                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8086563                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst      8086563                       # number of overall hits
system.cpu2.icache.overall_hits::total        8086563                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          873                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          873                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          873                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           873                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          873                       # number of overall misses
system.cpu2.icache.overall_misses::total          873                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     37093746                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37093746                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     37093746                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37093746                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     37093746                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37093746                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst      8087436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8087436                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst      8087436                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8087436                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst      8087436                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8087436                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000108                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000108                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 42489.972509                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42489.972509                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 42489.972509                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42489.972509                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 42489.972509                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42489.972509                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          873                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          873                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          873                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     35229254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35229254                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     35229254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35229254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     35229254                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35229254                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000108                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 40354.242841                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40354.242841                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 40354.242841                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40354.242841                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 40354.242841                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40354.242841                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                95                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements           148411                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.101241                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1139880                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           148411                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.680563                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   511.101241                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.998245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          8320507                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         8320507                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      2795127                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2795127                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1139865                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1139865                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           56                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           56                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data         1097                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1097                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data         1133                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1133                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      3934992                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3934992                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      3935048                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3935048                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       148075                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       148075                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          458                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           21                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           21                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           86                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           47                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       148533                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        148533                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       148554                       # number of overall misses
system.cpu2.dcache.overall_misses::total       148554                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  14380268483                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14380268483                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data     19533481                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     19533481                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      3148996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3148996                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data      1076000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1076000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  14399801964                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14399801964                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  14399801964                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14399801964                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      2943202                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2943202                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1140323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1140323                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data         1183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data         1180                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1180                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      4083525                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4083525                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      4083602                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4083602                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.050311                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050311                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.000402                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000402                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.272727                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.272727                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.072697                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.072697                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.039831                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.039831                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.036374                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036374                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.036378                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036378                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 97114.762674                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97114.762674                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 42649.521834                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42649.521834                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 36616.232558                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36616.232558                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 22893.617021                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 22893.617021                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 96946.819656                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 96946.819656                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 96933.114988                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96933.114988                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1324                       # number of writebacks
system.cpu2.dcache.writebacks::total             1324                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           20                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       148075                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       148075                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          458                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          458                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           21                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           21                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       148533                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       148533                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       148554                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       148554                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  14082856469                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  14082856469                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data     18607505                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     18607505                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       705501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       705501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data      2311499                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2311499                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       982000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       982000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  14101463974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  14101463974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  14102169475                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  14102169475                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       371492                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       371492                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       179000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       179000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       550492                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       550492                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.050311                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.050311                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.000402                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000402                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.055790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.055790                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.039831                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.039831                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.036374                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036374                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.036378                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036378                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 95106.239872                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95106.239872                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 40627.740175                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 40627.740175                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 33595.285714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 33595.285714                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 35022.712121                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35022.712121                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 20893.617021                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 20893.617021                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 94938.255970                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94938.255970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 94929.584360                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94929.584360                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry              6910                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     2942889                       # DTB read hits
system.cpu3.dtb.read_misses                    155574                       # DTB read misses
system.cpu3.dtb.write_hits                    1140762                       # DTB write hits
system.cpu3.dtb.write_misses                       17                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 3098463                       # DTB read accesses
system.cpu3.dtb.write_accesses                1140779                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          4083651                       # DTB hits
system.cpu3.dtb.misses                         155591                       # DTB misses
system.cpu3.dtb.accesses                      4239242                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                     8083821                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                 8083821                       # ITB inst accesses
system.cpu3.itb.hits                          8083821                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                      8083821                       # DTB accesses
system.cpu3.numCycles                        64519195                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                    8067890                       # Number of instructions committed
system.cpu3.committedOps                      8095466                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses              6640850                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                      14400                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts       678322                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                     6640850                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           11928435                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           4308140                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            32742798                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            4152842                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      4084468                       # number of memory refs
system.cpu3.num_load_insts                    2943088                       # Number of load instructions
system.cpu3.num_store_insts                   1141380                       # Number of store instructions
system.cpu3.num_idle_cycles              1163773.700845                       # Number of idle cycles
system.cpu3.num_busy_cycles              63355421.299155                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.981962                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.018038                       # Percentage of idle cycles
system.cpu3.Branches                          1085786                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  4011762     49.55%     49.55% # Class of executed instruction
system.cpu3.op_class::IntMult                     161      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     49.55% # Class of executed instruction
system.cpu3.op_class::MemRead                 2943088     36.35%     85.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                1141380     14.10%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                   8096393                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              815                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8350991                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         10246.614724                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16168457                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16168457                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst      8083006                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8083006                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst      8083006                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8083006                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst      8083006                       # number of overall hits
system.cpu3.icache.overall_hits::total        8083006                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          815                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          815                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          815                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           815                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          815                       # number of overall misses
system.cpu3.icache.overall_misses::total          815                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     38164299                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     38164299                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     38164299                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     38164299                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     38164299                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     38164299                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst      8083821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8083821                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst      8083821                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8083821                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst      8083821                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8083821                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000101                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000101                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 46827.360736                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46827.360736                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 46827.360736                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46827.360736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 46827.360736                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46827.360736                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          815                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          815                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          815                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     36440701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36440701                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     36440701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36440701                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     36440701                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36440701                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 44712.516564                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44712.516564                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 44712.516564                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44712.516564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 44712.516564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44712.516564                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                72                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements           147350                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.912024                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7226272                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           147350                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.041547                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   510.912024                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.997875                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997875                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          8314812                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         8314812                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      2794458                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2794458                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1139298                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1139298                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           51                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           51                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data         1076                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1076                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         1105                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1105                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      3933756                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3933756                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      3933807                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3933807                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       147183                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147183                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data          306                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           23                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data           87                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           87                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data           49                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       147489                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        147489                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       147512                       # number of overall misses
system.cpu3.dcache.overall_misses::total       147512                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  14370869565                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14370869565                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data     17390989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17390989                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data      3549496                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3549496                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data      1278500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1278500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  14388260554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14388260554                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  14388260554                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14388260554                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      2941641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2941641                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1139604                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1139604                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           74                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data         1163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data         1154                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1154                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      4081245                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4081245                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      4081319                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4081319                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.050034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050034                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.000269                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000269                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.310811                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.310811                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.074807                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.074807                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.042461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042461                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.036138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.036138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.036143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036143                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 97639.466277                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97639.466277                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 56833.297386                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56833.297386                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 40798.804598                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 40798.804598                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 26091.836735                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 26091.836735                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 97554.804453                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97554.804453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 97539.593755                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97539.593755                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1143                       # number of writebacks
system.cpu3.dcache.writebacks::total             1143                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       147183                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       147183                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data          306                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          306                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           67                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       147489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       147489                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       147512                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       147512                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  14075272365                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14075272365                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data     16774997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     16774997                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       792003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       792003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data      2627499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2627499                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data      1180500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1180500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  14092047362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14092047362                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  14092839365                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14092839365                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       367997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       367997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       153000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       520997                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       520997                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.050034                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.050034                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.000269                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.310811                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.310811                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.057610                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.057610                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.042461                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.042461                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.036138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.036143                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036143                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 95631.101180                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95631.101180                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 54820.251634                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54820.251634                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 34434.913043                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 34434.913043                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 39216.402985                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39216.402985                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 24091.836735                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 24091.836735                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 95546.429646                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95546.429646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 95536.901167                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95536.901167                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry              6536                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     2959239                       # DTB read hits
system.cpu4.dtb.read_misses                    156148                       # DTB read misses
system.cpu4.dtb.write_hits                    1151891                       # DTB write hits
system.cpu4.dtb.write_misses                       26                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 3115387                       # DTB read accesses
system.cpu4.dtb.write_accesses                1151917                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          4111130                       # DTB hits
system.cpu4.dtb.misses                         156174                       # DTB misses
system.cpu4.dtb.accesses                      4267304                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                     8134352                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                 8134352                       # ITB inst accesses
system.cpu4.itb.hits                          8134352                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                      8134352                       # DTB accesses
system.cpu4.numCycles                        64935894                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                    8117637                       # Number of instructions committed
system.cpu4.committedOps                      8152506                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses              6691548                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                      15489                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts       682989                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                     6691548                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           12023345                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           4342208                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            32964557                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            4176908                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      4112339                       # number of memory refs
system.cpu4.num_load_insts                    2959613                       # Number of load instructions
system.cpu4.num_store_insts                   1152726                       # Number of store instructions
system.cpu4.num_idle_cycles              757584.330916                       # Number of idle cycles
system.cpu4.num_busy_cycles              64178309.669084                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.988333                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.011667                       # Percentage of idle cycles
system.cpu4.Branches                          1092565                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  4041326     49.56%     49.56% # Class of executed instruction
system.cpu4.op_class::IntMult                     215      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                12      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     49.57% # Class of executed instruction
system.cpu4.op_class::MemRead                 2959613     36.30%     85.86% # Class of executed instruction
system.cpu4.op_class::MemWrite                1152726     14.14%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                   8153893                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      13                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             1431                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            8390473                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             1431                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          5863.363382                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         16270135                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        16270135                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst      8132921                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        8132921                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst      8132921                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         8132921                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst      8132921                       # number of overall hits
system.cpu4.icache.overall_hits::total        8132921                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst         1431                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         1431                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst         1431                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          1431                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst         1431                       # number of overall misses
system.cpu4.icache.overall_misses::total         1431                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     75771238                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     75771238                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     75771238                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     75771238                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     75771238                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     75771238                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst      8134352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      8134352                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst      8134352                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      8134352                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst      8134352                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      8134352                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000176                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000176                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 52949.851852                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 52949.851852                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 52949.851852                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 52949.851852                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 52949.851852                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 52949.851852                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst         1431                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         1431                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst         1431                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         1431                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst         1431                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         1431                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     72802762                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     72802762                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     72802762                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     72802762                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     72802762                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     72802762                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 50875.445143                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 50875.445143                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 50875.445143                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 50875.445143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 50875.445143                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 50875.445143                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                81                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements           148757                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.208518                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3559564                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           148757                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            23.928716                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   511.208518                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.998454                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.998454                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          8371166                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         8371166                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      2809120                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        2809120                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1150233                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1150233                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          198                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          198                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data         1206                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1206                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data         1250                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      3959353                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3959353                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      3959551                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3959551                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       148538                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       148538                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data          350                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           63                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           63                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data          100                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data           51                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       148888                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        148888                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       148951                       # number of overall misses
system.cpu4.dcache.overall_misses::total       148951                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  14393930621                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14393930621                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data     25095481                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     25095481                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data      4407498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      4407498                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data      1201500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      1201500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data        29500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        29500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  14419026102                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  14419026102                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  14419026102                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  14419026102                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      2957658                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      2957658                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1150583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1150583                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          261                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data         1306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      4108241                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4108241                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      4108502                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4108502                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.050221                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.050221                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.000304                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000304                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.241379                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.241379                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.076570                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.076570                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.039201                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.039201                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.036241                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.036241                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.036254                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.036254                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 96904.028740                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96904.028740                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 71701.374286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71701.374286                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 44074.980000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44074.980000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 23558.823529                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 23558.823529                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 96844.783340                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 96844.783340                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 96803.822076                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 96803.822076                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1310                       # number of writebacks
system.cpu4.dcache.writebacks::total             1310                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::system.cpu4.data            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            6                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       148532                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       148532                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data          350                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          350                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           47                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           47                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data           70                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data           51                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       148882                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       148882                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       148929                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       148929                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  14094984431                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  14094984431                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data     24391489                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     24391489                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3669000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3669000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data      2828002                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      2828002                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data      1101500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1101500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        27500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  14119375920                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  14119375920                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  14123044920                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  14123044920                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       475491                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       475491                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       228500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       228500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       703991                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       703991                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.050219                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.050219                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.000304                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.180077                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.180077                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.053599                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.053599                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.039201                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.039201                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.036240                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.036240                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.036249                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.036249                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 94895.271261                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 94895.271261                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 69689.968571                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 69689.968571                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 78063.829787                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 78063.829787                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 40400.028571                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40400.028571                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21598.039216                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21598.039216                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 94836.017249                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 94836.017249                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 94830.724171                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 94830.724171                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry              6735                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2954417                       # DTB read hits
system.cpu5.dtb.read_misses                    156420                       # DTB read misses
system.cpu5.dtb.write_hits                    1149555                       # DTB write hits
system.cpu5.dtb.write_misses                       23                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3110837                       # DTB read accesses
system.cpu5.dtb.write_accesses                1149578                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          4103972                       # DTB hits
system.cpu5.dtb.misses                         156443                       # DTB misses
system.cpu5.dtb.accesses                      4260415                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                     8122089                       # ITB inst hits
system.cpu5.itb.inst_misses                         1                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                 8122090                       # ITB inst accesses
system.cpu5.itb.hits                          8122089                       # DTB hits
system.cpu5.itb.misses                              1                       # DTB misses
system.cpu5.itb.accesses                      8122090                       # DTB accesses
system.cpu5.numCycles                        65053325                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                    8105942                       # Number of instructions committed
system.cpu5.committedOps                      8139455                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses              6678710                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                      15535                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts       681933                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                     6678710                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           11998471                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           4332388                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            32910388                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            4168546                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      4105070                       # number of memory refs
system.cpu5.num_load_insts                    2954798                       # Number of load instructions
system.cpu5.num_store_insts                   1150272                       # Number of store instructions
system.cpu5.num_idle_cycles              641139.156877                       # Number of idle cycles
system.cpu5.num_busy_cycles              64412185.843123                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.990144                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.009856                       # Percentage of idle cycles
system.cpu5.Branches                          1092229                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  4035477     49.57%     49.57% # Class of executed instruction
system.cpu5.op_class::IntMult                     201      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                20      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     49.57% # Class of executed instruction
system.cpu5.op_class::MemRead                 2954798     36.30%     85.87% # Class of executed instruction
system.cpu5.op_class::MemWrite                1150272     14.13%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                   8140769                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             1465                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            8321631                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1465                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          5680.294198                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         16245643                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        16245643                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst      8120624                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        8120624                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst      8120624                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         8120624                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst      8120624                       # number of overall hits
system.cpu5.icache.overall_hits::total        8120624                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         1465                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1465                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         1465                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1465                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         1465                       # number of overall misses
system.cpu5.icache.overall_misses::total         1465                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     80902692                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     80902692                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     80902692                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     80902692                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     80902692                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     80902692                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst      8122089                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      8122089                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst      8122089                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      8122089                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst      8122089                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      8122089                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000180                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000180                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 55223.680546                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 55223.680546                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 55223.680546                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 55223.680546                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 55223.680546                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 55223.680546                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         1465                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         1465                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         1465                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         1465                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         1465                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         1465                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     77867308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     77867308                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     77867308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     77867308                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     77867308                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     77867308                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 53151.746075                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 53151.746075                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 53151.746075                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 53151.746075                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 53151.746075                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 53151.746075                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               105                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements           148934                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          511.562220                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            2744783                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           148934                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            18.429526                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   511.562220                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.999145                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.999145                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          8357005                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         8357005                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      2804453                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2804453                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1147822                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1147822                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          134                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          134                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data         1136                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1136                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data         1172                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1172                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      3952275                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         3952275                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      3952409                       # number of overall hits
system.cpu5.dcache.overall_hits::total        3952409                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       148545                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       148545                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          489                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           24                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           24                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          113                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           67                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       149034                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        149034                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       149058                       # number of overall misses
system.cpu5.dcache.overall_misses::total       149058                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  14456352545                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  14456352545                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     25876492                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25876492                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4842500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4842500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1621000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1621000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  14482229037                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  14482229037                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  14482229037                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  14482229037                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      2952998                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2952998                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1148311                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1148311                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          158                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data         1249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data         1239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1239                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      4101309                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4101309                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      4101467                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4101467                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.050303                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.050303                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.000426                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000426                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.151899                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.151899                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.090472                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.090472                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.054076                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.054076                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.036338                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036338                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.036343                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036343                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 97319.684574                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97319.684574                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 52917.161554                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 52917.161554                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 42853.982301                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 42853.982301                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 24194.029851                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 24194.029851                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 97173.994102                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97173.994102                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 97158.348005                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97158.348005                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1428                       # number of writebacks
system.cpu5.dcache.writebacks::total             1428                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           22                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       148545                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       148545                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          489                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          489                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           24                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data           91                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           67                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       149034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       149034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       149058                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       149058                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  14158021447                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  14158021447                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     24893502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     24893502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      1335000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      1335000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data      3466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      3466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1487000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1487000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  14182914949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  14182914949                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  14184249949                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  14184249949                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       410982                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       410982                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       163000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       163000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       573982                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       573982                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.050303                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.050303                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.000426                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.151899                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.151899                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.072858                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.072858                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.054076                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.054076                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.036338                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.036338                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.036343                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.036343                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 95311.329543                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 95311.329543                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 50906.957055                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 50906.957055                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        55625                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        55625                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 38087.912088                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38087.912088                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 22194.029851                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 22194.029851                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 95165.633003                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 95165.633003                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 95159.266520                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 95159.266520                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry              6611                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     3028217                       # DTB read hits
system.cpu6.dtb.read_misses                    155566                       # DTB read misses
system.cpu6.dtb.write_hits                    1231462                       # DTB write hits
system.cpu6.dtb.write_misses                       20                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 3183783                       # DTB read accesses
system.cpu6.dtb.write_accesses                1231482                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                          4259679                       # DTB hits
system.cpu6.dtb.misses                         155586                       # DTB misses
system.cpu6.dtb.accesses                      4415265                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                     8438216                       # ITB inst hits
system.cpu6.itb.inst_misses                         9                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                 8438225                       # ITB inst accesses
system.cpu6.itb.hits                          8438216                       # DTB hits
system.cpu6.itb.misses                              9                       # DTB misses
system.cpu6.itb.accesses                      8438225                       # DTB accesses
system.cpu6.numCycles                        65685652                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                    8421727                       # Number of instructions committed
system.cpu6.committedOps                      8453473                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses              6957792                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu6.num_func_calls                      15575                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts       717735                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                     6957792                       # number of integer instructions
system.cpu6.num_fp_insts                           64                       # number of float instructions
system.cpu6.num_int_register_reads           12553794                       # number of times the integer registers were read
system.cpu6.num_int_register_writes           4505182                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads            34074722                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes            4267869                       # number of times the CC registers were written
system.cpu6.num_mem_refs                      4260877                       # number of memory refs
system.cpu6.num_load_insts                    3028665                       # Number of load instructions
system.cpu6.num_store_insts                   1232212                       # Number of store instructions
system.cpu6.num_idle_cycles              16654.288376                       # Number of idle cycles
system.cpu6.num_busy_cycles              65668997.711624                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.999746                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.000254                       # Percentage of idle cycles
system.cpu6.Branches                          1127344                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                  4193732     49.60%     49.60% # Class of executed instruction
system.cpu6.op_class::IntMult                     215      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                14      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     49.60% # Class of executed instruction
system.cpu6.op_class::MemRead                 3028665     35.82%     85.43% # Class of executed instruction
system.cpu6.op_class::MemWrite                1232212     14.57%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                   8454838                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      12                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements             1370                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            8612007                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1370                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          6286.136496                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         16877802                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        16877802                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst      8436846                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        8436846                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst      8436846                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         8436846                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst      8436846                       # number of overall hits
system.cpu6.icache.overall_hits::total        8436846                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst         1370                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1370                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst         1370                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1370                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst         1370                       # number of overall misses
system.cpu6.icache.overall_misses::total         1370                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst     68440683                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     68440683                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst     68440683                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     68440683                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst     68440683                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     68440683                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst      8438216                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      8438216                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst      8438216                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      8438216                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst      8438216                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      8438216                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000162                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000162                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000162                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000162                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000162                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000162                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 49956.702920                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 49956.702920                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 49956.702920                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 49956.702920                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 49956.702920                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 49956.702920                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst         1370                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         1370                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst         1370                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst         1370                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst     65592317                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     65592317                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst     65592317                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     65592317                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst     65592317                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     65592317                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000162                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000162                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000162                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000162                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000162                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 47877.603650                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 47877.603650                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 47877.603650                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 47877.603650                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 47877.603650                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 47877.603650                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry               104                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements           147563                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          510.957093                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1314787                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           147563                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             8.910005                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     119013406854500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   510.957093                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.997963                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.997963                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          8667234                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         8667234                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      2879116                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2879116                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      1229818                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1229818                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data          137                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total          137                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data         1244                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1244                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data         1270                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1270                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data      4108934                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4108934                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data      4109071                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4109071                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       147570                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       147570                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data          300                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data           35                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data          101                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data           67                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       147870                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        147870                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       147905                       # number of overall misses
system.cpu6.dcache.overall_misses::total       147905                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  14355901138                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14355901138                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data     19580989                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     19580989                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data      4380500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      4380500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data      1642500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total      1642500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  14375482127                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  14375482127                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  14375482127                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  14375482127                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      3026686                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3026686                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      1230118                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1230118                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data          172                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          172                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data         1345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1345                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data         1337                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1337                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data      4256804                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4256804                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data      4256976                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4256976                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.048756                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.048756                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.000244                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000244                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.203488                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.203488                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.075093                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.075093                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.050112                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.050112                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.034737                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.034737                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.034744                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.034744                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 97281.975591                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97281.975591                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 65269.963333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65269.963333                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 43371.287129                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 43371.287129                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 24514.925373                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 24514.925373                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 97217.029330                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97217.029330                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 97194.024049                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97194.024049                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu6.dcache.writebacks::total             1258                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data           33                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       147570                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       147570                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data          300                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data           35                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data           68                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           68                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data           67                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       147870                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       147870                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       147905                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       147905                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  14059559918                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  14059559918                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data     18976999                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     18976999                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      1662500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      1662500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data      2710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      2710500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data      1508500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      1508500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  14078536917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  14078536917                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  14080199417                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  14080199417                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data       474482                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total       474482                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data       222500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total       222500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data       696982                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total       696982                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.048756                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.048756                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.000244                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.203488                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.203488                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.050558                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.050558                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.050112                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.050112                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.034737                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.034737                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.034744                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.034744                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 95273.835590                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 95273.835590                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 63256.663333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 63256.663333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data        47500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 39860.294118                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39860.294118                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 22514.925373                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 22514.925373                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 95208.878860                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 95208.878860                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 95197.589108                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 95197.589108                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry              6542                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     2980772                       # DTB read hits
system.cpu7.dtb.read_misses                    155863                       # DTB read misses
system.cpu7.dtb.write_hits                    1160515                       # DTB write hits
system.cpu7.dtb.write_misses                       38                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     8                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 3136635                       # DTB read accesses
system.cpu7.dtb.write_accesses                1160553                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          4141287                       # DTB hits
system.cpu7.dtb.misses                         155901                       # DTB misses
system.cpu7.dtb.accesses                      4297188                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                     8203026                       # ITB inst hits
system.cpu7.itb.inst_misses                         3                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                      10                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                 8203029                       # ITB inst accesses
system.cpu7.itb.hits                          8203026                       # DTB hits
system.cpu7.itb.misses                              3                       # DTB misses
system.cpu7.itb.accesses                      8203029                       # DTB accesses
system.cpu7.numCycles                        65700421                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                    8185523                       # Number of instructions committed
system.cpu7.committedOps                      8223913                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses              6753992                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                      17196                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts       690292                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                     6753992                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           12133449                       # number of times the integer registers were read
system.cpu7.num_int_register_writes           4386560                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            33244662                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes            4209209                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      4143197                       # number of memory refs
system.cpu7.num_load_insts                    2981379                       # Number of load instructions
system.cpu7.num_store_insts                   1161818                       # Number of store instructions
system.cpu7.num_idle_cycles              536552.559149                       # Number of idle cycles
system.cpu7.num_busy_cycles              65163868.440851                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.991833                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.008167                       # Percentage of idle cycles
system.cpu7.Branches                          1103211                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                  4082642     49.63%     49.63% # Class of executed instruction
system.cpu7.op_class::IntMult                     187      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                35      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     49.63% # Class of executed instruction
system.cpu7.op_class::MemRead                 2981379     36.24%     85.88% # Class of executed instruction
system.cpu7.op_class::MemWrite                1161818     14.12%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                   8226062                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      11                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements             1692                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            8320599                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             1692                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          4917.611702                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         16407744                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        16407744                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst      8201334                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        8201334                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst      8201334                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         8201334                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst      8201334                       # number of overall hits
system.cpu7.icache.overall_hits::total        8201334                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst         1692                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         1692                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst         1692                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          1692                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst         1692                       # number of overall misses
system.cpu7.icache.overall_misses::total         1692                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     62560784                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     62560784                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     62560784                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     62560784                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     62560784                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     62560784                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst      8203026                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      8203026                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst      8203026                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      8203026                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst      8203026                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      8203026                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000206                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000206                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000206                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000206                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000206                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000206                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 36974.458629                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 36974.458629                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 36974.458629                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 36974.458629                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 36974.458629                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 36974.458629                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst         1692                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         1692                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst         1692                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         1692                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst         1692                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         1692                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     59060214                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     59060214                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     59060214                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     59060214                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     59060214                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     59060214                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 34905.563830                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 34905.563830                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 34905.563830                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 34905.563830                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 34905.563830                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 34905.563830                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry               101                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements           148552                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          511.592061                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4555819                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           148552                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            30.668177                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   511.592061                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.999203                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.999203                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          8431264                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         8431264                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      2830762                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        2830762                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      1158637                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1158637                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data          181                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total          181                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data         1328                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1328                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data         1349                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1349                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data      3989399                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         3989399                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data      3989580                       # number of overall hits
system.cpu7.dcache.overall_hits::total        3989580                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       148336                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       148336                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data          436                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          436                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           28                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           28                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data          113                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           81                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           81                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       148772                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        148772                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       148800                       # number of overall misses
system.cpu7.dcache.overall_misses::total       148800                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  14441976424                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14441976424                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data     21470485                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     21470485                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data      4592998                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      4592998                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data      1835500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1835500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  14463446909                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14463446909                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  14463446909                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14463446909                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      2979098                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      2979098                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      1159073                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1159073                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data          209                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          209                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1430                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data      4138171                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4138171                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data      4138380                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4138380                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.049792                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.049792                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.000376                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000376                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.133971                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.133971                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.078418                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.078418                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.056643                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.056643                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.035951                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.035951                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.035956                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.035956                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 97359.888523                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 97359.888523                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 49244.231651                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 49244.231651                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data        40646                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        40646                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 22660.493827                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 22660.493827                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 97218.877941                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 97218.877941                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 97200.584066                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 97200.584066                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1619                       # number of writebacks
system.cpu7.dcache.writebacks::total             1619                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           26                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       148336                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       148336                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data          436                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          436                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           28                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data           87                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           81                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           81                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       148772                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       148772                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       148800                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       148800                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  14144046332                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14144046332                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data     20594493                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     20594493                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      1038000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      1038000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data      3384998                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      3384998                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data      1673500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      1673500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  14164640825                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14164640825                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  14165678825                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14165678825                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       893491                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       893491                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       364500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       364500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      1257991                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      1257991                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.049792                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.049792                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.000376                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.133971                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.133971                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.060375                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.060375                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.056643                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.056643                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.035951                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.035951                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.035956                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.035956                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 95351.407157                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 95351.407157                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 47235.075688                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 47235.075688                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 37071.428571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 37071.428571                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 38908.022989                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38908.022989                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 20660.493827                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 20660.493827                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 95210.394597                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 95210.394597                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 95199.454469                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 95199.454469                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry              6684                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.mem_ctrls.total_actEnergy                       -199411782595.199951
system.mem_ctrls.total_actEnergy                       199948949625.600037
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -134523821592.000000
system.mem_ctrls.total_preEnergy                       134886196176.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1224423878745.600098
system.mem_ctrls.total_readEnergy                       1227887062272.000488
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -48520438871.039986
system.mem_ctrls.total_writeEnergy                       48549443558.400009
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -127931014181437.265625
system.mem_ctrls.total_refreshEnergy                       127967233557995.734375
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -38651164334720.632812
system.mem_ctrls.total_actBackEnergy                       38665492777117.453125
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -411653562665952.000000
system.mem_ctrls.total_preBackEnergy                       411767138681664.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.03285
system.cpu.totalNumCycles                       519337096.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       6707233.218043
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       53599583.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       401.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       8752187.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       23675699.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       9254555.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       65048956.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       96337337.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       34767101.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       337.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       121518.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       53599583.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       401.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       65179161.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       13.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       65179148.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       9465.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       23661818.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       9238499.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       34167542.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       1246053.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1183033.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       3064.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       6327352
system.mem_ctrls.total_reads                       867314.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       8741.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       888173.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       6061038.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       58194.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       866447.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
