# compile vhdl design source files
vhdl xil_defaultlib  "../../../Q10.srcs/sources_1/new/testbench.vhd"

# Do not sort compile order
nosort
