{"vcs1":{"timestamp_begin":1732172246.606126414, "rt":2.67, "ut":1.51, "st":0.29}}
{"vcselab":{"timestamp_begin":1732172249.363484663, "rt":1.60, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1732172251.046298075, "rt":0.30, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732172245.917174326}
{"VCS_COMP_START_TIME": 1732172245.917174326}
{"VCS_COMP_END_TIME": 1732172551.620706371}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343620}}
{"stitch_vcselab": {"peak_mem": 231548}}
