Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  7 20:24:06 2022
| Host         : DESKTOP-31QEL6U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     80          
TIMING-18  Warning           Missing input or output delay   23          
TIMING-20  Warning           Non-clocked latch               18          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (845)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (212)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (845)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ALU/ALU_Result_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/A_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[10]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[11]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[12]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[13]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[14]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[15]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/B_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/opcode_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: inputControl/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line52/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line52/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: uart/receiver/received_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_control/cdr/addr_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/h_count_reg_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga_sync/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (212)
--------------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.839        0.000                      0                  239        0.144        0.000                      0                  239        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.839        0.000                      0                  239        0.144        0.000                      0                  239        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 3.029ns (43.365%)  route 3.956ns (56.635%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.458    10.056    binary2DIG/numberCounter/counter2
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.329    10.385 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.498    10.883    binary2DIG/numberCounter/tens
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124    11.007 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.465    11.472    binary2DIG/numberCounter/hundreds
    SLICE_X3Y0           LUT5 (Prop_lut5_I0_O)        0.124    11.596 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.480    12.076    binary2DIG/numberCounter/thousands
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.518    14.859    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_CE)      -0.169    14.915    binary2DIG/numberCounter/thousands_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 3.029ns (43.365%)  route 3.956ns (56.635%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.458    10.056    binary2DIG/numberCounter/counter2
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.329    10.385 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.498    10.883    binary2DIG/numberCounter/tens
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124    11.007 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.465    11.472    binary2DIG/numberCounter/hundreds
    SLICE_X3Y0           LUT5 (Prop_lut5_I0_O)        0.124    11.596 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.480    12.076    binary2DIG/numberCounter/thousands
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.518    14.859    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_CE)      -0.169    14.915    binary2DIG/numberCounter/thousands_reg[1]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 3.029ns (43.365%)  route 3.956ns (56.635%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.458    10.056    binary2DIG/numberCounter/counter2
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.329    10.385 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.498    10.883    binary2DIG/numberCounter/tens
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124    11.007 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.465    11.472    binary2DIG/numberCounter/hundreds
    SLICE_X3Y0           LUT5 (Prop_lut5_I0_O)        0.124    11.596 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.480    12.076    binary2DIG/numberCounter/thousands
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.518    14.859    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_CE)      -0.169    14.915    binary2DIG/numberCounter/thousands_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/thousands_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 3.029ns (43.365%)  route 3.956ns (56.635%))
  Logic Levels:           10  (CARRY4=5 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 f  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.458    10.056    binary2DIG/numberCounter/counter2
    SLICE_X2Y5           LUT6 (Prop_lut6_I0_O)        0.329    10.385 r  binary2DIG/numberCounter/tens[3]_i_1/O
                         net (fo=5, routed)           0.498    10.883    binary2DIG/numberCounter/tens
    SLICE_X4Y1           LUT5 (Prop_lut5_I0_O)        0.124    11.007 r  binary2DIG/numberCounter/hundreds[3]_i_1/O
                         net (fo=5, routed)           0.465    11.472    binary2DIG/numberCounter/hundreds
    SLICE_X3Y0           LUT5 (Prop_lut5_I0_O)        0.124    11.596 r  binary2DIG/numberCounter/thousands[3]_i_1/O
                         net (fo=4, routed)           0.480    12.076    binary2DIG/numberCounter/thousands
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.518    14.859    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_CE)      -0.169    14.915    binary2DIG/numberCounter/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  2.839    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.781ns (41.040%)  route 3.995ns (58.960%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.025    11.868    binary2DIG/numberCounter/prevData
    SLICE_X9Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451    14.792    binary2DIG/numberCounter/CLK
    SLICE_X9Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.812    binary2DIG/numberCounter/prevData_reg[0]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.781ns (41.040%)  route 3.995ns (58.960%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          1.025    11.868    binary2DIG/numberCounter/prevData
    SLICE_X9Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451    14.792    binary2DIG/numberCounter/CLK
    SLICE_X9Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.812    binary2DIG/numberCounter/prevData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 2.781ns (41.589%)  route 3.906ns (58.411%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          0.936    11.778    binary2DIG/numberCounter/prevData
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452    14.793    binary2DIG/numberCounter/CLK
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[10]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y2          FDRE (Setup_fdre_C_CE)      -0.169    14.862    binary2DIG/numberCounter/prevData_reg[10]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 2.781ns (41.589%)  route 3.906ns (58.411%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          0.936    11.778    binary2DIG/numberCounter/prevData
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452    14.793    binary2DIG/numberCounter/CLK
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[11]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y2          FDRE (Setup_fdre_C_CE)      -0.169    14.862    binary2DIG/numberCounter/prevData_reg[11]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 2.781ns (41.589%)  route 3.906ns (58.411%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          0.936    11.778    binary2DIG/numberCounter/prevData
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452    14.793    binary2DIG/numberCounter/CLK
    SLICE_X10Y2          FDRE                                         r  binary2DIG/numberCounter/prevData_reg[8]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X10Y2          FDRE (Setup_fdre_C_CE)      -0.169    14.862    binary2DIG/numberCounter/prevData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -11.778    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 ALU/ALU_Result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/prevData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 2.781ns (42.479%)  route 3.766ns (57.521%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  ALU/ALU_Result_reg[0]/Q
                         net (fo=4, routed)           1.282     6.891    inputControl/prevData_reg[15][0]
    SLICE_X2Y1           LUT5 (Prop_lut5_I0_O)        0.124     7.015 r  inputControl/counter2_carry_i_19/O
                         net (fo=1, routed)           0.000     7.015    inputControl/counter2_carry_i_19_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.528 r  inputControl/counter2_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.528    inputControl/counter2_carry_i_7_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.645 r  inputControl/counter2_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.645    inputControl/counter2_carry_i_6_n_0
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.960 r  inputControl/counter2_carry_i_5/O[3]
                         net (fo=1, routed)           0.773     8.733    binary2DIG/numberCounter/counter3[11]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.307     9.040 r  binary2DIG/numberCounter/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.040    binary2DIG/numberCounter/counter2_carry_i_1_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.441 r  binary2DIG/numberCounter/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.441    binary2DIG/numberCounter/counter2_carry_n_0
    SLICE_X1Y4           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.598 r  binary2DIG/numberCounter/counter2_carry__0/CO[1]
                         net (fo=4, routed)           0.915    10.513    binary2DIG/numberCounter/counter2
    SLICE_X6Y5           LUT4 (Prop_lut4_I2_O)        0.329    10.842 r  binary2DIG/numberCounter/prevData[15]_i_1/O
                         net (fo=16, routed)          0.796    11.638    binary2DIG/numberCounter/prevData
    SLICE_X7Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.518    14.859    binary2DIG/numberCounter/CLK
    SLICE_X7Y1           FDRE                                         r  binary2DIG/numberCounter/prevData_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    14.879    binary2DIG/numberCounter/prevData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/hundreds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    binary2DIG/numberCounter/CLK
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  binary2DIG/numberCounter/hundreds_reg[1]/Q
                         net (fo=6, routed)           0.099     1.719    binary2DIG/numberCounter/Q[1]
    SLICE_X2Y0           LUT3 (Prop_lut3_I2_O)        0.048     1.767 r  binary2DIG/numberCounter/hundreds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    binary2DIG/numberCounter/hundreds[2]_i_1_n_0
    SLICE_X2Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    binary2DIG/numberCounter/CLK
    SLICE_X2Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[2]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.131     1.623    binary2DIG/numberCounter/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.109     1.729    vga_sync/v_count_reg_reg[5]_0[0]
    SLICE_X0Y0           LUT5 (Prop_lut5_I1_O)        0.048     1.777 r  vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X0Y0           FDCE                                         r  vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    vga_sync/CLK
    SLICE_X0Y0           FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y0           FDCE (Hold_fdce_C_D)         0.107     1.599    vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X0Y0           FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.121     1.741    vga_sync/y[1]
    SLICE_X1Y0           LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  vga_sync/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga_sync/v_count_reg[2]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    vga_sync/CLK
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091     1.583    vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.547%)  route 0.121ns (39.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X1Y2           FDCE                                         r  vga_sync/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/h_count_reg_reg[6]/Q
                         net (fo=15, routed)          0.121     1.741    vga_sync/x[6]
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga_sync/hsync_next
    SLICE_X0Y2           FDCE                                         r  vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    vga_sync/CLK
    SLICE_X0Y2           FDCE                                         r  vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X0Y2           FDCE (Hold_fdce_C_D)         0.091     1.583    vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/hundreds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.212ns (61.841%)  route 0.131ns (38.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    binary2DIG/numberCounter/CLK
    SLICE_X2Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.131     1.774    binary2DIG/numberCounter/Q[0]
    SLICE_X3Y0           LUT4 (Prop_lut4_I1_O)        0.048     1.822 r  binary2DIG/numberCounter/hundreds[3]_i_2/O
                         net (fo=1, routed)           0.000     1.822    binary2DIG/numberCounter/hundreds[3]_i_2_n_0
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    binary2DIG/numberCounter/CLK
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.107     1.599    binary2DIG/numberCounter/hundreds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.172%)  route 0.151ns (44.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X0Y0           FDCE                                         r  vga_sync/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.151     1.771    vga_sync/y[1]
    SLICE_X1Y0           LUT5 (Prop_lut5_I2_O)        0.045     1.816 r  vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    vga_sync/CLK
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.092     1.584    vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/hundreds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/hundreds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.504%)  route 0.131ns (38.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    binary2DIG/numberCounter/CLK
    SLICE_X2Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.643 r  binary2DIG/numberCounter/hundreds_reg[0]/Q
                         net (fo=7, routed)           0.131     1.774    binary2DIG/numberCounter/Q[0]
    SLICE_X3Y0           LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  binary2DIG/numberCounter/hundreds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    binary2DIG/numberCounter/hundreds[1]_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    binary2DIG/numberCounter/CLK
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y0           FDRE (Hold_fdre_C_D)         0.091     1.583    binary2DIG/numberCounter/hundreds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.960%)  route 0.179ns (49.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X0Y1           FDCE                                         r  vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.179     1.799    vga_sync/y[0]
    SLICE_X1Y1           LUT4 (Prop_lut4_I3_O)        0.045     1.844 r  vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.844    vga_sync/vsync_next
    SLICE_X1Y1           FDCE                                         r  vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.867     1.994    vga_sync/CLK
    SLICE_X1Y1           FDCE                                         r  vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y1           FDCE (Hold_fdce_C_D)         0.092     1.584    vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line52/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.591     1.474    nolabel_line52/genblk1[0].fDiv/CLK
    SLICE_X5Y11          FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.783    nolabel_line52/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X5Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  nolabel_line52/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.828    nolabel_line52/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    nolabel_line52/genblk1[0].fDiv/CLK
    SLICE_X5Y11          FDRE                                         r  nolabel_line52/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    nolabel_line52/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 binary2DIG/numberCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary2DIG/numberCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    binary2DIG/numberCounter/CLK
    SLICE_X3Y5           FDRE                                         r  binary2DIG/numberCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  binary2DIG/numberCounter/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    binary2DIG/numberCounter/counter_reg[3]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  binary2DIG/numberCounter/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    binary2DIG/numberCounter/counter_reg[0]_i_1_n_4
    SLICE_X3Y5           FDRE                                         r  binary2DIG/numberCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.866     1.993    binary2DIG/numberCounter/CLK
    SLICE_X3Y5           FDRE                                         r  binary2DIG/numberCounter/counter_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    binary2DIG/numberCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    vga_control/cdr/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y1    ALU/ALU_Result_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y4     ALU/ALU_Result_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y6     ALU/ALU_Result_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6     ALU/ALU_Result_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y6     ALU/ALU_Result_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y5     ALU/ALU_Result_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y4    ALU/ALU_Result_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y1    ALU/ALU_Result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    ALU/ALU_Result_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     ALU/ALU_Result_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     ALU/ALU_Result_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6     ALU/ALU_Result_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6     ALU/ALU_Result_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    ALU/ALU_Result_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y1    ALU/ALU_Result_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     ALU/ALU_Result_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y4     ALU/ALU_Result_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6     ALU/ALU_Result_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y6     ALU/ALU_Result_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y6     ALU/ALU_Result_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.780ns  (logic 5.456ns (36.917%)  route 9.324ns (63.083%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.793    11.250    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.780 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.780    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.300ns  (logic 5.455ns (38.147%)  route 8.845ns (61.853%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.314    10.771    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.300 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.300    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.144ns  (logic 5.450ns (38.532%)  route 8.694ns (61.468%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.163    10.620    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.144 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.144    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.993ns  (logic 5.451ns (38.953%)  route 8.543ns (61.047%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.012    10.469    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.993 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.993    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.836ns  (logic 5.445ns (39.352%)  route 8.391ns (60.648%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.860    10.317    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.836 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.836    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.668ns  (logic 5.428ns (39.716%)  route 8.240ns (60.284%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 f  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041     6.251    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124     6.375 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958     7.333    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124     7.457 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.709    10.166    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.668 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.668    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputControl/B_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 5.332ns (42.175%)  route 7.310ns (57.825%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  inputControl/B_reg_reg[7]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inputControl/B_reg_reg[7]/Q
                         net (fo=31, routed)          2.746     3.264    inputControl/B[7]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.124     3.388 r  inputControl/isNan5_carry_i_5/O
                         net (fo=1, routed)           0.000     3.388    binary2DIG/isNan5_carry__0_1[1]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.938 r  binary2DIG/isNan5_carry/CO[3]
                         net (fo=1, routed)           0.000     3.938    binary2DIG/isNan5_carry_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.095 r  binary2DIG/isNan5_carry__0/CO[1]
                         net (fo=1, routed)           0.786     4.881    inputControl/char_addr_reg[0]_i_2_3[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I5_O)        0.329     5.210 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          0.649     5.859    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124     5.983 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.129     9.112    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.642 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.642    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.072ns  (logic 4.443ns (40.124%)  route 6.630ns (59.876%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.580     2.036    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.226     3.386    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.148     3.534 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.824     7.358    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    11.072 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.072    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.877ns  (logic 4.233ns (38.920%)  route 6.643ns (61.080%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.580     2.036    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     2.160 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.226     3.386    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.124     3.510 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.838     7.347    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.877 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.877    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 4.444ns (41.720%)  route 6.209ns (58.280%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.355     1.811    binary2DIG/numberCounter/seg_OBUF[3]_inst_i_1_0[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I4_O)        0.124     1.935 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.223     3.158    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I1_O)        0.153     3.311 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.631     6.942    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    10.653 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.653    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 singlePulser/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            singlePulser/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  singlePulser/state_reg/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  singlePulser/state_reg/Q
                         net (fo=2, routed)           0.148     0.289    singlePulser/p_0_in[0]
    SLICE_X1Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.334 r  singlePulser/d_i_1/O
                         net (fo=1, routed)           0.000     0.334    singlePulser/d_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  singlePulser/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.227ns (65.513%)  route 0.119ns (34.487%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y7          FDRE                         0.000     0.000 r  uart/receiver/count_reg[1]/C
    SLICE_X28Y7          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/count_reg[1]/Q
                         net (fo=9, routed)           0.119     0.247    uart/receiver/count_reg[1]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.099     0.346 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    uart/receiver/p_0_in[5]
    SLICE_X28Y7          FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/C
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[10].fDiv/clkDiv_reg_0
    SLICE_X7Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[10].fDiv/clkDiv_i_1__9_n_0
    SLICE_X7Y9           FDRE                                         r  nolabel_line52/genblk1[10].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[13].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[13].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/C
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[13].fDiv/clkDiv_reg_0
    SLICE_X3Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[13].fDiv/clkDiv_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[13].fDiv/clkDiv_i_1__12_n_0
    SLICE_X3Y11          FDRE                                         r  nolabel_line52/genblk1[13].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[15].fDiv/clkDiv_reg_0
    SLICE_X1Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[15].fDiv/clkDiv_i_1__14_n_0
    SLICE_X1Y9           FDRE                                         r  nolabel_line52/genblk1[15].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/C
    SLICE_X5Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[1].fDiv/clkDiv_reg_0
    SLICE_X5Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[1].fDiv/clkDiv_i_1__0_n_0
    SLICE_X5Y10          FDRE                                         r  nolabel_line52/genblk1[1].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[3].fDiv/clkDiv_reg_0
    SLICE_X5Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[3].fDiv/clkDiv_i_1__2_n_0
    SLICE_X5Y9           FDRE                                         r  nolabel_line52/genblk1[3].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/C
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[7].fDiv/clkDiv_reg_0
    SLICE_X7Y7           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[7].fDiv/clkDiv_i_1__6_n_0
    SLICE_X7Y7           FDRE                                         r  nolabel_line52/genblk1[7].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE                         0.000     0.000 r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/C
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[12].fDiv/clkDiv_reg_0
    SLICE_X3Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[12].fDiv/clkDiv_i_1__11_n_0
    SLICE_X3Y10          FDRE                                         r  nolabel_line52/genblk1[12].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line52/genblk1[14].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line52/genblk1[14].fDiv/clkDiv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line52/genblk1[14].fDiv/clkDiv_reg_0
    SLICE_X3Y9           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  nolabel_line52/genblk1[14].fDiv/clkDiv_i_1__13/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line52/genblk1[14].fDiv/clkDiv_i_1__13_n_0
    SLICE_X3Y9           FDRE                                         r  nolabel_line52/genblk1[14].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.024ns  (logic 5.132ns (36.597%)  route 8.892ns (63.403%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.793    15.585    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    19.116 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.116    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.544ns  (logic 5.131ns (37.884%)  route 8.413ns (62.116%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.314    15.107    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    18.636 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.636    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.388ns  (logic 5.126ns (38.288%)  route 8.262ns (61.712%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.163    14.955    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    18.479 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.479    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.237ns  (logic 5.127ns (38.729%)  route 8.111ns (61.271%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.012    14.804    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.329 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.329    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.080ns  (logic 5.121ns (39.150%)  route 7.959ns (60.850%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.860    14.653    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.171 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.171    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.912ns  (logic 5.104ns (39.532%)  route 7.808ns (60.468%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 f  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 f  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          1.041    10.586    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X5Y0           LUT5 (Prop_lut5_I2_O)        0.124    10.710 f  inputControl/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.958    11.668    vga_sync/vgaBlue[2]
    SLICE_X5Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.792 r  vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           2.709    14.501    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.004 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.004    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU/ALU_Result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.886ns  (logic 5.008ns (42.132%)  route 6.878ns (57.868%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.570     5.091    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  ALU/ALU_Result_reg[2]/Q
                         net (fo=4, routed)           1.543     7.091    ALU/ALU_Result_reg[15]_0[2]
    SLICE_X6Y2           LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  ALU/isNan2_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    binary2DIG/isNan2_carry__0_1[1]
    SLICE_X6Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.748 r  binary2DIG/isNan2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.748    binary2DIG/isNan2_carry_n_0
    SLICE_X6Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.865 r  binary2DIG/isNan2_carry__0/CO[3]
                         net (fo=1, routed)           1.557     9.421    inputControl/char_addr_reg[0]_i_2_0[0]
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     9.545 r  inputControl/led_OBUF[1]_inst_i_2/O
                         net (fo=12, routed)          0.649    10.194    inputControl/led_OBUF[1]_inst_i_2_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I0_O)        0.124    10.318 r  inputControl/led_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.129    13.447    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.977 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.977    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 4.445ns (41.713%)  route 6.211ns (58.287%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.638     5.159    binary2DIG/numberCounter/CLK
    SLICE_X3Y4           FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=7, routed)           1.191     6.807    binary2DIG/numberCounter/tens_reg[3]_0[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.195     8.126    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.150     8.276 r  binary2DIG/numberCounter/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.824    12.100    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.815 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.815    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/tens_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.233ns (40.480%)  route 6.224ns (59.520%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.638     5.159    binary2DIG/numberCounter/CLK
    SLICE_X3Y4           FDRE                                         r  binary2DIG/numberCounter/tens_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  binary2DIG/numberCounter/tens_reg[0]/Q
                         net (fo=7, routed)           1.191     6.807    binary2DIG/numberCounter/tens_reg[3]_0[0]
    SLICE_X3Y4           LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.195     8.126    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I2_O)        0.124     8.250 r  binary2DIG/numberCounter/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.838    12.088    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.617 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.617    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/hundreds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.437ns  (logic 4.582ns (43.907%)  route 5.854ns (56.093%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.639     5.160    binary2DIG/numberCounter/CLK
    SLICE_X3Y0           FDRE                                         r  binary2DIG/numberCounter/hundreds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.419     5.579 f  binary2DIG/numberCounter/hundreds_reg[3]/Q
                         net (fo=5, routed)           1.186     6.766    binary2DIG/numberCounter/Q[3]
    SLICE_X5Y5           LUT6 (Prop_lut6_I2_O)        0.299     7.065 r  binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.037     8.101    binary2DIG/numberCounter/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y12          LUT4 (Prop_lut4_I0_O)        0.153     8.254 r  binary2DIG/numberCounter/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.631    11.885    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.597 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.597    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.128ns (36.362%)  route 0.224ns (63.638%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    vga_sync/CLK
    SLICE_X0Y4           FDCE                                         r  vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.224     1.830    vga_control/Q[1]
    SLICE_X3Y2           LDCE                                         r  vga_control/bit_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.128ns (30.125%)  route 0.297ns (69.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X0Y0           FDCE                                         r  vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.128     1.607 r  vga_sync/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.297     1.904    vga_control/addr_reg_reg_rep[1]
    SLICE_X6Y2           LDCE                                         r  vga_control/row_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.141ns (32.503%)  route 0.293ns (67.497%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    vga_sync/CLK
    SLICE_X1Y4           FDCE                                         r  vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.293     1.912    vga_control/Q[2]
    SLICE_X3Y2           LDCE                                         r  vga_control/bit_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.141ns (31.450%)  route 0.307ns (68.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.595     1.478    vga_sync/CLK
    SLICE_X0Y4           FDCE                                         r  vga_sync/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_sync/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.307     1.926    vga_control/Q[0]
    SLICE_X4Y2           LDCE                                         r  vga_control/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.141ns (28.950%)  route 0.346ns (71.050%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X0Y1           FDCE                                         r  vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[5]/Q
                         net (fo=6, routed)           0.346     1.966    vga_control/addr_reg_reg_rep[3]
    SLICE_X6Y2           LDCE                                         r  vga_control/row_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.209ns (38.363%)  route 0.336ns (61.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  binary2DIG/numberCounter/thousands_reg[2]/Q
                         net (fo=4, routed)           0.122     1.763    inputControl/addr_reg_reg[7][2]
    SLICE_X5Y0           LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  inputControl/char_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.214     2.022    vga_control/D[2]
    SLICE_X6Y2           LDCE                                         r  vga_control/char_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.141ns (25.287%)  route 0.417ns (74.713%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.417     2.037    vga_control/addr_reg_reg_rep[0]
    SLICE_X6Y2           LDCE                                         r  vga_control/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/row_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.141ns (24.905%)  route 0.425ns (75.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.596     1.479    vga_sync/CLK
    SLICE_X1Y0           FDCE                                         r  vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_sync/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.425     2.045    vga_control/addr_reg_reg_rep[2]
    SLICE_X3Y2           LDCE                                         r  vga_control/row_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.247ns (38.306%)  route 0.398ns (61.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.148     1.625 r  binary2DIG/numberCounter/thousands_reg[3]/Q
                         net (fo=3, routed)           0.232     1.857    inputControl/addr_reg_reg[7][3]
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.099     1.956 r  inputControl/char_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.166     2.122    vga_control/D[3]
    SLICE_X5Y2           LDCE                                         r  vga_control/char_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary2DIG/numberCounter/thousands_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_control/char_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.209ns (28.095%)  route 0.535ns (71.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.594     1.477    binary2DIG/numberCounter/CLK
    SLICE_X6Y0           FDRE                                         r  binary2DIG/numberCounter/thousands_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  binary2DIG/numberCounter/thousands_reg[0]/Q
                         net (fo=6, routed)           0.250     1.891    inputControl/addr_reg_reg[7][0]
    SLICE_X4Y0           LUT6 (Prop_lut6_I0_O)        0.045     1.936 r  inputControl/char_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.285     2.221    vga_control/D[0]
    SLICE_X4Y2           LDCE                                         r  vga_control/char_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        47.947ns  (logic 21.985ns (45.853%)  route 25.962ns (54.147%))
  Logic Levels:           93  (CARRY4=77 FDRE=1 LUT2=1 LUT3=13 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.811    32.910    inputControl/ALU_Result0[5]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    33.242 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    33.242    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.775 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.775    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.892 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.892    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.009 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.009    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.126 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.126    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.283 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.962    36.245    inputControl/ALU_Result0[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    36.577 r  inputControl/ALU_Result[3]_i_21/O
                         net (fo=1, routed)           0.000    36.577    inputControl/ALU_Result[3]_i_21_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.978 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.978    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.092    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.206    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.320    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.477 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.400    38.877    inputControl/ALU_Result0[3]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.329    39.206 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    39.206    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.739 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.739    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.856    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.973    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.090    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.961    42.208    inputControl/ALU_Result0[2]
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.332    42.540 r  inputControl/ALU_Result[1]_i_19/O
                         net (fo=1, routed)           0.000    42.540    inputControl/ALU_Result[1]_i_19_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.090 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.090    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.204 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.204    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.318 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.318    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.475 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          1.845    45.320    inputControl/ALU_Result0[1]
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.329    45.649 r  inputControl/ALU_Result[0]_i_18/O
                         net (fo=1, routed)           0.000    45.649    inputControl/ALU_Result[0]_i_18_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.199 r  inputControl/ALU_Result_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    46.199    inputControl/ALU_Result_reg[0]_i_10_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.313 r  inputControl/ALU_Result_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.313    inputControl/ALU_Result_reg[0]_i_5_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.427 r  inputControl/ALU_Result_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.427    inputControl/ALU_Result_reg[0]_i_3_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    46.698 r  inputControl/ALU_Result_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.876    47.574    ALU/ALU_Result0[0]
    SLICE_X10Y1          LUT5 (Prop_lut5_I3_O)        0.373    47.947 r  ALU/ALU_Result[0]_i_1/O
                         net (fo=1, routed)           0.000    47.947    ALU/ALU_Result[0]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[0]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        45.668ns  (logic 20.563ns (45.027%)  route 25.105ns (54.973%))
  Logic Levels:           88  (CARRY4=73 FDRE=1 LUT2=1 LUT3=12 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.811    32.910    inputControl/ALU_Result0[5]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    33.242 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    33.242    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.775 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.775    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.892 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.892    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.009 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.009    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.126 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.126    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.283 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.962    36.245    inputControl/ALU_Result0[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    36.577 r  inputControl/ALU_Result[3]_i_21/O
                         net (fo=1, routed)           0.000    36.577    inputControl/ALU_Result[3]_i_21_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.978 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.978    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.092    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.206    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.320    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.477 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.400    38.877    inputControl/ALU_Result0[3]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.329    39.206 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    39.206    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.739 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.739    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.856    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.973    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.090    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.961    42.208    inputControl/ALU_Result0[2]
    SLICE_X7Y3           LUT3 (Prop_lut3_I0_O)        0.332    42.540 r  inputControl/ALU_Result[1]_i_19/O
                         net (fo=1, routed)           0.000    42.540    inputControl/ALU_Result[1]_i_19_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.090 r  inputControl/ALU_Result_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.090    inputControl/ALU_Result_reg[1]_i_11_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.204 r  inputControl/ALU_Result_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.204    inputControl/ALU_Result_reg[1]_i_6_n_0
    SLICE_X7Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.318 r  inputControl/ALU_Result_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.318    inputControl/ALU_Result_reg[1]_i_3_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.475 r  inputControl/ALU_Result_reg[1]_i_2/CO[1]
                         net (fo=20, routed)          1.864    45.339    ALU/ALU_Result0[1]
    SLICE_X11Y1          LUT5 (Prop_lut5_I1_O)        0.329    45.668 r  ALU/ALU_Result[1]_i_1/O
                         net (fo=1, routed)           0.000    45.668    ALU/ALU_Result[1]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[1]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        41.613ns  (logic 19.299ns (46.377%)  route 22.314ns (53.623%))
  Logic Levels:           83  (CARRY4=69 FDRE=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.811    32.910    inputControl/ALU_Result0[5]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    33.242 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    33.242    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.775 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.775    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.892 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.892    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.009 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.009    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.126 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.126    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.283 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.962    36.245    inputControl/ALU_Result0[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    36.577 r  inputControl/ALU_Result[3]_i_21/O
                         net (fo=1, routed)           0.000    36.577    inputControl/ALU_Result[3]_i_21_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.978 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.978    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.092    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.206    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.320    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.477 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.400    38.877    inputControl/ALU_Result0[3]
    SLICE_X8Y3           LUT3 (Prop_lut3_I0_O)        0.329    39.206 r  inputControl/ALU_Result[2]_i_23/O
                         net (fo=1, routed)           0.000    39.206    inputControl/ALU_Result[2]_i_23_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.739 r  inputControl/ALU_Result_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.739    inputControl/ALU_Result_reg[2]_i_16_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.856 r  inputControl/ALU_Result_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.856    inputControl/ALU_Result_reg[2]_i_11_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.973 r  inputControl/ALU_Result_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    39.973    inputControl/ALU_Result_reg[2]_i_6_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.090 r  inputControl/ALU_Result_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.090    inputControl/ALU_Result_reg[2]_i_3_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.247 r  inputControl/ALU_Result_reg[2]_i_2/CO[1]
                         net (fo=20, routed)          1.034    41.281    ALU/ALU_Result0[2]
    SLICE_X11Y1          LUT5 (Prop_lut5_I3_O)        0.332    41.613 r  ALU/ALU_Result[2]_i_1/O
                         net (fo=1, routed)           0.000    41.613    ALU/ALU_Result[2]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[2]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        39.350ns  (logic 17.926ns (45.555%)  route 21.424ns (54.445%))
  Logic Levels:           77  (CARRY4=64 FDRE=1 LUT2=1 LUT3=10 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.811    32.910    inputControl/ALU_Result0[5]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    33.242 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    33.242    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.775 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.775    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.892 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.892    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.009 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.009    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.126 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.126    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.283 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.962    36.245    inputControl/ALU_Result0[4]
    SLICE_X9Y3           LUT3 (Prop_lut3_I0_O)        0.332    36.577 r  inputControl/ALU_Result[3]_i_21/O
                         net (fo=1, routed)           0.000    36.577    inputControl/ALU_Result[3]_i_21_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.978 r  inputControl/ALU_Result_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.978    inputControl/ALU_Result_reg[3]_i_16_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.092 r  inputControl/ALU_Result_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.092    inputControl/ALU_Result_reg[3]_i_11_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.206 r  inputControl/ALU_Result_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.206    inputControl/ALU_Result_reg[3]_i_6_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.320 r  inputControl/ALU_Result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.320    inputControl/ALU_Result_reg[3]_i_3_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.477 r  inputControl/ALU_Result_reg[3]_i_2/CO[1]
                         net (fo=20, routed)          1.544    39.021    ALU/ALU_Result0[3]
    SLICE_X10Y1          LUT5 (Prop_lut5_I3_O)        0.329    39.350 r  ALU/ALU_Result[3]_i_1/O
                         net (fo=1, routed)           0.000    39.350    ALU/ALU_Result[3]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[3]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.572ns  (logic 16.697ns (45.655%)  route 19.875ns (54.345%))
  Logic Levels:           71  (CARRY4=59 FDRE=1 LUT2=1 LUT3=9 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          1.811    32.910    inputControl/ALU_Result0[5]
    SLICE_X6Y7           LUT3 (Prop_lut3_I0_O)        0.332    33.242 r  inputControl/ALU_Result[4]_i_23/O
                         net (fo=1, routed)           0.000    33.242    inputControl/ALU_Result[4]_i_23_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.775 r  inputControl/ALU_Result_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.775    inputControl/ALU_Result_reg[4]_i_16_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.892 r  inputControl/ALU_Result_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.892    inputControl/ALU_Result_reg[4]_i_11_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.009 r  inputControl/ALU_Result_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.009    inputControl/ALU_Result_reg[4]_i_6_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.126 r  inputControl/ALU_Result_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.126    inputControl/ALU_Result_reg[4]_i_3_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.283 r  inputControl/ALU_Result_reg[4]_i_2/CO[1]
                         net (fo=20, routed)          1.958    36.240    ALU/ALU_Result0[4]
    SLICE_X10Y1          LUT5 (Prop_lut5_I1_O)        0.332    36.572 r  ALU/ALU_Result[4]_i_1/O
                         net (fo=1, routed)           0.000    36.572    ALU/ALU_Result[4]_i_1_n_0
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X10Y1          FDRE                                         r  ALU/ALU_Result_reg[4]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        33.494ns  (logic 15.324ns (45.752%)  route 18.170ns (54.248%))
  Logic Levels:           65  (CARRY4=54 FDRE=1 LUT2=1 LUT3=8 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.539    29.729    inputControl/ALU_Result0[6]
    SLICE_X10Y8          LUT3 (Prop_lut3_I0_O)        0.329    30.058 r  inputControl/ALU_Result[5]_i_23/O
                         net (fo=1, routed)           0.000    30.058    inputControl/ALU_Result[5]_i_23_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.591 r  inputControl/ALU_Result_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.591    inputControl/ALU_Result_reg[5]_i_16_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.708 r  inputControl/ALU_Result_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.708    inputControl/ALU_Result_reg[5]_i_11_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.825 r  inputControl/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    30.825    inputControl/ALU_Result_reg[5]_i_6_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.942 r  inputControl/ALU_Result_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.942    inputControl/ALU_Result_reg[5]_i_3_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  inputControl/ALU_Result_reg[5]_i_2/CO[1]
                         net (fo=20, routed)          2.063    33.162    ALU/ALU_Result0[5]
    SLICE_X11Y1          LUT5 (Prop_lut5_I3_O)        0.332    33.494 r  ALU/ALU_Result[5]_i_1/O
                         net (fo=1, routed)           0.000    33.494    ALU/ALU_Result[5]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[5]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.091ns  (logic 13.951ns (46.362%)  route 16.140ns (53.638%))
  Logic Levels:           59  (CARRY4=49 FDRE=1 LUT2=1 LUT3=7 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.385    27.072    inputControl/ALU_Result0[7]
    SLICE_X9Y11          LUT3 (Prop_lut3_I0_O)        0.332    27.404 r  inputControl/ALU_Result[6]_i_17/O
                         net (fo=1, routed)           0.000    27.404    inputControl/ALU_Result[6]_i_17_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.805 r  inputControl/ALU_Result_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.805    inputControl/ALU_Result_reg[6]_i_11_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.919 r  inputControl/ALU_Result_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    27.919    inputControl/ALU_Result_reg[6]_i_6_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.033 r  inputControl/ALU_Result_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.033    inputControl/ALU_Result_reg[6]_i_3_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.190 r  inputControl/ALU_Result_reg[6]_i_2/CO[1]
                         net (fo=20, routed)          1.572    29.762    ALU/ALU_Result0[6]
    SLICE_X11Y4          LUT5 (Prop_lut5_I3_O)        0.329    30.091 r  ALU/ALU_Result[6]_i_1/O
                         net (fo=1, routed)           0.000    30.091    ALU/ALU_Result[6]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[6]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.746ns  (logic 12.836ns (46.263%)  route 14.910ns (53.737%))
  Logic Levels:           54  (CARRY4=45 FDRE=1 LUT2=1 LUT3=6 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.643    24.317    inputControl/ALU_Result0[8]
    SLICE_X8Y10          LUT3 (Prop_lut3_I0_O)        0.329    24.646 r  inputControl/ALU_Result[7]_i_23/O
                         net (fo=1, routed)           0.000    24.646    inputControl/ALU_Result[7]_i_23_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.179 r  inputControl/ALU_Result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.179    inputControl/ALU_Result_reg[7]_i_16_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.296 r  inputControl/ALU_Result_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.296    inputControl/ALU_Result_reg[7]_i_11_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.413 r  inputControl/ALU_Result_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.413    inputControl/ALU_Result_reg[7]_i_6_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.530 r  inputControl/ALU_Result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.530    inputControl/ALU_Result_reg[7]_i_3_n_0
    SLICE_X8Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.687 r  inputControl/ALU_Result_reg[7]_i_2/CO[1]
                         net (fo=20, routed)          1.727    27.414    ALU/ALU_Result0[7]
    SLICE_X11Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.746 r  ALU/ALU_Result[7]_i_1/O
                         net (fo=1, routed)           0.000    27.746    ALU/ALU_Result[7]_i_1_n_0
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.452     4.793    ALU/CLK
    SLICE_X11Y1          FDRE                                         r  ALU/ALU_Result_reg[7]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.401ns  (logic 11.463ns (46.978%)  route 12.938ns (53.022%))
  Logic Levels:           48  (CARRY4=40 FDRE=1 LUT2=1 LUT3=5 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.378    21.445    inputControl/ALU_Result0[9]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.329    21.774 r  inputControl/ALU_Result[8]_i_21/O
                         net (fo=1, routed)           0.000    21.774    inputControl/ALU_Result[8]_i_21_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  inputControl/ALU_Result_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.175    inputControl/ALU_Result_reg[8]_i_16_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.289 r  inputControl/ALU_Result_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.289    inputControl/ALU_Result_reg[8]_i_11_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.403 r  inputControl/ALU_Result_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.403    inputControl/ALU_Result_reg[8]_i_6_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.517 r  inputControl/ALU_Result_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.517    inputControl/ALU_Result_reg[8]_i_3_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.674 r  inputControl/ALU_Result_reg[8]_i_2/CO[1]
                         net (fo=20, routed)          1.398    24.072    ALU/ALU_Result0[8]
    SLICE_X11Y4          LUT5 (Prop_lut5_I3_O)        0.329    24.401 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000    24.401    ALU/ALU_Result[8]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.451     4.792    ALU/CLK
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[8]/C

Slack:                    inf
  Source:                 inputControl/A_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.776ns  (logic 10.234ns (46.997%)  route 11.542ns (53.003%))
  Logic Levels:           42  (CARRY4=35 FDRE=1 LUT2=1 LUT3=4 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDRE                         0.000     0.000 r  inputControl/A_reg_reg[15]/C
    SLICE_X14Y3          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  inputControl/A_reg_reg[15]/Q
                         net (fo=14, routed)          2.442     2.960    inputControl/A[15]
    SLICE_X2Y8           LUT2 (Prop_lut2_I1_O)        0.124     3.084 r  inputControl/ALU_Result[15]_i_38/O
                         net (fo=1, routed)           0.000     3.084    inputControl/ALU_Result[15]_i_38_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.597 r  inputControl/ALU_Result_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.597    inputControl/ALU_Result_reg[15]_i_22_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.714 r  inputControl/ALU_Result_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.714    inputControl/ALU_Result_reg[15]_i_13_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.831 r  inputControl/ALU_Result_reg[15]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.831    inputControl/ALU_Result_reg[15]_i_4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.948 r  inputControl/ALU_Result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.948    inputControl/ALU_Result_reg[15]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.202 r  inputControl/ALU_Result_reg[15]_i_2/CO[0]
                         net (fo=20, routed)          1.229     5.431    inputControl/ALU_Result0[15]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.367     5.798 r  inputControl/ALU_Result[14]_i_23/O
                         net (fo=1, routed)           0.000     5.798    inputControl/ALU_Result[14]_i_23_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.348 r  inputControl/ALU_Result_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.348    inputControl/ALU_Result_reg[14]_i_16_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.462 r  inputControl/ALU_Result_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.462    inputControl/ALU_Result_reg[14]_i_11_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.576 r  inputControl/ALU_Result_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.576    inputControl/ALU_Result_reg[14]_i_6_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.690 r  inputControl/ALU_Result_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.690    inputControl/ALU_Result_reg[14]_i_3_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.847 r  inputControl/ALU_Result_reg[14]_i_2/CO[1]
                         net (fo=20, routed)          1.246     8.093    inputControl/ALU_Result0[14]
    SLICE_X1Y11          LUT3 (Prop_lut3_I0_O)        0.329     8.422 r  inputControl/ALU_Result[13]_i_23/O
                         net (fo=1, routed)           0.000     8.422    inputControl/ALU_Result[13]_i_23_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  inputControl/ALU_Result_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.972    inputControl/ALU_Result_reg[13]_i_16_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  inputControl/ALU_Result_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.086    inputControl/ALU_Result_reg[13]_i_11_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  inputControl/ALU_Result_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.200    inputControl/ALU_Result_reg[13]_i_6_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.314 r  inputControl/ALU_Result_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.314    inputControl/ALU_Result_reg[13]_i_3_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.471 r  inputControl/ALU_Result_reg[13]_i_2/CO[1]
                         net (fo=20, routed)          0.950    10.421    inputControl/ALU_Result0[13]
    SLICE_X2Y13          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    11.221 r  inputControl/ALU_Result_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.221    inputControl/ALU_Result_reg[12]_i_16_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.338 r  inputControl/ALU_Result_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.338    inputControl/ALU_Result_reg[12]_i_11_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.455 r  inputControl/ALU_Result_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.455    inputControl/ALU_Result_reg[12]_i_6_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.572 r  inputControl/ALU_Result_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.572    inputControl/ALU_Result_reg[12]_i_3_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.729 r  inputControl/ALU_Result_reg[12]_i_2/CO[1]
                         net (fo=20, routed)          1.304    13.033    inputControl/ALU_Result0[12]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.332    13.365 r  inputControl/ALU_Result[11]_i_23/O
                         net (fo=1, routed)           0.000    13.365    inputControl/ALU_Result[11]_i_23_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.915 r  inputControl/ALU_Result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.915    inputControl/ALU_Result_reg[11]_i_16_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.029 r  inputControl/ALU_Result_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.029    inputControl/ALU_Result_reg[11]_i_11_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.143 r  inputControl/ALU_Result_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.143    inputControl/ALU_Result_reg[11]_i_6_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.257 r  inputControl/ALU_Result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.257    inputControl/ALU_Result_reg[11]_i_3_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.414 r  inputControl/ALU_Result_reg[11]_i_2/CO[1]
                         net (fo=20, routed)          1.268    15.681    inputControl/ALU_Result0[11]
    SLICE_X5Y12          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.466 r  inputControl/ALU_Result_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.466    inputControl/ALU_Result_reg[10]_i_16_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.580 r  inputControl/ALU_Result_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.580    inputControl/ALU_Result_reg[10]_i_11_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.694 r  inputControl/ALU_Result_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.694    inputControl/ALU_Result_reg[10]_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.808 r  inputControl/ALU_Result_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.808    inputControl/ALU_Result_reg[10]_i_3_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.965 r  inputControl/ALU_Result_reg[10]_i_2/CO[1]
                         net (fo=20, routed)          1.723    18.689    inputControl/ALU_Result0[10]
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.329    19.018 r  inputControl/ALU_Result[9]_i_23/O
                         net (fo=1, routed)           0.000    19.018    inputControl/ALU_Result[9]_i_23_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.568 r  inputControl/ALU_Result_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.568    inputControl/ALU_Result_reg[9]_i_16_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.682 r  inputControl/ALU_Result_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.682    inputControl/ALU_Result_reg[9]_i_11_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.796 r  inputControl/ALU_Result_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.796    inputControl/ALU_Result_reg[9]_i_6_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.910 r  inputControl/ALU_Result_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.910    inputControl/ALU_Result_reg[9]_i_3_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.067 r  inputControl/ALU_Result_reg[9]_i_2/CO[1]
                         net (fo=20, routed)          1.380    21.447    ALU/ALU_Result0[9]
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.329    21.776 r  ALU/ALU_Result[9]_i_1/O
                         net (fo=1, routed)           0.000    21.776    ALU/ALU_Result[9]_i_1_n_0
    SLICE_X6Y4           FDRE                                         r  ALU/ALU_Result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.517     4.858    ALU/CLK
    SLICE_X6Y4           FDRE                                         r  ALU/ALU_Result_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.294%)  route 0.169ns (48.706%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X6Y2           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.169     0.347    vga_control/cdr/ADDRARDADDR[6]
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     1.992    vga_control/cdr/CLK
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[6]/C

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.363%)  route 0.163ns (46.637%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE                         0.000     0.000 r  inputControl/opcode_reg_reg[1]/C
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/opcode_reg_reg[1]/Q
                         net (fo=18, routed)          0.163     0.304    ALU/opcode[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  ALU/ALU_Result[8]_i_1/O
                         net (fo=1, routed)           0.000     0.349    ALU/ALU_Result[8]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    ALU/CLK
    SLICE_X11Y4          FDRE                                         r  ALU/ALU_Result_reg[8]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.158ns (39.884%)  route 0.238ns (60.116%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[3]/G
    SLICE_X5Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[3]/Q
                         net (fo=2, routed)           0.238     0.396    vga_control/cdr/ADDRARDADDR[7]
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     1.992    vga_control/cdr/CLK
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.409ns  (logic 0.158ns (38.649%)  route 0.251ns (61.351%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.251     0.409    vga_control/cdr/ADDRARDADDR[5]
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.865     1.992    vga_control/cdr/CLK
    SLICE_X5Y1           FDRE                                         r  vga_control/cdr/addr_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_control/row_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.178ns (41.652%)  route 0.249ns (58.348%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           LDCE                         0.000     0.000 r  vga_control/row_addr_reg[1]/G
    SLICE_X6Y2           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/row_addr_reg[1]/Q
                         net (fo=1, routed)           0.249     0.427    vga_control/cdr/ADDRARDADDR[1]
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.006    vga_control/cdr/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.178ns (41.032%)  route 0.256ns (58.968%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[2]/G
    SLICE_X6Y2           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/char_addr_reg[2]/Q
                         net (fo=2, routed)           0.256     0.434    vga_control/cdr/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.006    vga_control/cdr/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.158ns (34.009%)  route 0.307ns (65.991%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[0]/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[0]/Q
                         net (fo=2, routed)           0.307     0.465    vga_control/cdr/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.006    vga_control/cdr/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/row_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.178ns (37.295%)  route 0.299ns (62.705%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           LDCE                         0.000     0.000 r  vga_control/row_addr_reg[3]/G
    SLICE_X6Y2           LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  vga_control/row_addr_reg[3]/Q
                         net (fo=1, routed)           0.299     0.477    vga_control/cdr/ADDRARDADDR[3]
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.006    vga_control/cdr/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 vga_control/char_addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.158ns (32.794%)  route 0.324ns (67.206%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           LDCE                         0.000     0.000 r  vga_control/char_addr_reg[1]/G
    SLICE_X4Y2           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  vga_control/char_addr_reg[1]/Q
                         net (fo=2, routed)           0.324     0.482    vga_control/cdr/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     2.006    vga_control/cdr/CLK
    RAMB18_X0Y0          RAMB18E1                                     r  vga_control/cdr/addr_reg_reg_rep/CLKARDCLK

Slack:                    inf
  Source:                 inputControl/opcode_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALU/ALU_Result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.429%)  route 0.298ns (61.571%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE                         0.000     0.000 r  inputControl/opcode_reg_reg[0]/C
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputControl/opcode_reg_reg[0]/Q
                         net (fo=34, routed)          0.298     0.439    ALU/opcode[0]
    SLICE_X5Y6           LUT5 (Prop_lut5_I4_O)        0.045     0.484 r  ALU/ALU_Result[11]_i_1/O
                         net (fo=1, routed)           0.000     0.484    ALU/ALU_Result[11]_i_1_n_0
    SLICE_X5Y6           FDRE                                         r  ALU/ALU_Result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.864     1.991    ALU/CLK
    SLICE_X5Y6           FDRE                                         r  ALU/ALU_Result_reg[11]/C





