#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 11:29:02 2020
# Process ID: 28464
# Current directory: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28424 C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.xpr
# Log file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/vivado.log
# Journal file: C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6'
INFO: [Project 1-313] Project file moved from 'C:/Users/rhev2401/Downloads/S4e-APP6-Vivado_2019/S4e-APP6-Vivado_2019/APP6' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1', nor could it be found using path 'C:/Users/rhev2401/Downloads/vivado-library-2018.2-1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/vivado-library-2018.2-1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 802.012 ; gain = 189.754
update_compile_order -fileset sources_1
open_bd_design {C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:user:myip:1.0 - myip_0
Adding component instance block -- xilinx.com:module_ref:mux32:1.0 - mux32_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_2_Cycle_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Registre_Decalage
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - Delai_1_Cycle_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/Q(data) and /Calcul_Moyenne/DSP_0/Registre_Decalage/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/DSP_0/CE(ce) and /Calcul_Moyenne/DSP_0/Delai_1_Cycle_1/D(data)
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Calcul_Moyenne/myip_0/o_data_available(undef) and /Calcul_Moyenne/DSP_0/CE(ce)
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Successfully read diagram <design_1> from BD file <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1299.031 ; gain = 0.000
set_property name Calcul_de_la_Moyenne [get_bd_cells Calcul_Moyenne]
save_bd_design
Wrote  : <C:\Users\fpell\Documents\UdeS\S4\Projet\Mini_Cruze_Control\ZYBOZ7\Main_ZYBOZ7\S4e-APP6-Vivado_2019\APP6\APP6.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/fpell/Documents/UdeS/S4/Projet/Mini_Cruze_Control/ZYBOZ7/Main_ZYBOZ7/S4e-APP6-Vivado_2019/APP6/APP6.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 11:31:21 2020...
