# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
vlib work
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:13:31 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_16.vhd(72): (vcom-1136) Unknown identifier "AND_IN".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_16.vhd(72): Choice in CASE statement alternative must be locally static.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_16.vhd(112): VHDL Compiler exiting
# End time: 11:13:31 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:13:51 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 11:13:51 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:13:54 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(15): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(16): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(17): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(19): (vcom-1136) Unknown identifier "std_logic".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(20): (vcom-1136) Unknown identifier "std_logic".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(22): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(23): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(30): (vcom-1136) Unknown identifier "std_logic".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(30): Enumeration literal '0' is not of type (error).
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(32): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(33): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(34): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(36): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(37): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(42): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(43): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(44): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(45): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(46): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(47): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(48): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(49): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(50): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(51): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(52): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(53): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(54): (vcom-1136) Unknown identifier "unsigned".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(56): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(57): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(58): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(59): (vcom-1136) Unknown identifier "signed".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(63): VHDL Compiler exiting
# End time: 11:13:54 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 32, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:14:10 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# End time: 11:14:10 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:14:11 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# End time: 11:14:12 on Jan 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:20:45 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(71): (vcom-1136) Unknown identifier "input1".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(71): (vcom-1136) Unknown identifier "input2".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): Illegal target for signal assignment.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): (vcom-1136) Unknown identifier "s_input".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): (vcom-1136) Unknown identifier "s_output".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(90): near "loop": expecting PROCESS
# End time: 11:20:45 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:20:47 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 11:20:48 on Jan 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:20:52 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(71): (vcom-1136) Unknown identifier "input1".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(71): (vcom-1136) Unknown identifier "input2".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): Illegal target for signal assignment.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): (vcom-1136) Unknown identifier "s_input".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): (vcom-1136) Unknown identifier "s_output".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(90): near "loop": expecting PROCESS
# End time: 11:20:52 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:21:45 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): Illegal target for signal assignment.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(87): (vcom-1136) Unknown identifier "s_input".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): (vcom-1136) Unknown identifier "s_output".
# 
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(89): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(90): near "loop": expecting PROCESS
# End time: 11:21:45 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:22:05 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Warning: [2] C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(91): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# End time: 11:22:06 on Jan 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 11:22:09 on Jan 29,2016
# vcom -reportprogress 300 -work work C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_testbed
# -- Compiling architecture testbed of alu_testbed
# ** Warning: [2] C:/Users/scarte9/ECSE487-ALU/alu_tb.vhd(91): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# End time: 11:22:09 on Jan 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
