Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L dist_mem_gen_v8_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sim' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_valid_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:195]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dma_last_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:196]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dma_data_dev' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:197]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'rid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:211]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'bid' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:234]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 10 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/lcd_controller_0/imports/hardware/lcd_controller.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ext_int' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'C' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 25 for port 'D' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/dsp_mul.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:56]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/mul.v:59]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:70]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:82]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:85]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:88]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:91]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 41 for port 'result' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/f_muler_front.v:94]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a_wait' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/ip/ma_river_core_0/imports/super/fpu_top.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_arqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 's_axi_awqos' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:460]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'a' [E:/vivado_project/tixijiegou-lab2/lab2/lab2.srcs/sources_1/new/soc_top.v:531]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'waddr' [E:/vivado_project/tixijiegou-lab2/lab2/cpu.v:209]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [E:/vivado_project/tixijiegou-lab2/lab2/lab2.ip_user_files/ipstatic/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
