
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 431.312 ; gain = 161.512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rpais/Desktop/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 511.246 ; gain = 34.328
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/design_1_axi_smc_1_0.dcp' for cell 'design_1_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/design_1_axi_smc_2_0.dcp' for cell 'design_1_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/design_1_axi_smc_3_0.dcp' for cell 'design_1_i/axi_smc_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_srcnn_0_0/design_1_srcnn_0_0.dcp' for cell 'design_1_i/srcnn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2090 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2039.180 ; gain = 34.672
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/bd_a878_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_1/bd_a888_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_1/bd_68d9_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/SPB_Data/ELEN90096-Group-2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 61 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2570.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 741 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 388 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 16 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 80 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 126 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 16 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2570.309 ; gain = 2059.062
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2570.309 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 93de646a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 2570.309 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 66 pins
INFO: [Opt 31-138] Pushed 86 inverter(s) to 6387 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105983383

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-389] Phase Retarget created 142 cells and removed 504 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e29e9792

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-389] Phase Constant propagation created 95 cells and removed 943 cells
INFO: [Opt 31-1021] In phase Constant propagation, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: e66b1e8d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 840 cells
INFO: [Opt 31-1021] In phase Sweep, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: e66b1e8d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f30327da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e84c54fd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3016.938 ; gain = 138.012
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             142  |             504  |                                             84  |
|  Constant propagation         |              95  |             943  |                                             84  |
|  Sweep                        |               0  |             840  |                                            167  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3016.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 195204dbf

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3016.938 ; gain = 138.012

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 155 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 11 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 12 Total Ports: 310
Ending PowerOpt Patch Enables Task | Checksum: f551ff26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4621.047 ; gain = 0.000
Ending Power Optimization Task | Checksum: f551ff26

Time (s): cpu = 00:01:49 ; elapsed = 00:01:13 . Memory (MB): peak = 4621.047 ; gain = 1604.109

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 194579d31

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 4621.047 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 194579d31

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 4621.047 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4621.047 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 194579d31

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4621.047 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:34 ; elapsed = 00:02:48 . Memory (MB): peak = 4621.047 ; gain = 2050.738
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:02:01 ; elapsed = 00:01:18 . Memory (MB): peak = 4671.703 ; gain = 50.656
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4699.973 ; gain = 28.270
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4699.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95cfe7e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 4699.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4699.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f06f4d11

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4699.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 144996a04

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 144996a04

Time (s): cpu = 00:00:52 ; elapsed = 00:00:38 . Memory (MB): peak = 4856.309 ; gain = 156.336
Phase 1 Placer Initialization | Checksum: 144996a04

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 160b2453d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:16 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12bd6ceea

Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 15bc7aa62

Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 15bc7aa62

Time (s): cpu = 00:02:17 ; elapsed = 00:01:32 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 24b8c0eee

Time (s): cpu = 00:02:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 25a55a01e

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 25a55a01e

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336
Phase 2.1.1 Partition Driven Placement | Checksum: 25a55a01e

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336
Phase 2.1 Floorplanning | Checksum: 1c9657d4b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c9657d4b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c9657d4b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:38 . Memory (MB): peak = 4856.309 ; gain = 156.336

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 28e0bb44b

Time (s): cpu = 00:04:32 ; elapsed = 00:02:54 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1047 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 420 nets or LUTs. Breaked 0 LUT, combined 420 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 35 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 68 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 68 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 4916.469 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4916.469 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            420  |                   420  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                    21  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            422  |                   441  |           0  |           5  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1469dbf2f

Time (s): cpu = 00:04:45 ; elapsed = 00:03:06 . Memory (MB): peak = 4916.469 ; gain = 216.496
Phase 2.4 Global Placement Core | Checksum: 17729f647

Time (s): cpu = 00:05:07 ; elapsed = 00:03:20 . Memory (MB): peak = 4916.469 ; gain = 216.496
Phase 2 Global Placement | Checksum: 17729f647

Time (s): cpu = 00:05:07 ; elapsed = 00:03:20 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ea11a04b

Time (s): cpu = 00:05:30 ; elapsed = 00:03:33 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15c118f2f

Time (s): cpu = 00:05:38 ; elapsed = 00:03:39 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 186eecee4

Time (s): cpu = 00:06:16 ; elapsed = 00:04:00 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: e4d7e089

Time (s): cpu = 00:06:34 ; elapsed = 00:04:10 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 103bdd0da

Time (s): cpu = 00:06:44 ; elapsed = 00:04:19 . Memory (MB): peak = 4916.469 ; gain = 216.496
Phase 3.3.3 Slice Area Swap | Checksum: 103bdd0da

Time (s): cpu = 00:06:44 ; elapsed = 00:04:19 . Memory (MB): peak = 4916.469 ; gain = 216.496
Phase 3.3 Small Shape DP | Checksum: 1d0e29ae5

Time (s): cpu = 00:07:32 ; elapsed = 00:04:45 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1f1183df5

Time (s): cpu = 00:07:34 ; elapsed = 00:04:48 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1797d03e6

Time (s): cpu = 00:07:35 ; elapsed = 00:04:48 . Memory (MB): peak = 4916.469 ; gain = 216.496
Phase 3 Detail Placement | Checksum: 1797d03e6

Time (s): cpu = 00:07:35 ; elapsed = 00:04:49 . Memory (MB): peak = 4916.469 ; gain = 216.496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 227a29a13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.072 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 188554d9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5063.852 ; gain = 0.000
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 5741 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1af0d2776

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 5063.852 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 13c575feb

Time (s): cpu = 00:09:43 ; elapsed = 00:06:29 . Memory (MB): peak = 5063.852 ; gain = 363.879

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.072. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1af8eaef3

Time (s): cpu = 00:09:44 ; elapsed = 00:06:30 . Memory (MB): peak = 5063.852 ; gain = 363.879

Time (s): cpu = 00:09:44 ; elapsed = 00:06:30 . Memory (MB): peak = 5063.852 ; gain = 363.879
Phase 4.1 Post Commit Optimization | Checksum: 1af8eaef3

Time (s): cpu = 00:09:44 ; elapsed = 00:06:30 . Memory (MB): peak = 5063.852 ; gain = 363.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.621 . Memory (MB): peak = 5076.707 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a20aa0a7

Time (s): cpu = 00:10:07 ; elapsed = 00:06:45 . Memory (MB): peak = 5076.707 ; gain = 376.734

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                4x4|                2x2|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a20aa0a7

Time (s): cpu = 00:10:07 ; elapsed = 00:06:45 . Memory (MB): peak = 5076.707 ; gain = 376.734
Phase 4.3 Placer Reporting | Checksum: 2a20aa0a7

Time (s): cpu = 00:10:08 ; elapsed = 00:06:46 . Memory (MB): peak = 5076.707 ; gain = 376.734

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 5076.707 ; gain = 0.000

Time (s): cpu = 00:10:08 ; elapsed = 00:06:46 . Memory (MB): peak = 5076.707 ; gain = 376.734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a98de542

Time (s): cpu = 00:10:08 ; elapsed = 00:06:46 . Memory (MB): peak = 5076.707 ; gain = 376.734
Ending Placer Task | Checksum: 219827182

Time (s): cpu = 00:10:09 ; elapsed = 00:06:47 . Memory (MB): peak = 5076.707 ; gain = 376.734
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:15 ; elapsed = 00:06:50 . Memory (MB): peak = 5076.707 ; gain = 376.734
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 5076.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 5076.707 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5076.707 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5076.707 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 5076.707 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5223.523 ; gain = 146.816
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 5223.523 ; gain = 146.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 5275.930 ; gain = 52.406
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5275.930 ; gain = 52.406
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ce8f6c11 ConstDB: 0 ShapeSum: 587713bd RouteDB: f27bf1b4
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5434.301 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4eca3c77 | NumContArr: a8498bfe | Constraints: 15bcd28d | Timing: 0
Phase 1 Build RT Design | Checksum: 10cd09b02

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10cd09b02

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10cd09b02

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1e4eff029

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b14cafba

Time (s): cpu = 00:01:06 ; elapsed = 00:00:45 . Memory (MB): peak = 5434.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.473  | TNS=0.000  | WHS=-0.096 | THS=-158.381|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48743
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37447
  Number of Partially Routed Nets     = 11296
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23727042d

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23727042d

Time (s): cpu = 00:01:54 ; elapsed = 00:01:16 . Memory (MB): peak = 5434.301 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 299f85b82

Time (s): cpu = 00:02:23 ; elapsed = 00:01:33 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10841
 Number of Nodes with overlaps = 904
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=-0.077 | THS=-0.595 |

Phase 4.1 Global Iteration 0 | Checksum: 20cde21c6

Time (s): cpu = 00:05:55 ; elapsed = 00:04:06 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1596c66d7

Time (s): cpu = 00:05:56 ; elapsed = 00:04:06 . Memory (MB): peak = 5434.301 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1596c66d7

Time (s): cpu = 00:05:56 ; elapsed = 00:04:06 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 174146574

Time (s): cpu = 00:06:20 ; elapsed = 00:04:23 . Memory (MB): peak = 5434.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1c4cb2325

Time (s): cpu = 00:06:36 ; elapsed = 00:04:32 . Memory (MB): peak = 5434.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1c4cb2325

Time (s): cpu = 00:06:36 ; elapsed = 00:04:32 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c4cb2325

Time (s): cpu = 00:06:36 ; elapsed = 00:04:32 . Memory (MB): peak = 5434.301 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c4cb2325

Time (s): cpu = 00:06:37 ; elapsed = 00:04:33 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15959b8f2

Time (s): cpu = 00:06:52 ; elapsed = 00:04:42 . Memory (MB): peak = 5434.301 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1be7a17ff

Time (s): cpu = 00:06:52 ; elapsed = 00:04:42 . Memory (MB): peak = 5434.301 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1be7a17ff

Time (s): cpu = 00:06:53 ; elapsed = 00:04:42 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.52171 %
  Global Horizontal Routing Utilization  = 8.81202 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 156ff1ef9

Time (s): cpu = 00:06:53 ; elapsed = 00:04:43 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 156ff1ef9

Time (s): cpu = 00:06:54 ; elapsed = 00:04:43 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 156ff1ef9

Time (s): cpu = 00:06:59 ; elapsed = 00:04:48 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 156ff1ef9

Time (s): cpu = 00:06:59 ; elapsed = 00:04:49 . Memory (MB): peak = 5434.301 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.185  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 156ff1ef9

Time (s): cpu = 00:07:09 ; elapsed = 00:04:53 . Memory (MB): peak = 5434.301 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 9468ecbb

Time (s): cpu = 00:07:10 ; elapsed = 00:04:55 . Memory (MB): peak = 5434.301 ; gain = 0.000

Time (s): cpu = 00:07:10 ; elapsed = 00:04:55 . Memory (MB): peak = 5434.301 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:40 ; elapsed = 00:05:15 . Memory (MB): peak = 5434.301 ; gain = 158.371
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 5588.246 ; gain = 153.945
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 5588.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 5588.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5588.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5588.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 5588.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/SPB_Data/ELEN90096-Group-2/project_2/project_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 5588.246 ; gain = 0.000

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_225_fu_4921_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_225_fu_4921_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_226_fu_4931_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_226_fu_4931_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_227_fu_5009_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_227_fu_5009_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_228_fu_5019_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_228_fu_5019_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_229_fu_5091_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_229_fu_5091_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_230_fu_5101_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_230_fu_5101_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_234_fu_4947_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_234_fu_4947_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_235_fu_4956_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_235_fu_4956_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_236_fu_5029_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_236_fu_5029_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_237_fu_5038_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_237_fu_5038_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_238_fu_5111_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_238_fu_5111_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_239_fu_5120_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_239_fu_5120_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_243_fu_6036_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_243_fu_6036_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_244_fu_6047_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_244_fu_6047_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_245_fu_6258_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_245_fu_6258_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_246_fu_6269_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_246_fu_6269_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_247_fu_6480_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_247_fu_6480_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_248_fu_6491_p2 input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_248_fu_6491_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_249_reg_15513_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_249_reg_15513_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_250_reg_15588_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_250_reg_15588_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_250_reg_15588_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_250_reg_15588_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_251_reg_15593_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_251_reg_15593_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_251_reg_15593_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_251_reg_15593_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_252_reg_15598_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_252_reg_15598_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_252_reg_15598_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_252_reg_15598_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_253_reg_15603_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_253_reg_15603_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_253_reg_15603_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_253_reg_15603_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_254_reg_15608_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_254_reg_15608_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_254_reg_15608_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_254_reg_15608_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_255_reg_15613_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_255_reg_15613_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_255_reg_15613_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_255_reg_15613_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_256_reg_15618_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_256_reg_15618_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_256_reg_15618_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_256_reg_15618_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_257_reg_15623_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_257_reg_15623_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_257_reg_15623_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_257_reg_15623_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_258_reg_15628_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_258_reg_15628_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_258_reg_15628_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_258_reg_15628_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_10s_7ns_7ns_14_4_1_U44/srcnn_mac_muladd_10s_7ns_7ns_14_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U100/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U104/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U105/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U110/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U45/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U46/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U48/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U50/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U53/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U55/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U58/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U60/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U63/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U65/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U68/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U70/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U73/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U75/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U78/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U80/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U83/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U85/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U89/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U90/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U94/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U95/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_32s_33_4_1_U99/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U103/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U108/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U47/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U49/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U51/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U52/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U54/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U56/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U57/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U59/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U61/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U62/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U64/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U66/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U67/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg input design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mac_muladd_16s_16s_33s_33_4_1_U69/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_223_fu_4825_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_224_fu_4836_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_225_fu_4921_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_225_fu_4921_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_226_fu_4931_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_226_fu_4931_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_227_fu_5009_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_227_fu_5009_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_228_fu_5019_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_228_fu_5019_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_229_fu_5091_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_229_fu_5091_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_230_fu_5101_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_230_fu_5101_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_232_fu_4857_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_233_fu_4867_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_234_fu_4947_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_234_fu_4947_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_235_fu_4956_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_235_fu_4956_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_236_fu_5029_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_236_fu_5029_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_237_fu_5038_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_237_fu_5038_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_238_fu_5111_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_238_fu_5111_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_239_fu_5120_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_239_fu_5120_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_241_fu_5821_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_242_fu_5833_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_243_fu_6036_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_243_fu_6036_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_244_fu_6047_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_244_fu_6047_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_245_fu_6258_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_245_fu_6258_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_246_fu_6269_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_246_fu_6269_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_247_fu_6480_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_247_fu_6480_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_248_fu_6491_p2 output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_248_fu_6491_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U18/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U18/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U20/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U20/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U21/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U21/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U22/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U22/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U24/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U24/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U25/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U25/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U26/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U26/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U28/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U28/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U29/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U29/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U30/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U30/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U32/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U32/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U33/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U33/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U34/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U34/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U35/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U35/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U36/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U36/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U37/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U37/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U38/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U38/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U39/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U39/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U40/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U40/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U41/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U41/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U42/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U42/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U43/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U43/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_18ns_23_1_1_U319/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_18ns_23_1_1_U319/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_9ns_14_1_1_U318/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_9ns_14_1_1_U318/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U316/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U316/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U317/tmp_product output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U317/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln134_1_reg_2754_reg output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln134_1_reg_2754_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln71_1_reg_2804_reg output design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln71_1_reg_2804_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/tmp_product output design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/mul_7ns_18ns_24_1_1_U345/tmp_product output design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/mul_7ns_18ns_24_1_1_U345/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/mul_5ns_18ns_22_1_1_U619/tmp_product output design_1_i/srcnn_0/inst/grp_conv2_fu_328/mul_5ns_18ns_22_1_1_U619/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U663/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U663/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U667/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U667/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U671/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U671/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U678/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U678/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/mul_6ns_18ns_23_1_1_U632/tmp_product output design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/mul_6ns_18ns_23_1_1_U632/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2 multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_231_fu_5177_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2 multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/add_ln54_240_fu_5195_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U17/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U18/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U18/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U20/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U20/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U21/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U21/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U22/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U22/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U24/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U24/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U25/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U25/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U26/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U26/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U28/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U28/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U29/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U29/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U30/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U30/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U32/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U32/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U33/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U33/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U34/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U34/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U35/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U35/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U36/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U36/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U37/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U37/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U38/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U38/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U39/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U39/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U40/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U40/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U41/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U41/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U42/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U42/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U43/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_16s_16s_32_1_1_U43/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/grp_conv1_Pipeline_OUT_ROW_COL_fu_823/mul_8ns_10ns_17_1_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_64s_8ns_64_1_1_U315/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_18ns_23_1_1_U319/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_18ns_23_1_1_U319/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_9ns_14_1_1_U318/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_6ns_9ns_14_1_1_U318/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U316/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U316/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U317/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_9ns_11ns_19_1_1_U317/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln134_reg_2723_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln134_reg_2723_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln71_reg_2799_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv1_fu_292/mul_ln71_reg_2799_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_conv2_Pipeline_OUT_ROW_COL_fu_472/mul_8ns_10ns_17_1_1_U416/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/mul_7ns_18ns_24_1_1_U345/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv2_fu_328/grp_load_input_buffer_c2_fu_395/grp_load_input_buffer_c2_Pipeline_BH_fu_120/mul_7ns_18ns_24_1_1_U345/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv2_fu_328/mul_5ns_18ns_22_1_1_U619/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv2_fu_328/mul_5ns_18ns_22_1_1_U619/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U663/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U663/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U667/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U667/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U671/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U671/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U674/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U678/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mul_16s_16s_31_1_1_U678/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_102_reg_5527_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_102_reg_5527_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_106_reg_5616_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_106_reg_5616_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_108_reg_5695_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_108_reg_5695_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_112_reg_5888_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_112_reg_5888_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_116_reg_6073_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_116_reg_6073_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_120_reg_6315_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_120_reg_6315_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_16_reg_5247_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_16_reg_5247_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_51_reg_5319_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_51_reg_5319_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_53_reg_5343_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_53_reg_5343_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_76_reg_5443_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_76_reg_5443_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_79_reg_5448_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_79_reg_5448_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_82_reg_5606_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_82_reg_5606_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_87_reg_5878_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_87_reg_5878_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_92_reg_6063_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_92_reg_6063_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_97_reg_6305_reg multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_conv3_Pipeline_IN_ROW_COL_fu_236/tmp_97_reg_6305_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/mul_6ns_18ns_23_1_1_U632/tmp_product multiplier stage design_1_i/srcnn_0/inst/grp_conv3_fu_436/grp_load_input_buffer_c3_fu_215/mul_6ns_18ns_23_1_1_U632/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A4)+((~A4)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 325 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 5836.184 ; gain = 247.938
INFO: [Common 17-206] Exiting Vivado at Mon Nov  6 20:57:38 2023...
