[
	{
		"original_line": "input vin1, vin2, vsel;", 
		"bug_line": "input vin1, vin2, vsel,",
		"error_description": "Trailing comma without a following identifier in port list, and missing semicolon at the end of the declaration."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled keyword 'begin' as 'begn', causing a syntax error due to unrecognized token."
	},
	{
		"original_line": "(* instrument_module *)", 
		"bug_line": "(* instrument_module",
		"error_description": "Unterminated attribute: missing the closing '*)' delimiter for the attribute comment."
	},
	{
		"original_line": "input vin1, vin2, vsel;", 
		"bug_line": "input vin1 vin2, vsel;",
		"error_description": "Missing comma between port names 'vin1' and 'vin2', resulting in invalid token sequence where 'vin2' is interpreted as an undeclared type instead of a port identifier."
	},
	{
		"original_line": "      V(vout) <+ vout_val;", 
		"bug_line": "      V(vout) <+ vout_val",
		"error_description": "Missing semicolon at the end of the contribution statement"
	},
	{
		"original_line": "      if (selector == 1)begin", 
		"bug_line": "      if (selector == 1begin",
		"error_description": "Missing closing parenthesis for condition, causing invalid token '1begin' and unclosed parentheses"
	},
	{
		"original_line": "parameter real vth  = 2.5;", 
		"bug_line": "parameter real vth  = 2.5",
		"error_description": "Missing semicolon at the end of the parameter declaration line causes syntax error as the next token 'integer' becomes unexpected after the un-terminated statement."
	},
	{
		"original_line": "V(vout) <+ vout_val;", 
		"bug_line": "V(vout) <+ vout_val",
		"error_description": "Missing semicolon at statement termination. VerilogA requires all statements to end with a semicolon."
	},
	{
		"original_line": "      selector = (V(vsel) > vth) ? 1: 0;", 
		"bug_line": "      selector = (V(vsel) > vth) ? 1 0;",
		"error_description": "Missing colon in ternary operator between expressions"
	},
	{
		"original_line": "         selector = 1;", 
		"bug_line": "         selector = ;",
		"error_description": "Missing right-hand expression in assignment statement. The '=' operator requires an expression after it, but none is provided."
	},
	{
		"original_line": "parameter real vth  = 2.5;", 
		"bug_line": "parameter real vth  = 2.5",
		"error_description": "Missing terminating semicolon at end of parameter declaration"
	},
	{
		"original_line": "vout_val = V(vin2);", 
		"bug_line": "vout_val = V(vin2;",
		"error_description": "Missing closing parenthesis for the function call V(vin2), resulting in unmatched parentheses syntax error"
	},
	{
		"original_line": "      @ (cross(V(vsel) - vth, -1, 1.0, vsel.potential.abstol))", 
		"bug_line": "      @ (cross(V(vsel) - vth, -1 1.0, vsel.potential.abstol))",
		"error_description": "Missing comma between the -1 and 1.0 arguments in the cross function call, causing invalid parameter separation."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration"
	},
	{
		"original_line": "   real vout_val;", 
		"bug_line": "   reel vout_val;",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid data type in VerilogA."
	},
	{
		"original_line": "input vin1, vin2, vsel;", 
		"bug_line": "inpu vin1, vin2, vsel;",
		"error_description": "Misspelled 'input' keyword as 'inpu', causing unrecognized directive error"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analg begin",
		"error_description": "Misspelled 'analog' keyword as 'analg', causing unrecognized statement type"
	},
	{
		"original_line": "@ (cross(V(vsel) - vth, -1, 1.0, vsel.potential.abstol))", 
		"bug_line": "@ (cross(V(vsel) - vth, -1, 1.0 vsel.potential.abstol))",
		"error_description": "Missing comma between the 1.0 and vsel arguments in the cross function call"
	},
	{
		"original_line": "input vin1, vin2, vsel;", 
		"bug_line": "inpu vin1, vin2, vsel;",
		"error_description": "Misspelled keyword 'input' as 'inpu', causing an invalid port direction declaration."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing a syntax error where the parser expects either a semicolon or comma before the next token."
	}
]