
*** Running vivado
    with args -log H1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source H1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source H1.tcl -notrace
Command: synth_design -top H1 -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 391.605 ; gain = 99.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'H1' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/I.v:23]
INFO: [Synth 8-638] synthesizing module 'DRUMk_M_N_s' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:35]
	Parameter k bound to: 4 - type: integer 
	Parameter n bound to: 16 - type: integer 
	Parameter m bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dsmk_mn' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:61]
	Parameter k_in bound to: 4 - type: integer 
	Parameter n_in bound to: 16 - type: integer 
	Parameter m_in bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LOD_k' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:100]
	Parameter k_in bound to: 4 - type: integer 
	Parameter n_in bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LOD_k' (1#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:100]
INFO: [Synth 8-638] synthesizing module 'P_Encoder_k' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:124]
	Parameter k_in bound to: 4 - type: integer 
	Parameter n_in bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'P_Encoder_k' (2#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:124]
INFO: [Synth 8-638] synthesizing module 'Mux_16_3_k' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:156]
	Parameter k_in bound to: 4 - type: integer 
	Parameter n_in bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mux_16_3_k' (3#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:156]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_k_mn' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:140]
	Parameter k_in bound to: 4 - type: integer 
	Parameter n_in bound to: 16 - type: integer 
	Parameter m_in bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_k_mn' (4#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:140]
INFO: [Synth 8-256] done synthesizing module 'dsmk_mn' (5#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:61]
INFO: [Synth 8-256] done synthesizing module 'DRUMk_M_N_s' (6#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:35]
INFO: [Synth 8-256] done synthesizing module 'H1' (7#1) [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/I.v:23]
WARNING: [Synth 8-3331] design Mux_16_3_k has unconnected port in_a[15]
WARNING: [Synth 8-3331] design Mux_16_3_k has unconnected port in_a[1]
WARNING: [Synth 8-3331] design Mux_16_3_k has unconnected port in_a[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 443.082 ; gain = 150.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 443.082 ; gain = 150.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/constrs_1/imports/new/Constraint.xdc]
Finished Parsing XDC File [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/constrs_1/imports/new/Constraint.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 957.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 957.770 ; gain = 665.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 957.770 ; gain = 665.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 957.770 ; gain = 665.441
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.srcs/sources_1/imports/new/DRUMk_M_N_s.v:168]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 957.770 ; gain = 665.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 8     
	  13 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module H1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
Module LOD_k 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Mux_16_3_k 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module dsmk_mn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
Module DRUMk_M_N_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M4/U1/u5/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\M4/U1/u5/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\M3/U1/u5/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M3/U1/u5/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M2/U1/u5/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M2/U1/u5/out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M1/U1/u5/out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\M1/U1/u5/out_reg[1] )
WARNING: [Synth 8-3332] Sequential element (M1/U1/u5/out_reg[1]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M1/U1/u5/out_reg[0]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M2/U1/u5/out_reg[1]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M2/U1/u5/out_reg[0]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M3/U1/u5/out_reg[1]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M3/U1/u5/out_reg[0]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M4/U1/u5/out_reg[1]) is unused and will be removed from module H1.
WARNING: [Synth 8-3332] Sequential element (M4/U1/u5/out_reg[0]) is unused and will be removed from module H1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 957.770 ; gain = 665.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 970.859 ; gain = 678.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1079.570 ; gain = 787.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT2   |    57|
|5     |LUT3   |    62|
|6     |LUT4   |    54|
|7     |LUT5   |   104|
|8     |LUT6   |   234|
|9     |FDRE   |   112|
|10    |LD     |     8|
|11    |IBUF   |    18|
|12    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   700|
|2     |  M1     |DRUMk_M_N_s   |    52|
|3     |    U1   |dsmk_mn_7     |    52|
|4     |      u6 |Mux_16_3_k_8  |    52|
|5     |  M2     |DRUMk_M_N_s_0 |    52|
|6     |    U1   |dsmk_mn_5     |    52|
|7     |      u6 |Mux_16_3_k_6  |    52|
|8     |  M3     |DRUMk_M_N_s_1 |   138|
|9     |    U1   |dsmk_mn_3     |   138|
|10    |      u6 |Mux_16_3_k_4  |    95|
|11    |  M4     |DRUMk_M_N_s_2 |   143|
|12    |    U1   |dsmk_mn       |   143|
|13    |      u6 |Mux_16_3_k    |    49|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1080.477 ; gain = 788.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 1080.477 ; gain = 273.461
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1080.477 ; gain = 788.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1080.477 ; gain = 800.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sanaullah/Documents/GitHub/Verilog/Project/H1/H1.runs/synth_1/H1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file H1_utilization_synth.rpt -pb H1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 1080.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan  8 21:31:00 2020...
