--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Control_matriz.twx Control_matriz.ncd -o Control_matriz.twr
Control_matriz.pcf -ucf pines.ucf

Design file:              Control_matriz.ncd
Physical constraint file: Control_matriz.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 60%;

 1585 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.949ns.
--------------------------------------------------------------------------------

Paths for end point reloj (SLICE_X27Y76.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_10 (FF)
  Destination:          reloj (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_10 to reloj
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.YQ      Tcko                  0.652   TIMER<11>
                                                       TIMER_10
    SLICE_X47Y65.F3      net (fanout=2)        1.537   TIMER<10>
    SLICE_X47Y65.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<1>
                                                       reloj_cmp_eq0000_wg_lut<0>
                                                       reloj_cmp_eq0000_wg_cy<0>
                                                       reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_cy<2>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X27Y76.CE      net (fanout=33)       2.689   reloj_not0002_inv
    SLICE_X27Y76.CLK     Tceck                 0.555   reloj
                                                       reloj
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (2.723ns logic, 4.226ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_4 (FF)
  Destination:          reloj (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.490ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_4 to reloj
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.YQ      Tcko                  0.652   TIMER<5>
                                                       TIMER_4
    SLICE_X47Y66.G1      net (fanout=2)        1.357   TIMER<4>
    SLICE_X47Y66.COUT    Topcyg                1.001   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_lut<3>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X27Y76.CE      net (fanout=33)       2.689   reloj_not0002_inv
    SLICE_X27Y76.CLK     Tceck                 0.555   reloj
                                                       reloj
    -------------------------------------------------  ---------------------------
    Total                                      6.490ns (2.444ns logic, 4.046ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_3 (FF)
  Destination:          reloj (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.466ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_3 to reloj
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.XQ      Tcko                  0.592   TIMER<3>
                                                       TIMER_3
    SLICE_X47Y67.F1      net (fanout=2)        1.350   TIMER<3>
    SLICE_X47Y67.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_lut<4>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X27Y76.CE      net (fanout=33)       2.689   reloj_not0002_inv
    SLICE_X27Y76.CLK     Tceck                 0.555   reloj
                                                       reloj
    -------------------------------------------------  ---------------------------
    Total                                      6.466ns (2.427ns logic, 4.039ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point TIMER_11 (SLICE_X48Y62.F2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_10 (FF)
  Destination:          TIMER_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.660ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_10 to TIMER_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.YQ      Tcko                  0.652   TIMER<11>
                                                       TIMER_10
    SLICE_X47Y65.F3      net (fanout=2)        1.537   TIMER<10>
    SLICE_X47Y65.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<1>
                                                       reloj_cmp_eq0000_wg_lut<0>
                                                       reloj_cmp_eq0000_wg_cy<0>
                                                       reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_cy<2>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y62.F2      net (fanout=33)       2.063   reloj_not0002_inv
    SLICE_X48Y62.CLK     Tfck                  0.892   TIMER<11>
                                                       Mcount_TIMER_eqn_111
                                                       TIMER_11
    -------------------------------------------------  ---------------------------
    Total                                      6.660ns (3.060ns logic, 3.600ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_4 (FF)
  Destination:          TIMER_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.201ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.007 - 0.009)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_4 to TIMER_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.YQ      Tcko                  0.652   TIMER<5>
                                                       TIMER_4
    SLICE_X47Y66.G1      net (fanout=2)        1.357   TIMER<4>
    SLICE_X47Y66.COUT    Topcyg                1.001   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_lut<3>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y62.F2      net (fanout=33)       2.063   reloj_not0002_inv
    SLICE_X48Y62.CLK     Tfck                  0.892   TIMER<11>
                                                       Mcount_TIMER_eqn_111
                                                       TIMER_11
    -------------------------------------------------  ---------------------------
    Total                                      6.201ns (2.781ns logic, 3.420ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_3 (FF)
  Destination:          TIMER_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.007 - 0.011)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_3 to TIMER_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.XQ      Tcko                  0.592   TIMER<3>
                                                       TIMER_3
    SLICE_X47Y67.F1      net (fanout=2)        1.350   TIMER<3>
    SLICE_X47Y67.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_lut<4>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y62.F2      net (fanout=33)       2.063   reloj_not0002_inv
    SLICE_X48Y62.CLK     Tfck                  0.892   TIMER<11>
                                                       Mcount_TIMER_eqn_111
                                                       TIMER_11
    -------------------------------------------------  ---------------------------
    Total                                      6.177ns (2.764ns logic, 3.413ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point TIMER_6 (SLICE_X48Y60.G2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_10 (FF)
  Destination:          TIMER_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.641ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_10 to TIMER_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y62.YQ      Tcko                  0.652   TIMER<11>
                                                       TIMER_10
    SLICE_X47Y65.F3      net (fanout=2)        1.537   TIMER<10>
    SLICE_X47Y65.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<1>
                                                       reloj_cmp_eq0000_wg_lut<0>
                                                       reloj_cmp_eq0000_wg_cy<0>
                                                       reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<1>
    SLICE_X47Y66.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_cy<2>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y60.G2      net (fanout=33)       2.044   reloj_not0002_inv
    SLICE_X48Y60.CLK     Tgck                  0.892   TIMER<7>
                                                       Mcount_TIMER_eqn_61
                                                       TIMER_6
    -------------------------------------------------  ---------------------------
    Total                                      6.641ns (3.060ns logic, 3.581ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_4 (FF)
  Destination:          TIMER_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.182ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_4 to TIMER_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.YQ      Tcko                  0.652   TIMER<5>
                                                       TIMER_4
    SLICE_X47Y66.G1      net (fanout=2)        1.357   TIMER<4>
    SLICE_X47Y66.COUT    Topcyg                1.001   reloj_cmp_eq0000_wg_cy<3>
                                                       reloj_cmp_eq0000_wg_lut<3>
                                                       reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<3>
    SLICE_X47Y67.COUT    Tbyp                  0.118   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y60.G2      net (fanout=33)       2.044   reloj_not0002_inv
    SLICE_X48Y60.CLK     Tgck                  0.892   TIMER<7>
                                                       Mcount_TIMER_eqn_61
                                                       TIMER_6
    -------------------------------------------------  ---------------------------
    Total                                      6.182ns (2.781ns logic, 3.401ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TIMER_3 (FF)
  Destination:          TIMER_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         CLK_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TIMER_3 to TIMER_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y59.XQ      Tcko                  0.592   TIMER<3>
                                                       TIMER_3
    SLICE_X47Y67.F1      net (fanout=2)        1.350   TIMER<3>
    SLICE_X47Y67.COUT    Topcyf                1.162   reloj_cmp_eq0000_wg_cy<5>
                                                       reloj_cmp_eq0000_wg_lut<4>
                                                       reloj_cmp_eq0000_wg_cy<4>
                                                       reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.CIN     net (fanout=1)        0.000   reloj_cmp_eq0000_wg_cy<5>
    SLICE_X47Y68.COUT    Tbyp                  0.118   reloj_not0002_inv
                                                       reloj_cmp_eq0000_wg_cy<6>
                                                       reloj_cmp_eq0000_wg_cy<7>
    SLICE_X48Y60.G2      net (fanout=33)       2.044   reloj_not0002_inv
    SLICE_X48Y60.CLK     Tgck                  0.892   TIMER<7>
                                                       Mcount_TIMER_eqn_61
                                                       TIMER_6
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (2.764ns logic, 3.394ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 60%;
--------------------------------------------------------------------------------

Paths for end point reloj (SLICE_X27Y76.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reloj (FF)
  Destination:          reloj (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: reloj to reloj
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y76.YQ      Tcko                  0.470   reloj
                                                       reloj
    SLICE_X27Y76.BY      net (fanout=5)        0.465   reloj
    SLICE_X27Y76.CLK     Tckdi       (-Th)    -0.135   reloj
                                                       reloj
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.605ns logic, 0.465ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point TIMER_20 (SLICE_X48Y69.G3), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_20 (FF)
  Destination:          TIMER_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_20 to TIMER_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.YQ      Tcko                  0.522   TIMER<21>
                                                       TIMER_20
    SLICE_X49Y68.F3      net (fanout=2)        0.344   TIMER<20>
    SLICE_X49Y68.X       Topx                  0.848   Result<20>
                                                       Mcount_TIMER_lut<20>_INV_0
                                                       Mcount_TIMER_xor<20>
    SLICE_X48Y69.G3      net (fanout=1)        0.017   Result<20>
    SLICE_X48Y69.CLK     Tckg        (-Th)    -0.560   TIMER<21>
                                                       Mcount_TIMER_eqn_201
                                                       TIMER_20
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.930ns logic, 0.361ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_19 (FF)
  Destination:          TIMER_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_19 to TIMER_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y67.XQ      Tcko                  0.474   TIMER<19>
                                                       TIMER_19
    SLICE_X49Y67.G2      net (fanout=2)        0.394   TIMER<19>
    SLICE_X49Y67.COUT    Topcyg                0.801   Result<18>
                                                       Mcount_TIMER_lut<19>_INV_0
                                                       Mcount_TIMER_cy<19>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<19>
    SLICE_X49Y68.X       Tcinx                 0.370   Result<20>
                                                       Mcount_TIMER_xor<20>
    SLICE_X48Y69.G3      net (fanout=1)        0.017   Result<20>
    SLICE_X48Y69.CLK     Tckg        (-Th)    -0.560   TIMER<21>
                                                       Mcount_TIMER_eqn_201
                                                       TIMER_20
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (2.205ns logic, 0.411ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_17 (FF)
  Destination:          TIMER_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_17 to TIMER_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.XQ      Tcko                  0.474   TIMER<17>
                                                       TIMER_17
    SLICE_X49Y66.G4      net (fanout=2)        0.331   TIMER<17>
    SLICE_X49Y66.COUT    Topcyg                0.801   Result<16>
                                                       Mcount_TIMER_lut<17>_INV_0
                                                       Mcount_TIMER_cy<17>
    SLICE_X49Y67.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<17>
    SLICE_X49Y67.COUT    Tbyp                  0.094   Result<18>
                                                       Mcount_TIMER_cy<18>
                                                       Mcount_TIMER_cy<19>
    SLICE_X49Y68.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<19>
    SLICE_X49Y68.X       Tcinx                 0.370   Result<20>
                                                       Mcount_TIMER_xor<20>
    SLICE_X48Y69.G3      net (fanout=1)        0.017   Result<20>
    SLICE_X48Y69.CLK     Tckg        (-Th)    -0.560   TIMER<21>
                                                       Mcount_TIMER_eqn_201
                                                       TIMER_20
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (2.299ns logic, 0.348ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point TIMER_24 (SLICE_X48Y70.G3), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_24 (FF)
  Destination:          TIMER_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_24 to TIMER_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y70.YQ      Tcko                  0.522   TIMER<25>
                                                       TIMER_24
    SLICE_X49Y70.F3      net (fanout=2)        0.344   TIMER<24>
    SLICE_X49Y70.X       Topx                  0.848   Result<24>
                                                       Mcount_TIMER_lut<24>_INV_0
                                                       Mcount_TIMER_xor<24>
    SLICE_X48Y70.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X48Y70.CLK     Tckg        (-Th)    -0.560   TIMER<25>
                                                       Mcount_TIMER_eqn_241
                                                       TIMER_24
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (1.930ns logic, 0.361ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_23 (FF)
  Destination:          TIMER_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 3)
  Clock Path Skew:      0.018ns (0.073 - 0.055)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_23 to TIMER_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.XQ      Tcko                  0.474   TIMER<23>
                                                       TIMER_23
    SLICE_X49Y69.G4      net (fanout=2)        0.331   TIMER<23>
    SLICE_X49Y69.COUT    Topcyg                0.801   Result<22>
                                                       Mcount_TIMER_lut<23>_INV_0
                                                       Mcount_TIMER_cy<23>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<23>
    SLICE_X49Y70.X       Tcinx                 0.370   Result<24>
                                                       Mcount_TIMER_xor<24>
    SLICE_X48Y70.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X48Y70.CLK     Tckg        (-Th)    -0.560   TIMER<25>
                                                       Mcount_TIMER_eqn_241
                                                       TIMER_24
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (2.205ns logic, 0.348ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TIMER_21 (FF)
  Destination:          TIMER_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.791ns (Levels of Logic = 4)
  Clock Path Skew:      0.018ns (0.073 - 0.055)
  Source Clock:         CLK_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: TIMER_21 to TIMER_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.XQ      Tcko                  0.474   TIMER<21>
                                                       TIMER_21
    SLICE_X49Y68.G1      net (fanout=2)        0.475   TIMER<21>
    SLICE_X49Y68.COUT    Topcyg                0.801   Result<20>
                                                       Mcount_TIMER_lut<21>_INV_0
                                                       Mcount_TIMER_cy<21>
    SLICE_X49Y69.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<21>
    SLICE_X49Y69.COUT    Tbyp                  0.094   Result<22>
                                                       Mcount_TIMER_cy<22>
                                                       Mcount_TIMER_cy<23>
    SLICE_X49Y70.CIN     net (fanout=1)        0.000   Mcount_TIMER_cy<23>
    SLICE_X49Y70.X       Tcinx                 0.370   Result<24>
                                                       Mcount_TIMER_xor<24>
    SLICE_X48Y70.G3      net (fanout=1)        0.017   Result<24>
    SLICE_X48Y70.CLK     Tckg        (-Th)    -0.560   TIMER<25>
                                                       Mcount_TIMER_eqn_241
                                                       TIMER_24
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (2.299ns logic, 0.492ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 60%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: TIMER<1>/CLK
  Logical resource: TIMER_1/CK
  Location pin: SLICE_X48Y58.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: TIMER<1>/CLK
  Logical resource: TIMER_0/CK
  Location pin: SLICE_X48Y58.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: TIMER<3>/CLK
  Logical resource: TIMER_3/CK
  Location pin: SLICE_X48Y59.CLK
  Clock network: CLK_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |    6.949|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1585 paths, 0 nets, and 166 connections

Design statistics:
   Minimum period:   6.949ns{1}   (Maximum frequency: 143.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 05 23:16:37 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 114 MB



