$date
  Mon Jun 23 20:56:43 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module and4_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % y $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * y $end
$var reg 1 + temp1 $end
$var reg 1 , temp2 $end
$scope module u1 $end
$var reg 1 - e $end
$var reg 1 . f $end
$var reg 1 / o $end
$upscope $end
$scope module u2 $end
$var reg 1 0 e $end
$var reg 1 1 f $end
$var reg 1 2 o $end
$upscope $end
$scope module u3 $end
$var reg 1 3 e $end
$var reg 1 4 f $end
$var reg 1 5 o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#10000000
1!
1&
1-
#20000000
1"
1#
1'
1(
1+
1.
1/
10
13
#30000000
1$
1%
1)
1*
1,
11
12
14
15
#40000000
