Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Jan 01 21:08:29 2018
| Host             : DESKTOP-229NUPL running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.451 |
| Dynamic (W)              | 0.205 |
| Device Static (W)        | 0.246 |
| Effective TJA (C/W)      | 1.4   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.065 |    72321 |       --- |             --- |
|   LUT as Logic           |     0.062 |    45672 |    303600 |           15.04 |
|   F7/F8 Muxes            |     0.001 |     7222 |    303600 |            2.38 |
|   Register               |     0.001 |    14427 |    607200 |            2.38 |
|   CARRY4                 |    <0.001 |     1171 |     75900 |            1.54 |
|   LUT as Distributed RAM |    <0.001 |       92 |    130800 |            0.07 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      221 |       --- |             --- |
| Signals                  |     0.077 |    43051 |       --- |             --- |
| Block RAM                |    <0.001 |      6.5 |      1030 |            0.63 |
| MMCM                     |     0.052 |        1 |        14 |            7.14 |
| DSPs                     |     0.006 |       16 |      2800 |            0.57 |
| I/O                      |     0.004 |       13 |       600 |            2.17 |
| Static Power             |     0.246 |          |           |                 |
| Total                    |     0.451 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.285 |       0.149 |      0.136 |
| Vccaux    |       1.800 |     0.068 |       0.031 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top                          |     0.205 |
|   datamemory                 |    <0.001 |
|   genmmcmds                  |     0.057 |
|     clkgen                   |     0.053 |
|     rstgen                   |    <0.001 |
|   instmemory                 |    <0.001 |
|   loader                     |    <0.001 |
|     recv                     |    <0.001 |
|   pipe                       |     0.146 |
|     ai_branch                |    <0.001 |
|     ai_ldst                  |    <0.001 |
|     aregfile                 |     0.020 |
|       regfile                |     0.010 |
|       rt                     |     0.010 |
|     byakko                   |     0.004 |
|       alice                  |     0.004 |
|     genbu                    |     0.013 |
|       bob                    |     0.013 |
|     immgen2                  |    <0.001 |
|     isunt_alu1               |    <0.001 |
|       of4_1                  |    <0.001 |
|         of2_1                |    <0.001 |
|         of2_2                |    <0.001 |
|         ofmas                |    <0.001 |
|       of4_2                  |    <0.001 |
|         of2_1                |    <0.001 |
|         of2_2                |    <0.001 |
|         ofmas                |    <0.001 |
|       ofmas                  |    <0.001 |
|     isunt_alu2               |    <0.001 |
|       of4_1                  |    <0.001 |
|         of2_1                |    <0.001 |
|         of2_2                |    <0.001 |
|         ofmas                |    <0.001 |
|       of4_2                  |    <0.001 |
|         of2_1                |    <0.001 |
|         of2_2                |    <0.001 |
|         ofmas                |    <0.001 |
|       ofmas                  |    <0.001 |
|     kirin                    |    <0.001 |
|       comparator             |    <0.001 |
|     mpft                     |    <0.001 |
|     pipe_if                  |    <0.001 |
|       brtbl                  |    <0.001 |
|         bia                  |    <0.001 |
|         bta                  |    <0.001 |
|       gsh                    |    <0.001 |
|         prhisttbl            |    <0.001 |
|           pht0               |    <0.001 |
|           pht1               |    <0.001 |
|         sb                   |    <0.001 |
|     reserv_alu1              |     0.006 |
|       ent0                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent1                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent2                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent3                   |     0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent4                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent5                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent6                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent7                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|     reserv_alu2              |     0.010 |
|       ent0                   |     0.003 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent1                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent2                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent3                   |     0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent4                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent5                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent6                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent7                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|     reserv_branch            |     0.003 |
|       ent0                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent1                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent2                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent3                   |     0.002 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|     reserv_ldst              |     0.002 |
|       ent0                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent1                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent2                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent3                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|     reserv_mul               |     0.003 |
|       ent0                   |     0.002 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|       ent1                   |    <0.001 |
|         srcmng1              |    <0.001 |
|         srcmng2              |    <0.001 |
|     rob                      |     0.025 |
|       jmpaddr_reg_0_63_0_2   |    <0.001 |
|       jmpaddr_reg_0_63_12_14 |    <0.001 |
|       jmpaddr_reg_0_63_15_17 |    <0.001 |
|       jmpaddr_reg_0_63_18_20 |    <0.001 |
|       jmpaddr_reg_0_63_21_23 |    <0.001 |
|       jmpaddr_reg_0_63_24_26 |    <0.001 |
|       jmpaddr_reg_0_63_27_29 |    <0.001 |
|       jmpaddr_reg_0_63_30_31 |    <0.001 |
|       jmpaddr_reg_0_63_3_5   |    <0.001 |
|       jmpaddr_reg_0_63_6_8   |    <0.001 |
|       jmpaddr_reg_0_63_9_11  |    <0.001 |
|     rregfile                 |     0.016 |
|     rrf_fl                   |     0.007 |
|     sb                       |     0.002 |
|       data_reg_r1_0_31_0_5   |    <0.001 |
|       data_reg_r1_0_31_12_17 |    <0.001 |
|       data_reg_r1_0_31_18_23 |    <0.001 |
|       data_reg_r1_0_31_24_29 |    <0.001 |
|       data_reg_r1_0_31_30_31 |    <0.001 |
|       data_reg_r1_0_31_6_11  |    <0.001 |
|       data_reg_r2_0_31_0_5   |    <0.001 |
|       data_reg_r2_0_31_12_17 |    <0.001 |
|       data_reg_r2_0_31_18_23 |    <0.001 |
|       data_reg_r2_0_31_24_29 |    <0.001 |
|       data_reg_r2_0_31_30_31 |    <0.001 |
|       data_reg_r2_0_31_6_11  |    <0.001 |
|       snb1                   |    <0.001 |
|     seiryu                   |     0.025 |
|     srcmng1_1                |    <0.001 |
|     srcmng1_2                |    <0.001 |
|     srcmng2_1                |    <0.001 |
|     srcmng2_2                |     0.001 |
|     suzaku                   |     0.005 |
|       alice                  |     0.005 |
|     taggen                   |    <0.001 |
|   sutx                       |    <0.001 |
|     fifo_01                  |    <0.001 |
|     send                     |    <0.001 |
+------------------------------+-----------+


