0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv,1585796551,systemVerilog,,,,alu_test,,,,,,,,
C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sources_1/new/alu.sv,1585789384,systemVerilog,,C:/Users/yixin/Desktop/DL202010_Yi/project_1/project_1.srcs/sim_1/new/alu_test.sv,,alu,,,,,,,,
